Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun 23 10:31:43 2023
| Host         : HP-EliteDesk-800-G2-TWR running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_utilization -hierarchical -file reports/ariane.utilization.rpt
| Design       : ariane_xilinx
| Device       : xcku5p-ffvb676-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                          Instance                                         |                                               Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| ariane_xilinx                                                                             |                                                                                             (top) |      70735 |      69519 |     822 |  394 | 51337 |     65 |      1 |    0 |         30 |
|   (ariane_xilinx)                                                                         |                                                                                             (top) |         18 |         18 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   dbg_hub                                                                                 |                                                                                           dbg_hub |        428 |        408 |      20 |    0 |   741 |      0 |      0 |    0 |          0 |
|     (dbg_hub)                                                                             |                                                                                           dbg_hub |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     inst                                                                                  |                                                                        dbg_hub_xsdbm_v3_0_0_xsdbm |        428 |        408 |      20 |    0 |   741 |      0 |      0 |    0 |          0 |
|       BSCANID.u_xsdbm_id                                                                  |                                                                     dbg_hub_xsdbm_v3_0_0_xsdbm_id |        428 |        408 |      20 |    0 |   741 |      0 |      0 |    0 |          0 |
|         (BSCANID.u_xsdbm_id)                                                              |                                                                     dbg_hub_xsdbm_v3_0_0_xsdbm_id |         33 |         33 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.UUT_MASTER                                                              |                                                                    dbg_hub_xsdbm_v3_0_0_icon2xsdb |        258 |        238 |      20 |    0 |   554 |      0 |      0 |    0 |          0 |
|           U_ICON_INTERFACE                                                                |                                                                           dbg_hub_xsdbm_v3_0_0_if |        154 |        134 |      20 |    0 |   450 |      0 |      0 |    0 |          0 |
|             (U_ICON_INTERFACE)                                                            |                                                                           dbg_hub_xsdbm_v3_0_0_if |          6 |          6 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             U_CMD1                                                                        |                                                                      dbg_hub_xsdbm_v3_0_0_ctl_reg |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             U_CMD2                                                                        |                                                                     dbg_hub_xsdbm_v3_0_0_stat_reg |          5 |          5 |       0 |    0 |    22 |      0 |      0 |    0 |          0 |
|             U_CMD3                                                                        |                                                     dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             U_CMD4                                                                        |                                                      dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0 |         11 |         11 |       0 |    0 |    62 |      0 |      0 |    0 |          0 |
|             U_CMD5                                                                        |                                                      dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1 |          8 |          8 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             U_CMD6_RD                                                                     |                                                                        dbg_hub_xsdbm_v3_0_0_rdreg |         62 |         52 |      10 |    0 |   134 |      0 |      0 |    0 |          0 |
|               (U_CMD6_RD)                                                                 |                                                                        dbg_hub_xsdbm_v3_0_0_rdreg |          2 |          2 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               U_RD_FIFO                                                                   |                                                                       dbg_hub_xsdbm_v3_0_0_rdfifo |         60 |         50 |      10 |    0 |   114 |      0 |      0 |    0 |          0 |
|                 (U_RD_FIFO)                                                               |                                                                       dbg_hub_xsdbm_v3_0_0_rdfifo |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                     |                                                    dbg_hub_fifo_generator_v13_1_4__parameterized0 |         42 |         32 |      10 |    0 |   114 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst)                                 |                                                    dbg_hub_fifo_generator_v13_1_4__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                                              dbg_hub_fifo_generator_v13_1_4_synth__parameterized0 |         42 |         32 |      10 |    0 |   114 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                                                        dbg_hub_fifo_generator_top__parameterized0 |         42 |         32 |      10 |    0 |   114 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                                                    dbg_hub_fifo_generator_ramfifo__parameterized0 |         42 |         32 |      10 |    0 |   114 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                        |                                                                             dbg_hub_clk_x_pntrs_7 |         12 |         12 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                    |                                                                             dbg_hub_clk_x_pntrs_7 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                            |                                                        dbg_hub_synchronizer_ff__parameterized0_19 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                            |                                                        dbg_hub_synchronizer_ff__parameterized0_20 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                            |                                                        dbg_hub_synchronizer_ff__parameterized0_21 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                            |                                                        dbg_hub_synchronizer_ff__parameterized0_22 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                                  dbg_hub_rd_logic__parameterized0 |         14 |         14 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                                                   dbg_hub_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           gras.rsts                                                       |                                                                     dbg_hub_rd_status_flags_as_17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           grhf.rhf                                                        |                                                      dbg_hub_rd_handshaking_flags__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                                            dbg_hub_rd_bin_cntr_18 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                                  dbg_hub_wr_logic__parameterized0 |          5 |          5 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                           gwas.wsts                                                       |                                                                     dbg_hub_wr_status_flags_as_14 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           gwhf.whf                                                        |                                                                   dbg_hub_wr_handshaking_flags_15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                                            dbg_hub_wr_bin_cntr_16 |          3 |          3 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                                                    dbg_hub_memory__parameterized0 |         10 |          0 |      10 |    0 |    32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                                    dbg_hub_memory__parameterized0 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                                                                   dbg_hub_dmem_13 |         10 |          0 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                                                       dbg_hub_reset_blk_ramfifo_8 |          2 |          2 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                                                       dbg_hub_reset_blk_ramfifo_8 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst        |                                                                         dbg_hub_synchronizer_ff_9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst        |                                                                        dbg_hub_synchronizer_ff_10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst        |                                                                        dbg_hub_synchronizer_ff_11 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst        |                                                                        dbg_hub_synchronizer_ff_12 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             U_CMD6_WR                                                                     |                                                                        dbg_hub_xsdbm_v3_0_0_wrreg |         41 |         31 |      10 |    0 |   110 |      0 |      0 |    0 |          0 |
|               (U_CMD6_WR)                                                                 |                                                                        dbg_hub_xsdbm_v3_0_0_wrreg |          2 |          2 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               U_WR_FIFO                                                                   |                                                                       dbg_hub_xsdbm_v3_0_0_wrfifo |         39 |         29 |      10 |    0 |    90 |      0 |      0 |    0 |          0 |
|                 (U_WR_FIFO)                                                               |                                                                       dbg_hub_xsdbm_v3_0_0_wrfifo |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                     |                                                                    dbg_hub_fifo_generator_v13_1_4 |         38 |         28 |      10 |    0 |    90 |      0 |      0 |    0 |          0 |
|                   (SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst)                                 |                                                                    dbg_hub_fifo_generator_v13_1_4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                                                              dbg_hub_fifo_generator_v13_1_4_synth |         38 |         28 |      10 |    0 |    90 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                                                                        dbg_hub_fifo_generator_top |         38 |         28 |      10 |    0 |    90 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                                                                    dbg_hub_fifo_generator_ramfifo |         38 |         28 |      10 |    0 |    90 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gcx.clkx                                        |                                                                               dbg_hub_clk_x_pntrs |         11 |         11 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.gcx.clkx)                                    |                                                                               dbg_hub_clk_x_pntrs |          9 |          9 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                            |                                                           dbg_hub_synchronizer_ff__parameterized0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                            |                                                         dbg_hub_synchronizer_ff__parameterized0_4 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                            |                                                         dbg_hub_synchronizer_ff__parameterized0_5 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                            |                                                         dbg_hub_synchronizer_ff__parameterized0_6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                                                  dbg_hub_rd_logic |         10 |         10 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|                           gras.rsts                                                       |                                                                        dbg_hub_rd_status_flags_as |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           grhf.rhf                                                        |                                                                      dbg_hub_rd_handshaking_flags |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                                               dbg_hub_rd_bin_cntr |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                                                  dbg_hub_wr_logic |          5 |          5 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                           gwas.wsts                                                       |                                                                        dbg_hub_wr_status_flags_as |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           gwhf.whf                                                        |                                                                      dbg_hub_wr_handshaking_flags |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                                               dbg_hub_wr_bin_cntr |          3 |          3 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                                                                    dbg_hub_memory |         10 |          0 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                                                                      dbg_hub_dmem |         10 |          0 |      10 |    0 |    16 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                                                         dbg_hub_reset_blk_ramfifo |          2 |          2 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                                                         dbg_hub_reset_blk_ramfifo |          0 |          0 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst        |                                                                           dbg_hub_synchronizer_ff |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst        |                                                                         dbg_hub_synchronizer_ff_1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst        |                                                                         dbg_hub_synchronizer_ff_2 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst        |                                                                         dbg_hub_synchronizer_ff_3 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             U_CMD7_CTL                                                                    |                                                      dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized2 |          2 |          2 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             U_CMD7_STAT                                                                   |                                                   dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0_0 |          4 |          4 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|             U_STATIC_STATUS                                                               |                                                             dbg_hub_xsdbm_v3_0_0_if_static_status |          9 |          9 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           U_XSDB_ADDRESS_CONTROLLER                                                       |                                                                     dbg_hub_xsdbm_v3_0_0_addr_ctl |         17 |         17 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                  |                                                              dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl |         21 |         21 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_CONTROLLER                                                           |                                                                      dbg_hub_xsdbm_v3_0_0_bus_ctl |         66 |         66 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_CONTROLLER)                                                       |                                                                      dbg_hub_xsdbm_v3_0_0_bus_ctl |         10 |         10 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|             U_RD_ABORT_FLAG                                                               |                                                  dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             U_RD_REQ_FLAG                                                                 |                                                                  dbg_hub_xsdbm_v3_0_0_bus_ctl_flg |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             U_TIMER                                                                       |                                                                  dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt |         48 |         48 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                   |                                                               dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|             (U_XSDB_BUS_MSTR2SL_PORT_IFACE)                                               |                                                               dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|             U_RD_DIN_BUS_MUX                                                              |                                                                  dbg_hub_ltlib_v1_0_0_generic_mux |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         CORE_XSDB.U_ICON                                                                  |                                                                         dbg_hub_xsdbm_v3_0_0_icon |         16 |         16 |       0 |    0 |    28 |      0 |      0 |    0 |          0 |
|           (CORE_XSDB.U_ICON)                                                              |                                                                         dbg_hub_xsdbm_v3_0_0_icon |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           U_CMD                                                                           |                                                                   dbg_hub_xsdbm_v3_0_0_cmd_decode |          8 |          8 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|           U_STAT                                                                          |                                                                         dbg_hub_xsdbm_v3_0_0_stat |          5 |          5 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           U_SYNC                                                                          |                                                                         dbg_hub_xsdbm_v3_0_0_sync |          2 |          2 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                     |                                                                        dbg_hub_ltlib_v1_0_0_bscan |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                   |                                                                 dbg_hub_xsdbm_v3_0_0_bscan_switch |        121 |        121 |       0 |    0 |   125 |      0 |      0 |    0 |          0 |
|   i_ariane                                                                                |                                                                                            ariane |      46224 |      46224 |       0 |    0 | 24151 |     36 |      0 |    0 |         27 |
|     gen_example_coprocessor.i_cvxif_coprocessor                                           |                                                                         cvxif_example_coprocessor |        582 |        582 |       0 |    0 |   663 |      0 |      0 |    0 |          0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                                       |                                                                         cvxif_example_coprocessor |         23 |         23 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|       counter_i                                                                           |                                                                           counter__parameterized0 |         20 |         20 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         i_counter                                                                         |                                                                     delta_counter__parameterized1 |         20 |         20 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       fifo_commit_i                                                                       |                                                                           fifo_v3__parameterized6 |        541 |        541 |       0 |    0 |   626 |      0 |      0 |    0 |          0 |
|     i_cva6                                                                                |                                                                                              cva6 |      45643 |      45643 |       0 |    0 | 23488 |     36 |      0 |    0 |         27 |
|       csr_regfile_i                                                                       |                                                                                       csr_regfile |       2646 |       2646 |       0 |    0 |  1774 |      0 |      0 |    0 |          0 |
|       ex_stage_i                                                                          |                                                                                          ex_stage |      17131 |      17131 |       0 |    0 |  7712 |      0 |      0 |    0 |         27 |
|         (ex_stage_i)                                                                      |                                                                                          ex_stage |          0 |          0 |       0 |    0 |    81 |      0 |      0 |    0 |          0 |
|         csr_buffer_i                                                                      |                                                                                        csr_buffer |       1209 |       1209 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|         fpu_gen.fpu_i                                                                     |                                                                                          fpu_wrap |       7922 |       7922 |       0 |    0 |  2105 |      0 |      0 |    0 |         11 |
|           (fpu_gen.fpu_i)                                                                 |                                                                                          fpu_wrap |          4 |          4 |       0 |    0 |   214 |      0 |      0 |    0 |          0 |
|           fpu_gen.i_fpnew_bulk                                                            |                                                                                         fpnew_top |       7918 |       7918 |       0 |    0 |  1891 |      0 |      0 |    0 |         11 |
|             gen_operation_groups[0].i_opgroup_block                                       |                                                                               fpnew_opgroup_block |       3541 |       3541 |       0 |    0 |   933 |      0 |      0 |    0 |         11 |
|               (gen_operation_groups[0].i_opgroup_block)                                   |                                                                               fpnew_opgroup_block |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                            |                                                                           fpnew_opgroup_fmt_slice |       1126 |       1126 |       0 |    0 |   245 |      0 |      0 |    0 |          2 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                          |                                                                                         fpnew_fma |       1126 |       1126 |       0 |    0 |   245 |      0 |      0 |    0 |          2 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                            |                                                           fpnew_opgroup_fmt_slice__parameterized0 |       2393 |       2393 |       0 |    0 |   687 |      0 |      0 |    0 |          9 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fma                          |                                                                         fpnew_fma__parameterized0 |       2393 |       2393 |       0 |    0 |   687 |      0 |      0 |    0 |          9 |
|               i_arbiter                                                                   |                                                                  rr_arb_tree__parameterized10_445 |         23 |         23 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             gen_operation_groups[1].i_opgroup_block                                       |                                                               fpnew_opgroup_block__parameterized0 |       2268 |       2268 |       0 |    0 |   529 |      0 |      0 |    0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                           |                                                                      fpnew_opgroup_multifmt_slice |       2262 |       2262 |       0 |    0 |   529 |      0 |      0 |    0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi          |                                                                               fpnew_divsqrt_multi |       2262 |       2262 |       0 |    0 |   529 |      0 |      0 |    0 |          0 |
|                   (gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi)      |                                                                               fpnew_divsqrt_multi |         66 |         66 |       0 |    0 |   229 |      0 |      0 |    0 |          0 |
|                   i_divsqrt_lei                                                           |                                                                                  div_sqrt_top_mvp |       2196 |       2196 |       0 |    0 |   300 |      0 |      0 |    0 |          0 |
|                     fpu_norm_U0                                                           |                                                                                 norm_div_sqrt_mvp |         56 |         56 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     nrbd_nrsc_U0                                                          |                                                                                     nrbd_nrsc_mvp |       1460 |       1460 |       0 |    0 |   158 |      0 |      0 |    0 |          0 |
|                       control_U0                                                          |                                                                                       control_mvp |       1460 |       1460 |       0 |    0 |   158 |      0 |      0 |    0 |          0 |
|                     preprocess_U0                                                         |                                                                                    preprocess_mvp |        684 |        684 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|               i_arbiter                                                                   |                                                                  rr_arb_tree__parameterized10_444 |          6 |          6 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_operation_groups[2].i_opgroup_block                                       |                                                               fpnew_opgroup_block__parameterized1 |        421 |        421 |       0 |    0 |   221 |      0 |      0 |    0 |          0 |
|               gen_parallel_slices[0].active_format.i_fmt_slice                            |                                                           fpnew_opgroup_fmt_slice__parameterized1 |        146 |        146 |       0 |    0 |    79 |      0 |      0 |    0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                      |                                                                                     fpnew_noncomp |        146 |        146 |       0 |    0 |    79 |      0 |      0 |    0 |          0 |
|               gen_parallel_slices[1].active_format.i_fmt_slice                            |                                                           fpnew_opgroup_fmt_slice__parameterized2 |        275 |        275 |       0 |    0 |   141 |      0 |      0 |    0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_noncomp                      |                                                                     fpnew_noncomp__parameterized0 |        275 |        275 |       0 |    0 |   141 |      0 |      0 |    0 |          0 |
|               i_arbiter                                                                   |                                                                      rr_arb_tree__parameterized10 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             gen_operation_groups[3].i_opgroup_block                                       |                                                               fpnew_opgroup_block__parameterized2 |       1428 |       1428 |       0 |    0 |   206 |      0 |      0 |    0 |          0 |
|               gen_merged_slice.i_multifmt_slice                                           |                                                      fpnew_opgroup_multifmt_slice__parameterized0 |       1428 |       1428 |       0 |    0 |   206 |      0 |      0 |    0 |          0 |
|                 (gen_merged_slice.i_multifmt_slice)                                       |                                                      fpnew_opgroup_multifmt_slice__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 gen_num_lanes[0].active_lane.lane_instance.i_fpnew_cast_multi             |                                                                                  fpnew_cast_multi |       1427 |       1427 |       0 |    0 |   206 |      0 |      0 |    0 |          0 |
|             i_arbiter                                                                     |                                                                      rr_arb_tree__parameterized11 |        263 |        263 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_cvxif.cvxif_fu_i                                                              |                                                                                          cvxif_fu |        185 |        185 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|         i_mult                                                                            |                                                                                              mult |        676 |        676 |       0 |    0 |   388 |      0 |      0 |    0 |         16 |
|           (i_mult)                                                                        |                                                                                              mult |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           i_div                                                                           |                                                                                            serdiv |        359 |        359 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|           i_multiplier                                                                    |                                                                                        multiplier |        317 |        317 |       0 |    0 |   178 |      0 |      0 |    0 |         16 |
|         lsu_i                                                                             |                                                                                   load_store_unit |       7139 |       7139 |       0 |    0 |  5089 |      0 |      0 |    0 |          0 |
|           gen_mmu_sv39.i_cva6_mmu                                                         |                                                                                               mmu |       4305 |       4305 |       0 |    0 |  3385 |      0 |      0 |    0 |          0 |
|             (gen_mmu_sv39.i_cva6_mmu)                                                     |                                                                                               mmu |         63 |         63 |       0 |    0 |   184 |      0 |      0 |    0 |          0 |
|             i_dtlb                                                                        |                                                                                               tlb |       1296 |       1296 |       0 |    0 |  1519 |      0 |      0 |    0 |          0 |
|             i_itlb                                                                        |                                                                                           tlb_441 |       1601 |       1601 |       0 |    0 |  1487 |      0 |      0 |    0 |          0 |
|             i_pmp_data                                                                    |                                                                                               pmp |        554 |        554 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_pmp_if                                                                      |                                                                                           pmp_442 |         82 |         82 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             i_ptw                                                                         |                                                                                               ptw |        750 |        750 |       0 |    0 |   195 |      0 |      0 |    0 |          0 |
|               (i_ptw)                                                                     |                                                                                               ptw |        229 |        229 |       0 |    0 |   195 |      0 |      0 |    0 |          0 |
|               i_pmp_ptw                                                                   |                                                                                           pmp_443 |        521 |        521 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           i_load_unit                                                                     |                                                                                         load_unit |        112 |        112 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|           i_pipe_reg_load                                                                 |                                                                                         shift_reg |       1275 |       1275 |       0 |    0 |   137 |      0 |      0 |    0 |          0 |
|           i_store_unit                                                                    |                                                                                        store_unit |        641 |        641 |       0 |    0 |  1233 |      0 |      0 |    0 |          0 |
|             (i_store_unit)                                                                |                                                                                        store_unit |        236 |        236 |       0 |    0 |    83 |      0 |      0 |    0 |          0 |
|             i_amo_buffer                                                                  |                                                                                        amo_buffer |         65 |         65 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|               i_amo_fifo                                                                  |                                                                          fifo_v3__parameterized13 |         65 |         65 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|             store_buffer_i                                                                |                                                                                      store_buffer |        342 |        342 |       0 |    0 |  1022 |      0 |      0 |    0 |          0 |
|           lsu_bypass_i                                                                    |                                                                                        lsu_bypass |        807 |        807 |       0 |    0 |   311 |      0 |      0 |    0 |          0 |
|       gen_perf_counter.perf_counters_i                                                    |                                                                                     perf_counters |        319 |        319 |       0 |    0 |   414 |      0 |      0 |    0 |          0 |
|       i_cache_subsystem                                                                   |                                                                                wt_cache_subsystem |       6153 |       6153 |       0 |    0 |  2506 |     36 |      0 |    0 |          0 |
|         i_adapter                                                                         |                                                                                    wt_axi_adapter |       1180 |       1180 |       0 |    0 |   717 |      0 |      0 |    0 |          0 |
|           (i_adapter)                                                                     |                                                                                    wt_axi_adapter |        239 |        239 |       0 |    0 |   277 |      0 |      0 |    0 |          0 |
|           i_axi_shim                                                                      |                                                                                          axi_shim |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           i_b_fifo                                                                        |                                                                          fifo_v3__parameterized10 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           i_dcache_data_fifo                                                              |                                                                           fifo_v3__parameterized9 |        490 |        490 |       0 |    0 |   268 |      0 |      0 |    0 |          0 |
|           i_icache_data_fifo                                                              |                                                                           fifo_v3__parameterized8 |        374 |        374 |       0 |    0 |   118 |      0 |      0 |    0 |          0 |
|           i_rd_dcache_id                                                                  |                                                                       fifo_v3__parameterized7_438 |         13 |         13 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           i_rd_icache_id                                                                  |                                                                       fifo_v3__parameterized7_439 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           i_rr_arb_tree                                                                   |                                                                       rr_arb_tree__parameterized7 |         24 |         24 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           i_wr_dcache_id                                                                  |                                                                       fifo_v3__parameterized7_440 |         12 |         12 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|         i_cva6_icache                                                                     |                                                                                       cva6_icache |        431 |        431 |       0 |    0 |   136 |     12 |      0 |    0 |          0 |
|           (i_cva6_icache)                                                                 |                                                                                       cva6_icache |        102 |        102 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           gen_sram[0].data_sram                                                           |                                                                              sram__parameterized0 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_434 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_437 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_435 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_436 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[0].tag_sram                                                            |                                                                                          sram_407 |         58 |         58 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_432 |         58 |         58 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_433 |         58 |         58 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[1].data_sram                                                           |                                                                          sram__parameterized0_408 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_428 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_431 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_429 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_430 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[1].tag_sram                                                            |                                                                                          sram_409 |         48 |         48 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_426 |         48 |         48 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_427 |         48 |         48 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[2].data_sram                                                           |                                                                          sram__parameterized0_410 |         33 |         33 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_422 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_425 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_423 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_424 |         33 |         33 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[2].tag_sram                                                            |                                                                                          sram_411 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_420 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_421 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[3].data_sram                                                           |                                                                          sram__parameterized0_412 |         51 |         51 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_416 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_419 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_417 |         51 |         51 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_418 |         51 |         51 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           gen_sram[3].tag_sram                                                            |                                                                                          sram_413 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                                  |                                                                               tc_sram_wrapper_414 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               i_ram                                                                       |                                                                               SyncSpRamBeNx64_415 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|           i_lfsr                                                                          |                                                                                              lfsr |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         i_wt_dcache                                                                       |                                                                                         wt_dcache |       4542 |       4542 |       0 |    0 |  1653 |     24 |      0 |    0 |          0 |
|           (i_wt_dcache)                                                                   |                                                                                         wt_dcache |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                                |                                                                                    wt_dcache_ctrl |        116 |        116 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                                |                                                                                wt_dcache_ctrl_352 |         90 |         90 |       0 |    0 |    71 |      0 |      0 |    0 |          0 |
|           i_wt_dcache_mem                                                                 |                                                                                     wt_dcache_mem |        650 |        650 |       0 |    0 |    15 |     24 |      0 |    0 |          0 |
|             (i_wt_dcache_mem)                                                             |                                                                                     wt_dcache_mem |        197 |        197 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|             gen_data_banks[0].i_data_sram                                                 |                                                                              sram__parameterized1 |          0 |          0 |       0 |    0 |     0 |      8 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_391 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_406 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[1].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_392 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_405 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[2].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_393 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_404 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[3].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_394 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_403 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[4].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_395 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_402 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[5].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_396 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_401 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[6].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_397 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_400 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[7].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_398 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_399 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_data_banks[1].i_data_sram                                                 |                                                                          sram__parameterized1_353 |        320 |        320 |       0 |    0 |     0 |      8 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_375 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_390 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[1].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_376 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_389 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[2].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_377 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_388 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[3].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_378 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_387 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[4].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_379 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_386 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[5].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_380 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_385 |         64 |         64 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[6].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_381 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_384 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[7].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_382 |        128 |        128 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_383 |        128 |        128 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[0].i_tag_sram                                                   |                                                                                              sram |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_373 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_374 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[1].i_tag_sram                                                   |                                                                                          sram_354 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_371 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_372 |         18 |         18 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[2].i_tag_sram                                                   |                                                                                          sram_355 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_369 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_370 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[3].i_tag_sram                                                   |                                                                                          sram_356 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_367 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_368 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[4].i_tag_sram                                                   |                                                                                          sram_357 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_365 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_366 |         17 |         17 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[5].i_tag_sram                                                   |                                                                                          sram_358 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_363 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_364 |         19 |         19 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[6].i_tag_sram                                                   |                                                                                          sram_359 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                               tc_sram_wrapper_361 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                               SyncSpRamBeNx64_362 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             gen_tag_srams[7].i_tag_sram                                                   |                                                                                          sram_360 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                                |                                                                                   tc_sram_wrapper |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 i_ram                                                                     |                                                                                   SyncSpRamBeNx64 |         16 |         16 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             i_rr_arb_tree                                                                 |                                                                       rr_arb_tree__parameterized6 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           i_wt_dcache_missunit                                                            |                                                                                wt_dcache_missunit |        990 |        990 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|             (i_wt_dcache_missunit)                                                        |                                                                                wt_dcache_missunit |        947 |        947 |       0 |    0 |    82 |      0 |      0 |    0 |          0 |
|             i_exp_backoff                                                                 |                                                                                       exp_backoff |         35 |         35 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|             i_lfsr_inv                                                                    |                                                                              lfsr__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           i_wt_dcache_wbuffer                                                             |                                                                                 wt_dcache_wbuffer |       2698 |       2698 |       0 |    0 |  1362 |      0 |      0 |    0 |          0 |
|             (i_wt_dcache_wbuffer)                                                         |                                                                                 wt_dcache_wbuffer |       1085 |       1085 |       0 |    0 |  1325 |      0 |      0 |    0 |          0 |
|             i_clean_rr                                                                    |                                                                       rr_arb_tree__parameterized5 |        230 |        230 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             i_dirty_rr                                                                    |                                                                       rr_arb_tree__parameterized4 |        868 |        868 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|             i_rtrn_id_fifo                                                                |                                                                           fifo_v3__parameterized7 |        576 |        576 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             i_tx_id_rr                                                                    |                                                                       rr_arb_tree__parameterized3 |         13 |         13 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|       i_frontend                                                                          |                                                                                          frontend |       2930 |       2930 |       0 |    0 |  4077 |      0 |      0 |    0 |          0 |
|         (i_frontend)                                                                      |                                                                                          frontend |        326 |        326 |       0 |    0 |   246 |      0 |      0 |    0 |          0 |
|         i_bht                                                                             |                                                                                               bht |        171 |        171 |       0 |    0 |   384 |      0 |      0 |    0 |          0 |
|         i_btb                                                                             |                                                                                               btb |        600 |        600 |       0 |    0 |  2080 |      0 |      0 |    0 |          0 |
|         i_instr_queue                                                                     |                                                                                       instr_queue |       1015 |       1015 |       0 |    0 |  1153 |      0 |      0 |    0 |          0 |
|           (i_instr_queue)                                                                 |                                                                                       instr_queue |          4 |          4 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                                             |                                                                          fifo_v3__parameterized11 |        811 |        811 |       0 |    0 |   411 |      0 |      0 |    0 |          0 |
|           gen_instr_fifo[1].i_fifo_instr_data                                             |                                                                      fifo_v3__parameterized11_351 |        129 |        129 |       0 |    0 |   411 |      0 |      0 |    0 |          0 |
|           i_fifo_address                                                                  |                                                                          fifo_v3__parameterized12 |         72 |         72 |       0 |    0 |   263 |      0 |      0 |    0 |          0 |
|         i_instr_realign                                                                   |                                                                                     instr_realign |        836 |        836 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|         i_ras                                                                             |                                                                                               ras |         33 |         33 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|       id_stage_i                                                                          |                                                                                          id_stage |        593 |        593 |       0 |    0 |   275 |      0 |      0 |    0 |          0 |
|       issue_stage_i                                                                       |                                                                                       issue_stage |      16638 |      16638 |       0 |    0 |  6730 |      0 |      0 |    0 |          0 |
|         i_issue_read_operands                                                             |                                                                               issue_read_operands |       9992 |       9992 |       0 |    0 |  4433 |      0 |      0 |    0 |          0 |
|           (i_issue_read_operands)                                                         |                                                                               issue_read_operands |       6820 |       6820 |       0 |    0 |   401 |      0 |      0 |    0 |          0 |
|           float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile                       |                                                                    ariane_regfile__parameterized0 |       1860 |       1860 |       0 |    0 |  2048 |      0 |      0 |    0 |          0 |
|           gen_asic_regfile.i_ariane_regfile                                               |                                                                                    ariane_regfile |       1312 |       1312 |       0 |    0 |  1984 |      0 |      0 |    0 |          0 |
|         i_scoreboard                                                                      |                                                                                        scoreboard |       6646 |       6646 |       0 |    0 |  2297 |      0 |      0 |    0 |          0 |
|           (i_scoreboard)                                                                  |                                                                                        scoreboard |       5722 |       5722 |       0 |    0 |  2297 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[0].i_sel_fpr_clobbers                                          |                                                                       rr_arb_tree__parameterized8 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[10].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_289 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[10].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_290 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[11].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_291 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[11].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_292 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[12].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_293 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[12].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_294 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[13].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_295 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[13].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_296 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[14].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_297 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[14].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_298 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[15].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_299 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[15].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_300 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[16].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_301 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[16].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_302 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[17].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_303 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[17].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_304 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[18].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_305 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[18].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_306 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[19].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_307 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[19].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_308 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[1].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_309 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[1].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_310 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[20].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_311 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[20].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_312 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[21].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_313 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[21].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_314 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[22].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_315 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[22].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_316 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[23].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_317 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[23].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_318 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[24].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_319 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[24].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_320 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[25].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_321 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[25].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_322 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[26].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_323 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[26].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_324 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[27].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_325 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[27].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_326 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[28].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_327 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[28].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_328 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[29].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_329 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[29].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_330 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[2].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_331 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[2].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_332 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[30].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_333 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[30].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_334 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[31].i_sel_fpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_335 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[31].i_sel_gpr_clobbers                                         |                                                                   rr_arb_tree__parameterized8_336 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[3].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_337 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[3].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_338 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[4].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_339 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[4].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_340 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[5].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_341 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[5].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_342 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[6].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_343 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[6].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_344 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[7].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_345 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[7].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_346 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[8].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_347 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[8].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_348 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[9].i_sel_fpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_349 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           gen_sel_clobbers[9].i_sel_gpr_clobbers                                          |                                                                   rr_arb_tree__parameterized8_350 |         14 |         14 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|   i_ariane_peripherals                                                                    |                                                                                ariane_peripherals |       3778 |       3618 |     160 |    0 |  4847 |      0 |      0 |    0 |          0 |
|     (i_ariane_peripherals)                                                                |                                                                                ariane_peripherals |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     gen_gpio.i_xlnx_axi_dwidth_converter_gpio                                             |                                                                         xlnx_axi_dwidth_converter |        358 |        318 |      40 |    0 |   427 |      0 |      0 |    0 |          0 |
|       inst                                                                                |                                        xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_top |        358 |        318 |      40 |    0 |   427 |      0 |      0 |    0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                             |                              xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_axi_downsizer |        358 |        318 |      40 |    0 |   427 |      0 |      0 |    0 |          0 |
|           USE_READ.read_addr_inst                                                         |                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0 |        150 |        134 |      16 |    0 |   141 |      0 |      0 |    0 |          0 |
|             (USE_READ.read_addr_inst)                                                     |                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0 |         25 |         25 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|             cmd_queue                                                                     |                         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0 |        126 |        110 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|               inst                                                                        |                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0 |        126 |        110 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                    |                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0 |         83 |         83 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 fifo_gen_inst                                                             |                                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0 |         43 |         27 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0 |         43 |         27 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                                      xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0 |         43 |         27 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                                  xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0 |         43 |         27 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                              xlnx_axi_dwidth_converter_rd_logic_7 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                              xlnx_axi_dwidth_converter_rd_fwft_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           grss.rsts                                                       |                                                   xlnx_axi_dwidth_converter_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                          xlnx_axi_dwidth_converter_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                              xlnx_axi_dwidth_converter_wr_logic_8 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           gwss.wsts                                                       |                                                   xlnx_axi_dwidth_converter_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                          xlnx_axi_dwidth_converter_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                                xlnx_axi_dwidth_converter_memory__parameterized0_9 |         16 |          0 |      16 |    0 |    52 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                xlnx_axi_dwidth_converter_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                                 xlnx_axi_dwidth_converter_dmem__parameterized0_10 |         16 |          0 |      16 |    0 |    26 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                                       xlnx_axi_dwidth_converter_reset_blk_ramfifo |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                       xlnx_axi_dwidth_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           USE_READ.read_data_inst                                                         |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_r_downsizer |          4 |          4 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                             |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_b_downsizer |         15 |         15 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|           USE_WRITE.write_addr_inst                                                       |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer |        177 |        153 |      24 |    0 |   199 |      0 |      0 |    0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                   |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer |         32 |         32 |       0 |    0 |    67 |      0 |      0 |    0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                     |                                         xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo |         55 |         47 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|               inst                                                                        |                                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen |         55 |         47 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                    |                                          xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 fifo_gen_inst                                                             |                                                  xlnx_axi_dwidth_converter_fifo_generator_v13_2_7 |         36 |         28 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                                            xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth |         36 |         28 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                                                      xlnx_axi_dwidth_converter_fifo_generator_top |         36 |         28 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                                                  xlnx_axi_dwidth_converter_fifo_generator_ramfifo |         36 |         28 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                              xlnx_axi_dwidth_converter_rd_logic_0 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                               xlnx_axi_dwidth_converter_rd_fwft_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           grss.rsts                                                       |                                                    xlnx_axi_dwidth_converter_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                           xlnx_axi_dwidth_converter_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                              xlnx_axi_dwidth_converter_wr_logic_1 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           gwss.wsts                                                       |                                                    xlnx_axi_dwidth_converter_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                           xlnx_axi_dwidth_converter_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                                                  xlnx_axi_dwidth_converter_memory |          8 |          0 |       8 |    0 |    10 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                                  xlnx_axi_dwidth_converter_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                                                    xlnx_axi_dwidth_converter_dmem |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                    xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             cmd_queue                                                                     |              xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1 |         90 |         74 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|               inst                                                                        |               xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1 |         90 |         74 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                    |               xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1 |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 fifo_gen_inst                                                             |                       xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0__xdcDup__1 |         44 |         28 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                 xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1 |         44 |         28 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                           xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1 |         44 |         28 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                       xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         44 |         28 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                                xlnx_axi_dwidth_converter_rd_logic |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                                 xlnx_axi_dwidth_converter_rd_fwft |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           grss.rsts                                                       |                                                      xlnx_axi_dwidth_converter_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                             xlnx_axi_dwidth_converter_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                                xlnx_axi_dwidth_converter_wr_logic |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           gwss.wsts                                                       |                                                      xlnx_axi_dwidth_converter_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                             xlnx_axi_dwidth_converter_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                                  xlnx_axi_dwidth_converter_memory__parameterized0 |         16 |          0 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                  xlnx_axi_dwidth_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                                    xlnx_axi_dwidth_converter_dmem__parameterized0 |         16 |          0 |      16 |    0 |    25 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                            xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                    xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           USE_WRITE.write_data_inst                                                       |                                xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_w_downsizer |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|     gen_gpio.i_xlnx_axi_gpio                                                              |                                                                                     xlnx_axi_gpio |         69 |         69 |       0 |    0 |   163 |      0 |      0 |    0 |          0 |
|       U0                                                                                  |                                                                            xlnx_axi_gpio_axi_gpio |         69 |         69 |       0 |    0 |   163 |      0 |      0 |    0 |          0 |
|         (U0)                                                                              |                                                                            xlnx_axi_gpio_axi_gpio |          0 |          0 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|         AXI_LITE_IPIF_I                                                                   |                                                                       xlnx_axi_gpio_axi_lite_ipif |         49 |         49 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|           I_SLAVE_ATTACHMENT                                                              |                                                                    xlnx_axi_gpio_slave_attachment |         49 |         49 |       0 |    0 |    35 |      0 |      0 |    0 |          0 |
|             (I_SLAVE_ATTACHMENT)                                                          |                                                                    xlnx_axi_gpio_slave_attachment |         23 |         23 |       0 |    0 |    29 |      0 |      0 |    0 |          0 |
|             I_DECODER                                                                     |                                                                     xlnx_axi_gpio_address_decoder |         27 |         27 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         gpio_core_1                                                                       |                                                                           xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |   117 |      0 |      0 |    0 |          0 |
|           (gpio_core_1)                                                                   |                                                                           xlnx_axi_gpio_GPIO_Core |         20 |         20 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|           Dual.INPUT_DOUBLE_REGS4                                                         |                                                                            xlnx_axi_gpio_cdc_sync |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           Dual.INPUT_DOUBLE_REGS5                                                         |                                                            xlnx_axi_gpio_cdc_sync__parameterized0 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|     gen_spi.i_xlnx_axi_dwidth_converter_spi                                               |                                                                  xlnx_axi_dwidth_converter_HD1034 |        357 |        317 |      40 |    0 |   411 |      0 |      0 |    0 |          0 |
|       inst                                                                                |                                 xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_top_HD1035 |        357 |        317 |      40 |    0 |   411 |      0 |      0 |    0 |          0 |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                             |                       xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_axi_downsizer_HD1036 |        357 |        317 |      40 |    0 |   411 |      0 |      0 |    0 |          0 |
|           USE_READ.read_addr_inst                                                         |         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0_HD1037 |        133 |        117 |      16 |    0 |   148 |      0 |      0 |    0 |          0 |
|             (USE_READ.read_addr_inst)                                                     |         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer__parameterized0_HD1037 |         26 |         26 |       0 |    0 |    60 |      0 |      0 |    0 |          0 |
|             cmd_queue                                                                     |                  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0_HD1038 |        107 |         91 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|               inst                                                                        |                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0_HD1039 |        107 |         91 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                    |                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0_HD1039 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 fifo_gen_inst                                                             |                           xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0_HD1040 |         42 |         26 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0_HD1041 |         42 |         26 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                               xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0_HD1042 |         42 |         26 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                           xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0_HD1043 |         42 |         26 |      16 |    0 |    88 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                       xlnx_axi_dwidth_converter_rd_logic_7_HD1044 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                       xlnx_axi_dwidth_converter_rd_fwft_13_HD1045 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           grss.rsts                                                       |                                            xlnx_axi_dwidth_converter_rd_status_flags_ss_14_HD1046 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                   xlnx_axi_dwidth_converter_rd_bin_cntr_15_HD1047 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                       xlnx_axi_dwidth_converter_wr_logic_8_HD1048 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           gwss.wsts                                                       |                                            xlnx_axi_dwidth_converter_wr_status_flags_ss_11_HD1049 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                   xlnx_axi_dwidth_converter_wr_bin_cntr_12_HD1050 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                         xlnx_axi_dwidth_converter_memory__parameterized0_9_HD1051 |         16 |          0 |      16 |    0 |    52 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                         xlnx_axi_dwidth_converter_memory__parameterized0_9_HD1051 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                          xlnx_axi_dwidth_converter_dmem__parameterized0_10_HD1052 |         16 |          0 |      16 |    0 |    26 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                                xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD1053 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                                xlnx_axi_dwidth_converter_reset_blk_ramfifo_HD1053 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                                xlnx_axi_dwidth_converter_xpm_cdc_async_rst_HD1054 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           USE_READ.read_data_inst                                                         |                         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_r_downsizer_HD1055 |         13 |         13 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                             |                         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_b_downsizer_HD1056 |         15 |         15 |       0 |    0 |    11 |      0 |      0 |    0 |          0 |
|           USE_WRITE.write_addr_inst                                                       |                         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer_HD1057 |        184 |        160 |      24 |    0 |   206 |      0 |      0 |    0 |          0 |
|             (USE_WRITE.write_addr_inst)                                                   |                         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_a_downsizer_HD1057 |         39 |         39 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|             USE_B_CHANNEL.cmd_b_queue                                                     |                                  xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo_HD1058 |         54 |         46 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|               inst                                                                        |                                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen_HD1059 |         54 |         46 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                    |                                   xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen_HD1059 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 fifo_gen_inst                                                             |                                           xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_HD1060 |         35 |         27 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |                                     xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth_HD1061 |         35 |         27 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                                               xlnx_axi_dwidth_converter_fifo_generator_top_HD1062 |         35 |         27 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                                           xlnx_axi_dwidth_converter_fifo_generator_ramfifo_HD1063 |         35 |         27 |       8 |    0 |    46 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                       xlnx_axi_dwidth_converter_rd_logic_0_HD1064 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                        xlnx_axi_dwidth_converter_rd_fwft_4_HD1065 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           grss.rsts                                                       |                                             xlnx_axi_dwidth_converter_rd_status_flags_ss_5_HD1066 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                    xlnx_axi_dwidth_converter_rd_bin_cntr_6_HD1067 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                       xlnx_axi_dwidth_converter_wr_logic_1_HD1068 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           gwss.wsts                                                       |                                             xlnx_axi_dwidth_converter_wr_status_flags_ss_2_HD1069 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                    xlnx_axi_dwidth_converter_wr_bin_cntr_3_HD1070 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                                           xlnx_axi_dwidth_converter_memory_HD1071 |          8 |          0 |       8 |    0 |    10 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                                           xlnx_axi_dwidth_converter_memory_HD1071 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                                             xlnx_axi_dwidth_converter_dmem_HD1072 |          8 |          0 |       8 |    0 |     5 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                     xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD1073 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                     xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__1_HD1073 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                             xlnx_axi_dwidth_converter_xpm_cdc_async_rst__3_HD1074 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             cmd_queue                                                                     |       xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_axic_fifo__parameterized0__xdcDup__1_HD1075 |         91 |         75 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|               inst                                                                        |        xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1_HD1076 |         91 |         75 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                 (inst)                                                                    |        xlnx_axi_dwidth_converter_axi_data_fifo_v2_1_26_fifo_gen__parameterized0__xdcDup__1_HD1076 |         48 |         48 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 fifo_gen_inst                                                             |                xlnx_axi_dwidth_converter_fifo_generator_v13_2_7__parameterized0__xdcDup__1_HD1077 |         43 |         27 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                   inst_fifo_gen                                                           |          xlnx_axi_dwidth_converter_fifo_generator_v13_2_7_synth__parameterized0__xdcDup__1_HD1078 |         43 |         27 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                     gconvfifo.rf                                                          |                    xlnx_axi_dwidth_converter_fifo_generator_top__parameterized0__xdcDup__1_HD1079 |         43 |         27 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                       grf.rf                                                              |                xlnx_axi_dwidth_converter_fifo_generator_ramfifo__parameterized0__xdcDup__1_HD1080 |         43 |         27 |      16 |    0 |    86 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.rd                                          |                                                         xlnx_axi_dwidth_converter_rd_logic_HD1081 |          9 |          9 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                           gr1.gr1_int.rfwft                                               |                                                          xlnx_axi_dwidth_converter_rd_fwft_HD1082 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           grss.rsts                                                       |                                               xlnx_axi_dwidth_converter_rd_status_flags_ss_HD1083 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           rpntr                                                           |                                                      xlnx_axi_dwidth_converter_rd_bin_cntr_HD1084 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.gl0.wr                                          |                                                         xlnx_axi_dwidth_converter_wr_logic_HD1085 |         12 |         12 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                           gwss.wsts                                                       |                                               xlnx_axi_dwidth_converter_wr_status_flags_ss_HD1086 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           wpntr                                                           |                                                      xlnx_axi_dwidth_converter_wr_bin_cntr_HD1087 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|                         gntv_or_sync_fifo.mem                                             |                                           xlnx_axi_dwidth_converter_memory__parameterized0_HD1088 |         16 |          0 |      16 |    0 |    50 |      0 |      0 |    0 |          0 |
|                           (gntv_or_sync_fifo.mem)                                         |                                           xlnx_axi_dwidth_converter_memory__parameterized0_HD1088 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|                           gdm.dm_gen.dm                                                   |                                             xlnx_axi_dwidth_converter_dmem__parameterized0_HD1089 |         16 |          0 |      16 |    0 |    25 |      0 |      0 |    0 |          0 |
|                         rstblk                                                            |                                     xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD1090 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                           (rstblk)                                                        |                                     xlnx_axi_dwidth_converter_reset_blk_ramfifo__xdcDup__2_HD1090 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst             |                                             xlnx_axi_dwidth_converter_xpm_cdc_async_rst__4_HD1091 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           USE_WRITE.write_data_inst                                                       |                         xlnx_axi_dwidth_converter_axi_dwidth_converter_v2_1_27_w_downsizer_HD1092 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|     gen_spi.i_xlnx_axi_quad_spi                                                           |                                                                                 xlnx_axi_quad_spi |        641 |        561 |      80 |    0 |   698 |      0 |      0 |    0 |          0 |
|       U0                                                                                  |                                                                    xlnx_axi_quad_spi_axi_quad_spi |        641 |        561 |      80 |    0 |   698 |      0 |      0 |    0 |          0 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                     |                                                                xlnx_axi_quad_spi_axi_quad_spi_top |        641 |        561 |      80 |    0 |   698 |      0 |      0 |    0 |          0 |
|           (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                                 |                                                                xlnx_axi_quad_spi_axi_quad_spi_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I                                      |                                                             xlnx_axi_quad_spi_qspi_core_interface |        506 |        426 |      80 |    0 |   626 |      0 |      0 |    0 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I)                                  |                                                             xlnx_axi_quad_spi_qspi_core_interface |          7 |          7 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|             CONTROL_REG_I                                                                 |                                                                  xlnx_axi_quad_spi_qspi_cntrl_reg |          4 |          4 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.CLK_CROSS_I                                                       |                                                           xlnx_axi_quad_spi_cross_clk_sync_fifo_1 |         17 |         17 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                  |                                                              xlnx_axi_quad_spi_qspi_fifo_ifmodule |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                  |                                                                        xlnx_axi_quad_spi_cdc_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                 |                                                                      xlnx_axi_quad_spi_cdc_sync_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.RX_FIFO_II                                                        |                                                                  xlnx_axi_quad_spi_xpm_fifo_async |        180 |        140 |      40 |    0 |   220 |      0 |      0 |    0 |          0 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                        |                                                                   xlnx_axi_quad_spi_xpm_fifo_base |        180 |        140 |      40 |    0 |   220 |      0 |      0 |    0 |          0 |
|                 (gnuram_async_fifo.xpm_fifo_base_inst)                                    |                                                                   xlnx_axi_quad_spi_xpm_fifo_base |          5 |          5 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 gaf_wptr_p3.wrpp3_inst                                                    |                                                              xlnx_axi_quad_spi_xpm_counter_updn_5 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                             |                                                                 xlnx_axi_quad_spi_xpm_cdc_gray__2 |         10 |         10 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.rpw_gray_reg                                                 |                                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec_6 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg                                                 |                                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec_8 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                              |                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0_9 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                          |                                                 xlnx_axi_quad_spi_xpm_cdc_gray__parameterized0__1 |         13 |         13 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                             |                                                                 xlnx_axi_quad_spi_xpm_cdc_gray__1 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                 gen_fwft.rdpp1_inst                                                       |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized1_10 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 gen_sdpram.xpm_memory_base_inst                                           |                                                              xlnx_axi_quad_spi_xpm_memory_base__1 |         50 |         10 |      40 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 rdp_inst                                                                  |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_11 |         16 |         16 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 rdpp1_inst                                                                |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_12 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 rst_d1_inst                                                               |                                                             xlnx_axi_quad_spi_xpm_fifo_reg_bit_13 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                 wrp_inst                                                                  |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_14 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                 wrpp1_inst                                                                |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_15 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 wrpp2_inst                                                                |                                             xlnx_axi_quad_spi_xpm_counter_updn__parameterized0_16 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 xpm_fifo_rst_inst                                                         |                                                         xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         16 |         16 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                   (xpm_fifo_rst_inst)                                                     |                                                         xlnx_axi_quad_spi_xpm_fifo_rst__xdcDup__1 |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.rrst_wr_inst                                                 |                                                             xlnx_axi_quad_spi_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_rst_ic.wrst_rd_inst                                                 |                                                             xlnx_axi_quad_spi_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                              |                                                                       xlnx_axi_quad_spi_counter_f |         13 |         13 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|             FIFO_EXISTS.TX_FIFO_II                                                        |                                                                   xlnx_axi_quad_spi_async_fifo_fg |        208 |        168 |      40 |    0 |   201 |      0 |      0 |    0 |          0 |
|               (FIFO_EXISTS.TX_FIFO_II)                                                    |                                                                   xlnx_axi_quad_spi_async_fifo_fg |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               xpm_fifo_instance.xpm_fifo_async_inst                                       |                                                  xlnx_axi_quad_spi_xpm_fifo_async__parameterized1 |        187 |        147 |      40 |    0 |   201 |      0 |      0 |    0 |          0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                                      |                                                   xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |        187 |        147 |      40 |    0 |   201 |      0 |      0 |    0 |          0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                                  |                                                   xlnx_axi_quad_spi_xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|                   gaf_wptr_p3.wrpp3_inst                                                  |                                                                xlnx_axi_quad_spi_xpm_counter_updn |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_dc_inst                                        |                                                    xlnx_axi_quad_spi_xpm_cdc_gray__parameterized1 |         13 |         13 |       0 |    0 |    27 |      0 |      0 |    0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                           |                                                                    xlnx_axi_quad_spi_xpm_cdc_gray |         10 |         10 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg                                               |                                                                xlnx_axi_quad_spi_xpm_fifo_reg_vec |         12 |         12 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg_dc                                            |                                                xlnx_axi_quad_spi_xpm_fifo_reg_vec__parameterized0 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg                                               |                                                              xlnx_axi_quad_spi_xpm_fifo_reg_vec_1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                           |                                                                 xlnx_axi_quad_spi_xpm_cdc_gray__3 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|                   gen_fwft.rdpp1_inst                                                     |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                         |                                                                 xlnx_axi_quad_spi_xpm_memory_base |         50 |         10 |      40 |    0 |    16 |      0 |      0 |    0 |          0 |
|                   rdp_inst                                                                |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized2 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   rdpp1_inst                                                              |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized3 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   rst_d1_inst                                                             |                                                                xlnx_axi_quad_spi_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                   wrp_inst                                                                |                                              xlnx_axi_quad_spi_xpm_counter_updn__parameterized2_3 |         17 |         17 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                   wrpp1_inst                                                              |                                              xlnx_axi_quad_spi_xpm_counter_updn__parameterized3_4 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   wrpp2_inst                                                              |                                                xlnx_axi_quad_spi_xpm_counter_updn__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                   xpm_fifo_rst_inst                                                       |                                                                    xlnx_axi_quad_spi_xpm_fifo_rst |         16 |         16 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                     (xpm_fifo_rst_inst)                                                   |                                                                    xlnx_axi_quad_spi_xpm_fifo_rst |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|                     gen_rst_ic.rrst_wr_inst                                               |                                                                xlnx_axi_quad_spi_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     gen_rst_ic.wrst_rd_inst                                               |                                                             xlnx_axi_quad_spi_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             INTERRUPT_CONTROL_I                                                           |                                                               xlnx_axi_quad_spi_interrupt_control |         14 |         14 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                               |                                                              xlnx_axi_quad_spi_qspi_mode_0_module |         43 |         43 |       0 |    0 |    60 |      0 |      0 |    0 |          0 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                   |                                                               xlnx_axi_quad_spi_reset_sync_module |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             SOFT_RESET_I                                                                  |                                                                      xlnx_axi_quad_spi_soft_reset |         10 |         10 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                  |                                                       xlnx_axi_quad_spi_qspi_status_slave_sel_reg |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I                                    |                                                          xlnx_axi_quad_spi_axi_qspi_enhanced_mode |        137 |        137 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|             (QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I)                                |                                                          xlnx_axi_quad_spi_axi_qspi_enhanced_mode |         49 |         49 |       0 |    0 |    39 |      0 |      0 |    0 |          0 |
|             I_DECODER                                                                     |                                                            xlnx_axi_quad_spi_qspi_address_decoder |         88 |         88 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                                       |                                                                                     axi2apb_64_32 |        429 |        429 |       0 |    0 |   442 |      0 |      0 |    0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                                   |                                                                                     axi2apb_64_32 |         16 |         16 |       0 |    0 |    92 |      0 |      0 |    0 |          0 |
|       slave_ar_buffer_i                                                                   |                                                                                 axi_ar_buffer_264 |        213 |        213 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_285 |        213 |        213 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                                          fifo_286 |        213 |        213 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized1_287 |        213 |        213 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized14_288 |        213 |        213 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|       slave_aw_buffer_i                                                                   |                                                                                 axi_aw_buffer_265 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_281 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                                          fifo_282 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized1_283 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized14_284 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|       slave_b_buffer_i                                                                    |                                                                                  axi_b_buffer_266 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized2_277 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized2_278 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized4_279 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized17_280 |         16 |         16 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|       slave_r_buffer_i                                                                    |                                                                                  axi_r_buffer_267 |        111 |        111 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized1_273 |        111 |        111 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized1_274 |        111 |        111 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized3_275 |        111 |        111 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized16_276 |        111 |        111 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|       slave_w_buffer_i                                                                    |                                                                                  axi_w_buffer_268 |         51 |         51 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized0_269 |         51 |         51 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized0_270 |         51 |         51 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_271 |         51 |         51 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized15_272 |         51 |         51 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|     gen_timer.i_timer                                                                     |                                                                                         apb_timer |        182 |        182 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|       TIMER_GEN[0].timer_i                                                                |                                                                                             timer |         91 |         91 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|       TIMER_GEN[1].timer_i                                                                |                                                                                         timer_263 |         91 |         91 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|     gen_uart.i_apb_uart                                                                   |                                                                                          apb_uart |        757 |        757 |       0 |    0 |  1478 |      0 |      0 |    0 |          0 |
|       (gen_uart.i_apb_uart)                                                               |                                                                                          apb_uart |         10 |         10 |       0 |    0 |   102 |      0 |      0 |    0 |          0 |
|       UART_BG16                                                                           |                                                                                      uart_baudgen |         26 |         26 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|       UART_BG2                                                                            |                                                                                    slib_clock_div |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       UART_BIDET                                                                          |                                                                                  slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_ED_CTS                                                                         |                                                                              slib_edge_detect_252 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_ED_DCD                                                                         |                                                                              slib_edge_detect_253 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_ED_DSR                                                                         |                                                                              slib_edge_detect_254 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_ED_RI                                                                          |                                                                              slib_edge_detect_255 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_FEDET                                                                          |                                                                              slib_edge_detect_256 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_IF_CTS                                                                         |                                                                                 slib_input_filter |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       UART_IF_DCD                                                                         |                                                                             slib_input_filter_257 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       UART_IF_DSR                                                                         |                                                                             slib_input_filter_258 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       UART_IF_RI                                                                          |                                                                             slib_input_filter_259 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       UART_IIC                                                                            |                                                                                    uart_interrupt |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       UART_IIC_THRE_ED                                                                    |                                                                              slib_edge_detect_260 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_IS_SIN                                                                         |                                                                                   slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       UART_PEDET                                                                          |                                                                              slib_edge_detect_261 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_RCLK                                                                           |                                                                              slib_edge_detect_262 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       UART_RX                                                                             |                                                                                     uart_receiver |         50 |         50 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|         (UART_RX)                                                                         |                                                                                     uart_receiver |         13 |         13 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|         RX_BRC                                                                            |                                                                                      slib_counter |         13 |         13 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|         RX_IFSB                                                                           |                                                                 slib_input_filter__parameterized2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         RX_MVF                                                                            |                                                                                    slib_mv_filter |         16 |         16 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|       UART_RXFF                                                                           |                                                                         slib_fifo__parameterized1 |        359 |        359 |       0 |    0 |   736 |      0 |      0 |    0 |          0 |
|       UART_TX                                                                             |                                                                                  uart_transmitter |         16 |         16 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|       UART_TXFF                                                                           |                                                                                         slib_fifo |        263 |        263 |       0 |    0 |   540 |      0 |      0 |    0 |          0 |
|     i_axi2apb_64_32_plic                                                                  |                                                                                 axi2apb_64_32_220 |        723 |        723 |       0 |    0 |   594 |      0 |      0 |    0 |          0 |
|       (i_axi2apb_64_32_plic)                                                              |                                                                                 axi2apb_64_32_220 |         15 |         15 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|       slave_ar_buffer_i                                                                   |                                                                                 axi_ar_buffer_227 |        366 |        366 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_248 |        366 |        366 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                                          fifo_249 |        366 |        366 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized1_250 |        366 |        366 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized14_251 |        366 |        366 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|       slave_aw_buffer_i                                                                   |                                                                                 axi_aw_buffer_228 |        171 |        171 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_244 |        171 |        171 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                                          fifo_245 |        171 |        171 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized1_246 |        171 |        171 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized14_247 |        171 |        171 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|       slave_b_buffer_i                                                                    |                                                                                  axi_b_buffer_229 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized2_240 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized2_241 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized4_242 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized17_243 |         15 |         15 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|       slave_r_buffer_i                                                                    |                                                                                  axi_r_buffer_230 |        106 |        106 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized1_236 |        106 |        106 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized1_237 |        106 |        106 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized3_238 |        106 |        106 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized16_239 |        106 |        106 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|       slave_w_buffer_i                                                                    |                                                                                  axi_w_buffer_231 |         54 |         54 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                              axi_single_slice__parameterized0_232 |         54 |         54 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                          fifo__parameterized0_233 |         54 |         54 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized2_234 |         54 |         54 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized15_235 |         54 |         54 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|     i_axi2apb_64_32_uart                                                                  |                                                                                 axi2apb_64_32_221 |        175 |        175 |       0 |    0 |   202 |      0 |      0 |    0 |          0 |
|       (i_axi2apb_64_32_uart)                                                              |                                                                                 axi2apb_64_32_221 |         18 |         18 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|       slave_ar_buffer_i                                                                   |                                                                                     axi_ar_buffer |         53 |         53 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                              axi_single_slice_223 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                                          fifo_224 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                       fifo_v2__parameterized1_225 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                      fifo_v3__parameterized14_226 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|       slave_aw_buffer_i                                                                   |                                                                                     axi_aw_buffer |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                                  axi_single_slice |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                                              fifo |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized1 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized14 |         22 |         22 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|       slave_b_buffer_i                                                                    |                                                                                      axi_b_buffer |         17 |         17 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                  axi_single_slice__parameterized2 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                              fifo__parameterized2 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized4 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized17 |         17 |         17 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|       slave_r_buffer_i                                                                    |                                                                                      axi_r_buffer |         39 |         39 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                  axi_single_slice__parameterized1 |         39 |         39 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                              fifo__parameterized1 |         39 |         39 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized3 |         39 |         39 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized16 |         39 |         39 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|       slave_w_buffer_i                                                                    |                                                                                      axi_w_buffer |         29 |         29 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|         i_axi_single_slice                                                                |                                                                  axi_single_slice__parameterized0 |         29 |         29 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|           i_fifo                                                                          |                                                                              fifo__parameterized0 |         29 |         29 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|             impl                                                                          |                                                                           fifo_v2__parameterized2 |         29 |         29 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                          fifo_v3__parameterized15 |         29 |         29 |       0 |    0 |    52 |      0 |      0 |    0 |          0 |
|     i_plic                                                                                |                                                                                          plic_top |         94 |         94 |       0 |    0 |   176 |      0 |      0 |    0 |          0 |
|       (i_plic)                                                                            |                                                                                          plic_top |         18 |         18 |       0 |    0 |   156 |      0 |      0 |    0 |          0 |
|       gen_target[0].i_target                                                              |                                                                                    rv_plic_target |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       gen_target[1].i_target                                                              |                                                                                rv_plic_target_222 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       i_rv_plic_gateway                                                                   |                                                                                   rv_plic_gateway |         60 |         60 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|   i_axi2rom                                                                               |                                                                                           axi2mem |         74 |         74 |       0 |    0 |    41 |      0 |      0 |    0 |          0 |
|   i_axi_dwidth_converter_256_64                                                           |                                                                  xlnx_axi_dwidth_converter_256_64 |       1182 |       1096 |       0 |   86 |  1624 |      0 |      0 |    0 |          0 |
|     inst                                                                                  |                                 xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_top |       1182 |       1096 |       0 |   86 |  1624 |      0 |      0 |    0 |          0 |
|       gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                       |                         xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_axi_upsizer |       1182 |       1096 |       0 |   86 |  1624 |      0 |      0 |    0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                            |                    xlnx_axi_dwidth_converter_256_64_axi_register_slice_v2_1_27_axi_register_slice |        131 |        131 |       0 |    0 |   516 |      0 |      0 |    0 |          0 |
|           r.r_pipe                                                                        |   xlnx_axi_dwidth_converter_256_64_axi_register_slice_v2_1_27_axic_register_slice__parameterized2 |        131 |        131 |       0 |    0 |   516 |      0 |      0 |    0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                    |                           xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_r_upsizer |         25 |         25 |       0 |    0 |   278 |      0 |      0 |    0 |          0 |
|         USE_READ.read_addr_inst                                                           |           xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0 |        353 |        310 |       0 |   43 |    60 |      0 |      0 |    0 |          0 |
|           (USE_READ.read_addr_inst)                                                       |           xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_a_upsizer__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                                         |         xlnx_axi_dwidth_converter_256_64_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1 |        338 |        300 |       0 |   38 |    46 |      0 |      0 |    0 |          0 |
|           gen_id_queue.id_queue                                                           |                         xlnx_axi_dwidth_converter_256_64_generic_baseblocks_v2_1_0_command_fifo_2 |         15 |         10 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|         USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                  |                           xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_w_upsizer |        358 |        358 |       0 |    0 |   598 |      0 |      0 |    0 |          0 |
|         USE_WRITE.write_addr_inst                                                         |                           xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_a_upsizer |        124 |         81 |       0 |   43 |    60 |      0 |      0 |    0 |          0 |
|           (USE_WRITE.write_addr_inst)                                                     |                           xlnx_axi_dwidth_converter_256_64_axi_dwidth_converter_v2_1_27_a_upsizer |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                                         |           xlnx_axi_dwidth_converter_256_64_generic_baseblocks_v2_1_0_command_fifo__parameterized0 |        109 |         71 |       0 |   38 |    46 |      0 |      0 |    0 |          0 |
|           gen_id_queue.id_queue                                                           |                           xlnx_axi_dwidth_converter_256_64_generic_baseblocks_v2_1_0_command_fifo |         16 |         11 |       0 |    5 |    13 |      0 |      0 |    0 |          0 |
|         si_register_slice_inst                                                            |    xlnx_axi_dwidth_converter_256_64_axi_register_slice_v2_1_27_axi_register_slice__parameterized0 |        193 |        193 |       0 |    0 |   112 |      0 |      0 |    0 |          0 |
|           ar.ar_pipe                                                                      |   xlnx_axi_dwidth_converter_256_64_axi_register_slice_v2_1_27_axic_register_slice__parameterized3 |         91 |         91 |       0 |    0 |    56 |      0 |      0 |    0 |          0 |
|           aw.aw_pipe                                                                      | xlnx_axi_dwidth_converter_256_64_axi_register_slice_v2_1_27_axic_register_slice__parameterized3_0 |        102 |        102 |       0 |    0 |    56 |      0 |      0 |    0 |          0 |
|   i_axi_riscv_atomics                                                                     |                                                                            axi_riscv_atomics_wrap |       1725 |       1725 |       0 |    0 |   891 |      0 |      0 |    0 |          0 |
|     i_atomics                                                                             |                                                                                 axi_riscv_atomics |       1725 |       1725 |       0 |    0 |   891 |      0 |      0 |    0 |          0 |
|       i_amos                                                                              |                                                                                    axi_riscv_amos |       1326 |       1326 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|       i_lrsc                                                                              |                                                                                    axi_riscv_lrsc |        399 |        399 |       0 |    0 |   585 |      0 |      0 |    0 |          0 |
|         (i_lrsc)                                                                          |                                                                                    axi_riscv_lrsc |         31 |         31 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|         i_art                                                                             |                                                                                       axi_res_tbl |        368 |        368 |       0 |    0 |   512 |      0 |      0 |    0 |          0 |
|   i_axi_xbar                                                                              |                                                                                     axi_xbar_intf |       5809 |       5809 |       0 |    0 |  4550 |      0 |      0 |    0 |          0 |
|     i_xbar                                                                                |                                                                                          axi_xbar |       5809 |       5809 |       0 |    0 |  4550 |      0 |      0 |    0 |          0 |
|       (i_xbar)                                                                            |                                                                                          axi_xbar |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[0].i_axi_mux                                                       |                                                                                           axi_mux |        554 |        554 |       0 |    0 |   619 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                                   |                                                                                           axi_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_207 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_208 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_219 |         40 |         40 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_209 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_210 |        184 |        184 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_218 |        184 |        184 |       0 |    0 |   157 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_211 |         20 |         20 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_217 |         20 |         20 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_212 |        198 |        198 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_216 |        198 |        198 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_213 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_214 |        104 |        104 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_215 |        104 |        104 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[1].i_axi_mux                                                       |                                                                                         axi_mux_1 |        107 |        107 |       0 |    0 |   254 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                                   |                                                                                         axi_mux_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_194 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_195 |         12 |         12 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_206 |         12 |         12 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_196 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_197 |         14 |         14 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_205 |         14 |         14 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_198 |         21 |         21 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_204 |         21 |         21 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_199 |         39 |         39 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_203 |         39 |         39 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_200 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_201 |         11 |         11 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_202 |         11 |         11 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[2].i_axi_mux                                                       |                                                                                         axi_mux_2 |         31 |         31 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_183 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_184 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_193 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_185 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_186 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_192 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_187 |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_191 |         13 |         13 |       0 |    0 |    10 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_188 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_190 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_189 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[3].i_axi_mux                                                       |                                                                                         axi_mux_3 |        137 |        137 |       0 |    0 |   192 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[3].i_axi_mux)                                                   |                                                                                         axi_mux_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_170 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_171 |         12 |         12 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_182 |         12 |         12 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_172 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_173 |         13 |         13 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_181 |         13 |         13 |       0 |    0 |    30 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_174 |         18 |         18 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_180 |         18 |         18 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_175 |         64 |         64 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_179 |         64 |         64 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_176 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_177 |         16 |         16 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_178 |         16 |         16 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[4].i_axi_mux                                                       |                                                                                         axi_mux_4 |        226 |        226 |       0 |    0 |   352 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                                   |                                                                                         axi_mux_4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_157 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_158 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_169 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_159 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_160 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_168 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_161 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_167 |         13 |         13 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_162 |        150 |        150 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_166 |        150 |        150 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_163 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_164 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_165 |         37 |         37 |       0 |    0 |   146 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[5].i_axi_mux                                                       |                                                                                         axi_mux_5 |         59 |         59 |       0 |    0 |   160 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                                   |                                                                                         axi_mux_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_144 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_145 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_156 |          9 |          9 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_146 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_147 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_155 |          8 |          8 |       0 |    0 |    24 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_148 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_154 |          5 |          5 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_149 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_153 |         14 |         14 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_150 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_151 |         13 |         13 |       0 |    0 |    50 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_152 |         13 |         13 |       0 |    0 |    50 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[6].i_axi_mux                                                       |                                                                                         axi_mux_6 |        208 |        208 |       0 |    0 |   452 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                                   |                                                                                         axi_mux_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_131 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_132 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_143 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_133 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_134 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_142 |         22 |         22 |       0 |    0 |    78 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_135 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_141 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_136 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_140 |        107 |        107 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_137 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_138 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_139 |         36 |         36 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[7].i_axi_mux                                                       |                                                                                         axi_mux_7 |        124 |        124 |       0 |    0 |   360 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                                   |                                                                                         axi_mux_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_118 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_119 |         16 |         16 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_130 |         16 |         16 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_120 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_121 |         21 |         21 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_129 |         21 |         21 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_122 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_128 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_123 |         36 |         36 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_127 |         36 |         36 |       0 |    0 |   136 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_124 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_125 |         35 |         35 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_126 |         35 |         35 |       0 |    0 |   130 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[8].i_axi_mux                                                       |                                                                                         axi_mux_8 |        283 |        283 |       0 |    0 |   240 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                                   |                                                                                         axi_mux_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                   rr_arb_tree__parameterized2_105 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                spill_register__parameterized6_106 |         19 |         19 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized6_117 |         19 |         19 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                   rr_arb_tree__parameterized1_107 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                spill_register__parameterized4_108 |         17 |         17 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized4_116 |         17 |         17 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                spill_register__parameterized5_109 |         27 |         27 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized5_115 |         27 |         27 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                spill_register__parameterized7_110 |        200 |        200 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized7_114 |        200 |        200 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                       fifo_v3__parameterized4_111 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_112 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_113 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       gen_mst_port_mux[9].i_axi_mux                                                       |                                                                                         axi_mux_9 |        224 |        224 |       0 |    0 |   396 |      0 |      0 |    0 |          0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                                   |                                                                                         axi_mux_9 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_arbiter                                                              |                                                                       rr_arb_tree__parameterized2 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_ar_spill_reg                                                            |                                                                    spill_register__parameterized6 |         22 |         22 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized6 |         22 |         22 |       0 |    0 |    46 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_arbiter                                                              |                                                                       rr_arb_tree__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         gen_mux.i_aw_spill_reg                                                            |                                                                    spill_register__parameterized4 |         28 |         28 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized4 |         28 |         28 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|         gen_mux.i_b_spill_reg                                                             |                                                                    spill_register__parameterized5 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized5 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         gen_mux.i_r_spill_reg                                                             |                                                                    spill_register__parameterized7 |         47 |         47 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized7 |         47 |         47 |       0 |    0 |   138 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_fifo                                                                  |                                                                           fifo_v3__parameterized4 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         gen_mux.i_w_spill_reg                                                             |                                                                spill_register__parameterized0_103 |        111 |        111 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                      spill_register_flushable__parameterized0_104 |        111 |        111 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                               |                                                                                       addr_decode |        472 |        472 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                               |                                                                                    addr_decode_10 |        472 |        472 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                                   |                                                                                         axi_demux |        786 |        786 |       0 |    0 |   716 |      0 |      0 |    0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                               |                                                                                         axi_demux |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                       |                                                                          axi_demux_id_counters_56 |         28 |         28 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                   |                                                                          axi_demux_id_counters_56 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                 |                                                                                  delta_counter_87 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                |                                                                                  delta_counter_88 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                |                                                                                  delta_counter_89 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                |                                                                                  delta_counter_90 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                |                                                                                  delta_counter_91 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                |                                                                                  delta_counter_92 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                |                                                                                  delta_counter_93 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                 |                                                                                  delta_counter_94 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                 |                                                                                  delta_counter_95 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                 |                                                                                  delta_counter_96 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                 |                                                                                  delta_counter_97 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                 |                                                                                  delta_counter_98 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                 |                                                                                  delta_counter_99 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                 |                                                                                 delta_counter_100 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                 |                                                                                 delta_counter_101 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                 |                                                                                 delta_counter_102 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                       |                                                                          axi_demux_id_counters_57 |         26 |         26 |       0 |    0 |    48 |      0 |      0 |    0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                   |                                                                          axi_demux_id_counters_57 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                 |                                                                                  delta_counter_71 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                |                                                                                  delta_counter_72 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                |                                                                                  delta_counter_73 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                |                                                                                  delta_counter_74 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                |                                                                                  delta_counter_75 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                |                                                                                  delta_counter_76 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                |                                                                                  delta_counter_77 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                 |                                                                                  delta_counter_78 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                 |                                                                                  delta_counter_79 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                 |                                                                                  delta_counter_80 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                 |                                                                                  delta_counter_81 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                 |                                                                                  delta_counter_82 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                 |                                                                                  delta_counter_83 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                 |                                                                                  delta_counter_84 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                 |                                                                                  delta_counter_85 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                 |                                                                                  delta_counter_86 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.i_ar_spill_reg                                                          |                                                                 spill_register__parameterized2_58 |        114 |        114 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                       spill_register_flushable__parameterized2_70 |        114 |        114 |       0 |    0 |   134 |      0 |      0 |    0 |          0 |
|         gen_demux.i_aw_spill_reg                                                          |                                                                                 spill_register_59 |        269 |        269 |       0 |    0 |   149 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                                       spill_register_flushable_69 |        269 |        269 |       0 |    0 |   149 |      0 |      0 |    0 |          0 |
|         gen_demux.i_b_mux                                                                 |                                                                                    rr_arb_tree_60 |         35 |         35 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|         gen_demux.i_b_spill_reg                                                           |                                                                 spill_register__parameterized1_61 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                       spill_register_flushable__parameterized1_68 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         gen_demux.i_r_mux                                                                 |                                                                    rr_arb_tree__parameterized0_62 |         85 |         85 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|         gen_demux.i_r_spill_reg                                                           |                                                                 spill_register__parameterized3_63 |        155 |        155 |       0 |    0 |   141 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                       spill_register_flushable__parameterized3_67 |        155 |        155 |       0 |    0 |   141 |      0 |      0 |    0 |          0 |
|         gen_demux.i_w_fifo                                                                |                                                                                        fifo_v3_64 |         24 |         24 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|         gen_demux.i_w_spill_reg                                                           |                                                                 spill_register__parameterized0_65 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                       spill_register_flushable__parameterized0_66 |         41 |         41 |       0 |    0 |   148 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                                 |                                                                                       axi_err_slv |         96 |         96 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                                             |                                                                                       axi_err_slv |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         i_atop_filter                                                                     |                                                                                axi_atop_filter_47 |         52 |         52 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|           (i_atop_filter)                                                                 |                                                                                axi_atop_filter_47 |         38 |         38 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|           r_resp_cmd                                                                      |                                                                                stream_register_53 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             i_fifo                                                                        |                                                                                        fifo_v2_54 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                        fifo_v3__parameterized0_55 |         15 |         15 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         i_b_fifo                                                                          |                                                                        fifo_v3__parameterized2_48 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         i_r_counter                                                                       |                                                                                        counter_49 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           i_counter                                                                       |                                                                  delta_counter__parameterized0_52 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         i_r_fifo                                                                          |                                                                        fifo_v3__parameterized3_50 |         14 |         14 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|         i_w_fifo                                                                          |                                                                        fifo_v3__parameterized1_51 |         14 |         14 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                               |                                                                                    addr_decode_11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                               |                                                                                    addr_decode_12 |       1100 |       1100 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                                   |                                                                                      axi_demux_13 |        887 |        887 |       0 |    0 |   675 |      0 |      0 |    0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                               |                                                                                      axi_demux_13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                                       |                                                                             axi_demux_id_counters |         38 |         38 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                                   |                                                                             axi_demux_id_counters |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                 |                                                                                  delta_counter_31 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                |                                                                                  delta_counter_32 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                |                                                                                  delta_counter_33 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                |                                                                                  delta_counter_34 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                |                                                                                  delta_counter_35 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                |                                                                                  delta_counter_36 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                |                                                                                  delta_counter_37 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                 |                                                                                  delta_counter_38 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                 |                                                                                  delta_counter_39 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                 |                                                                                  delta_counter_40 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                 |                                                                                  delta_counter_41 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                 |                                                                                  delta_counter_42 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                 |                                                                                  delta_counter_43 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                 |                                                                                  delta_counter_44 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                 |                                                                                  delta_counter_45 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                 |                                                                                  delta_counter_46 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                                       |                                                                          axi_demux_id_counters_15 |         37 |         37 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                                   |                                                                          axi_demux_id_counters_15 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                                 |                                                                                     delta_counter |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                                |                                                                                  delta_counter_16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                                |                                                                                  delta_counter_17 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                                |                                                                                  delta_counter_18 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                                |                                                                                  delta_counter_19 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                                |                                                                                  delta_counter_20 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                                |                                                                                  delta_counter_21 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                                 |                                                                                  delta_counter_22 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                                 |                                                                                  delta_counter_23 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                                 |                                                                                  delta_counter_24 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                                 |                                                                                  delta_counter_25 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                                 |                                                                                  delta_counter_26 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                                 |                                                                                  delta_counter_27 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                                 |                                                                                  delta_counter_28 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                                 |                                                                                  delta_counter_29 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                                 |                                                                                  delta_counter_30 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.i_ar_spill_reg                                                          |                                                                    spill_register__parameterized2 |        205 |        205 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized2 |        205 |        205 |       0 |    0 |   142 |      0 |      0 |    0 |          0 |
|         gen_demux.i_aw_spill_reg                                                          |                                                                                    spill_register |         72 |         72 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                                          spill_register_flushable |         72 |         72 |       0 |    0 |   140 |      0 |      0 |    0 |          0 |
|         gen_demux.i_b_mux                                                                 |                                                                                       rr_arb_tree |         28 |         28 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|         gen_demux.i_b_spill_reg                                                           |                                                                    spill_register__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.i_r_mux                                                                 |                                                                       rr_arb_tree__parameterized0 |         32 |         32 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|         gen_demux.i_r_spill_reg                                                           |                                                                    spill_register__parameterized3 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized3 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |    0 |          0 |
|         gen_demux.i_w_fifo                                                                |                                                                                           fifo_v3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         gen_demux.i_w_spill_reg                                                           |                                                                    spill_register__parameterized0 |        432 |        432 |       0 |    0 |   153 |      0 |      0 |    0 |          0 |
|           spill_register_flushable_i                                                      |                                                          spill_register_flushable__parameterized0 |        432 |        432 |       0 |    0 |   153 |      0 |      0 |    0 |          0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                                 |                                                                                    axi_err_slv_14 |         63 |         63 |       0 |    0 |    36 |      0 |      0 |    0 |          0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                                             |                                                                                    axi_err_slv_14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|         i_atop_filter                                                                     |                                                                                   axi_atop_filter |         43 |         43 |       0 |    0 |    19 |      0 |      0 |    0 |          0 |
|           (i_atop_filter)                                                                 |                                                                                   axi_atop_filter |         31 |         31 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|           r_resp_cmd                                                                      |                                                                                   stream_register |         12 |         12 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             i_fifo                                                                        |                                                                                           fifo_v2 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               i_fifo_v3                                                                   |                                                                           fifo_v3__parameterized0 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         i_b_fifo                                                                          |                                                                           fifo_v3__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         i_r_counter                                                                       |                                                                                           counter |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           i_counter                                                                       |                                                                     delta_counter__parameterized0 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         i_r_fifo                                                                          |                                                                           fifo_v3__parameterized3 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         i_w_fifo                                                                          |                                                                           fifo_v3__parameterized1 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|   i_bootrom                                                                               |                                                                                        bootrom_64 |         34 |         34 |       0 |    0 |    11 |      4 |      0 |    0 |          0 |
|   i_clint                                                                                 |                                                                                             clint |        179 |        179 |       0 |    0 |   152 |      0 |      0 |    0 |          0 |
|     (i_clint)                                                                             |                                                                                             clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|     axi_lite_interface_i                                                                  |                                                                                axi_lite_interface |        146 |        146 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|     i_sync_edge                                                                           |                                                                                  clint_sync_wedge |          1 |          1 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|       (i_sync_edge)                                                                       |                                                                                  clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       i_sync                                                                              |                                                                                        clint_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   i_ddr                                                                                   |                                                                                     xlnx_mig_ddr4 |       9982 |       9222 |     452 |  308 | 12191 |     25 |      1 |    0 |          3 |
|     inst                                                                                  |                                                                                xlnx_mig_ddr4_ddr4 |       9982 |       9222 |     452 |  308 | 12191 |     25 |      1 |    0 |          3 |
|       (inst)                                                                              |                                                                                xlnx_mig_ddr4_ddr4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       u_ddr4_infrastructure                                                               |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_infrastructure |         38 |         38 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|       u_ddr4_mem_intfc                                                                    |                                                                      xlnx_mig_ddr4_ddr4_mem_intfc |       9049 |       8546 |     452 |   51 | 11315 |     25 |      1 |    0 |          3 |
|         (u_ddr4_mem_intfc)                                                                |                                                                      xlnx_mig_ddr4_ddr4_mem_intfc |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_ddr_cal_riu                                                                     |                                                                        xlnx_mig_ddr4_ddr4_cal_riu |       1331 |       1220 |      64 |   47 |  1045 |     24 |      0 |    0 |          3 |
|           (u_ddr_cal_riu)                                                                 |                                                                        xlnx_mig_ddr4_ddr4_cal_riu |         69 |         68 |       0 |    1 |   144 |      0 |      0 |    0 |          0 |
|           mcs0                                                                            |                                                                      xlnx_mig_ddr4_microblaze_mcs |       1262 |       1152 |      64 |   46 |   901 |     24 |      0 |    0 |          3 |
|             inst                                                                          |                                                                             xlnx_mig_ddr4_bd_f0c7 |       1262 |       1152 |      64 |   46 |   901 |     24 |      0 |    0 |          3 |
|               dlmb                                                                        |                                                                      xlnx_mig_ddr4_bd_f0c7_dlmb_0 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                                             xlnx_mig_ddr4_lmb_v10 |         33 |         33 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               dlmb_cntlr                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_dlmb_cntlr_0 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr |          6 |          6 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                    |                                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                   lmb_mux_I                                                               |                                                                             xlnx_mig_ddr4_lmb_mux |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                     one_lmb.pselect_mask_lmb                                              |                                              xlnx_mig_ddr4_lmb_bram_if_cntlr_v4_0_21_pselect_mask |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               ilmb                                                                        |                                                                      xlnx_mig_ddr4_bd_f0c7_ilmb_0 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                             xlnx_mig_ddr4_lmb_v10__parameterized1 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               ilmb_cntlr                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_ilmb_cntlr_0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr__parameterized1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               iomodule_0                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_iomodule_0_0 |          6 |          6 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                                            xlnx_mig_ddr4_iomodule |          6 |          6 |       0 |    0 |   100 |      0 |      0 |    0 |          0 |
|               lmb_bram_I                                                                  |                                                                xlnx_mig_ddr4_bd_f0c7_lmb_bram_I_0 |          6 |          4 |       0 |    2 |    10 |     16 |      0 |    0 |          0 |
|                 U0                                                                        |                                                                  xlnx_mig_ddr4_blk_mem_gen_v8_4_5 |          6 |          4 |       0 |    2 |    10 |     16 |      0 |    0 |          0 |
|                   inst_blk_mem_gen                                                        |                                                            xlnx_mig_ddr4_blk_mem_gen_v8_4_5_synth |          6 |          4 |       0 |    2 |    10 |     16 |      0 |    0 |          0 |
|                     gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                                                                     xlnx_mig_ddr4_blk_mem_gen_top |          6 |          4 |       0 |    2 |    10 |     16 |      0 |    0 |          0 |
|                       valid.cstr                                                          |                                                            xlnx_mig_ddr4_blk_mem_gen_generic_cstr |          6 |          4 |       0 |    2 |    10 |     16 |      0 |    0 |          0 |
|                         ramloop[0].ram.r                                                  |                                                              xlnx_mig_ddr4_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[10].ram.r                                                 |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[11].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[12].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[13].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[14].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[15].ram.r                                                 |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized14 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized14 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[1].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[2].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[3].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[4].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[5].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[6].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized5 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[7].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[8].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[9].ram.r                                                  |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized8 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |    0 |          0 |
|                           (ramloop[9].ram.r)                                              |                                              xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized8 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                            xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized8 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               microblaze_I                                                                |                                                              xlnx_mig_ddr4_bd_f0c7_microblaze_I_0 |       1156 |       1051 |      64 |   41 |   743 |      0 |      0 |    0 |          3 |
|                 U0                                                                        |                                                                          xlnx_mig_ddr4_MicroBlaze |       1156 |       1051 |      64 |   41 |   743 |      0 |      0 |    0 |          3 |
|                   MicroBlaze_Core_I                                                       |                                                                     xlnx_mig_ddr4_MicroBlaze_Core |       1156 |       1051 |      64 |   41 |   743 |      0 |      0 |    0 |          3 |
|                     (MicroBlaze_Core_I)                                                   |                                                                     xlnx_mig_ddr4_MicroBlaze_Core |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     Performance.Core                                                      |                                                                      xlnx_mig_ddr4_MicroBlaze_GTi |       1156 |       1051 |      64 |   41 |   736 |      0 |      0 |    0 |          3 |
|                       (Performance.Core)                                                  |                                                                      xlnx_mig_ddr4_MicroBlaze_GTi |          7 |          7 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|                       Data_Flow_I                                                         |                                                                       xlnx_mig_ddr4_Data_Flow_gti |        481 |        416 |      64 |    1 |   480 |      0 |      0 |    0 |          3 |
|                         ALU_I                                                             |                                                                                 xlnx_mig_ddr4_ALU |         46 |         46 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_Carry_Decoding.CarryIn_MUXCY                                |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_517 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[0].ALU_Bit_I1                               |                                                             xlnx_mig_ddr4_ALU_Bit__parameterized2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.I_ALU_LUT_2                                          |                                                                             xlnx_mig_ddr4_MB_LUT4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.I_ALU_LUT_V5                                         |                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.MULT_AND_I                                           |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MULT_AND |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.MUXCY_XOR_I                                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_609 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Last_Bit.Pre_MUXCY_I                                          |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_610 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[10].ALU_Bit_I1                              |                                                                             xlnx_mig_ddr4_ALU_Bit |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_607 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_608 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[11].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_518 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_605 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_606 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[12].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_519 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_603 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_604 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[13].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_520 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_601 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_602 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[14].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_521 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_599 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_600 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[15].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_522 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_597 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_598 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[16].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_523 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_595 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_596 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[17].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_524 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_593 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_594 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[18].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_525 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_591 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_592 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[19].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_526 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_589 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_590 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[1].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_527 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_587 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_588 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[20].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_528 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_585 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_586 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[21].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_529 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_583 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_584 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[22].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_530 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_581 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_582 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[23].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_531 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_579 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_580 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[24].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_532 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_577 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_578 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[25].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_533 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_575 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_576 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[26].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_534 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_573 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_574 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[27].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_535 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_571 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_572 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[28].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_536 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_569 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_570 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[29].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_537 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_567 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_568 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[2].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_538 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_565 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_566 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[30].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_539 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_563 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_564 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[31].ALU_Bit_I1                              |                                                                         xlnx_mig_ddr4_ALU_Bit_540 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_561 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_562 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[3].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_541 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_559 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_560 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[4].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_542 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_557 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_558 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[5].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_543 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_555 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_556 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[6].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_544 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_553 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_554 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[7].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_545 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_551 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_552 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[8].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_546 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                       xlnx_mig_ddr4_MB_LUT6_2_549 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_550 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.ALL_Bits[9].ALU_Bit_I1                               |                                                                         xlnx_mig_ddr4_ALU_Bit_547 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.I_ALU_LUT_V5                                     |                                                                           xlnx_mig_ddr4_MB_LUT6_2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                             Not_Last_Bit.MUXCY_XOR_I                                      |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_548 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Barrel_Shifter_I                                                  |                                                                  xlnx_mig_ddr4_Barrel_Shifter_gti |         71 |         71 |       0 |    0 |   131 |      0 |      0 |    0 |          0 |
|                           (Barrel_Shifter_I)                                              |                                                                  xlnx_mig_ddr4_Barrel_Shifter_gti |         24 |         24 |       0 |    0 |   131 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6               |                                        xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_486 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_487 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_488 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_489 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_490 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_491 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_492 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_493 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_494 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_495 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_496 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_497 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_498 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_499 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_500 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_501 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_502 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_503 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_504 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_505 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_506 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_507 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_508 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6              |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_509 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_510 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_511 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_512 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_513 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_514 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_515 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6               |                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized12_516 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Byte_Doublet_Handle_gti_I                                         |                                                             xlnx_mig_ddr4_Byte_Doublet_Handle_gti |         22 |         22 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                         Data_Flow_Logic_I                                                 |                                                                     xlnx_mig_ddr4_Data_Flow_Logic |          1 |          1 |       0 |    0 |    65 |      0 |      0 |    0 |          0 |
|                           (Data_Flow_Logic_I)                                             |                                                                     xlnx_mig_ddr4_Data_Flow_Logic |          0 |          0 |       0 |    0 |    33 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[0].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_454 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[10].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_455 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[11].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_456 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[12].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_457 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[13].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_458 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[14].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_459 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[15].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_460 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[16].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_461 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[17].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_462 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[18].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_463 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[19].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_464 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[1].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_465 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[20].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_466 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[21].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_467 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[22].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_468 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[23].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_469 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[24].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_470 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[25].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_471 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[26].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_472 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[27].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_473 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[28].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_474 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[29].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_475 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[2].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_476 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[30].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_477 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[31].MEM_EX_Result_Inst                                 |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_478 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[3].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_479 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[4].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_480 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[5].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_481 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[6].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_482 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[7].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_483 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[8].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_484 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Bits[9].MEM_EX_Result_Inst                                  |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_485 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         MUL_Unit_I                                                        |                                                                            xlnx_mig_ddr4_mul_unit |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          3 |
|                           (MUL_Unit_I)                                                    |                                                                            xlnx_mig_ddr4_mul_unit |          0 |          0 |       0 |    0 |    17 |      0 |      0 |    0 |          0 |
|                           Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2     |                                                          xlnx_mig_ddr4_dsp_module__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                      |                                                          xlnx_mig_ddr4_MB_DSP48E1__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3     |                                                          xlnx_mig_ddr4_dsp_module__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                      |                                                          xlnx_mig_ddr4_MB_DSP48E1__parameterized3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                           Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1              |                                                                          xlnx_mig_ddr4_dsp_module |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                             Using_DSP48E1.DSP48E1_I1                                      |                                                                          xlnx_mig_ddr4_MB_DSP48E1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          1 |
|                         Operand_Select_I                                                  |                                                                  xlnx_mig_ddr4_Operand_Select_gti |        159 |        159 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|                           (Operand_Select_I)                                              |                                                                  xlnx_mig_ddr4_Operand_Select_gti |        130 |        130 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[0].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_422 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[10].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_423 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[11].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_424 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[12].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_425 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[13].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_426 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[14].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_427 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[15].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_428 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[16].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_429 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[17].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_430 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[18].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_431 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[19].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_432 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[1].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_433 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[20].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_434 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[21].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_435 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[22].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_436 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[23].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_437 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[24].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_438 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[25].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_439 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[26].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_440 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[27].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_441 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[28].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_442 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[29].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_443 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[2].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_444 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[30].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_445 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[31].MUXF7_I1                                            |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_446 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[3].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_447 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[4].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_448 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[5].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_449 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[6].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_450 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[7].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_451 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[8].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_452 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Bit[9].MUXF7_I1                                             |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_453 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Register_File_I                                                   |                                                                   xlnx_mig_ddr4_Register_File_gti |         64 |          0 |      64 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[0].ram32m_i                               |                                                                           xlnx_mig_ddr4_MB_RAM32M |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[10].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_407 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[11].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_408 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[12].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_409 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[13].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_410 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[14].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_411 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[15].ram32m_i                              |                                                                       xlnx_mig_ddr4_MB_RAM32M_412 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[1].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_413 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[2].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_414 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[3].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_415 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[4].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_416 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[5].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_417 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[6].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_418 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[7].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_419 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[8].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_420 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_LUT6.All_RAM32M[9].ram32m_i                               |                                                                       xlnx_mig_ddr4_MB_RAM32M_421 |          4 |          0 |       4 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Shift_Logic_Module_I                                              |                                                              xlnx_mig_ddr4_Shift_Logic_Module_gti |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Use_PCMP_instr.count_leading_zeros_I                            |                                                                 xlnx_mig_ddr4_count_leading_zeros |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_Div_Unit.Div_unit_I1                                        |                                                                        xlnx_mig_ddr4_Div_unit_gti |         99 |         98 |       0 |    1 |   111 |      0 |      0 |    0 |          0 |
|                           (Using_Div_Unit.Div_unit_I1)                                    |                                                                        xlnx_mig_ddr4_Div_unit_gti |         65 |         64 |       0 |    1 |   111 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_312 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_313 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_314 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_315 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_316 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_317 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_318 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_319 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_320 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_321 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_322 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_323 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_324 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_325 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_326 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_327 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_328 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_329 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_330 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_331 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_332 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_333 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_334 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_335 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                             |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_336 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_337 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_338 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_339 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_340 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_341 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_342 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_343 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_344 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                           |                                                             xlnx_mig_ddr4_MB_LUT4__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_345 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_346 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_347 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_348 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_349 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_350 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_351 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_352 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_353 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_354 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_355 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_356 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_357 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_358 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_359 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_360 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_361 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_362 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_363 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_364 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_365 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_366 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_367 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_368 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_369 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_370 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_371 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_372 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_373 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_374 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_375 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_376 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_377 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_378 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_379 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_380 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_381 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_382 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_383 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_384 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_385 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_386 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_387 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_388 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_389 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_390 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                         |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_391 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                          |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_392 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_393 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_394 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_395 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_396 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_397 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_398 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_399 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_400 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_401 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_402 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_403 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_404 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                          |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_405 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                           |                                                         xlnx_mig_ddr4_MB_LUT4__parameterized1_406 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Zero_Detect_I                                                     |                                                                     xlnx_mig_ddr4_Zero_Detect_gti |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           (Zero_Detect_I)                                                 |                                                                     xlnx_mig_ddr4_Zero_Detect_gti |          5 |          5 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Part_Of_Zero_Carry_Start                                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_305 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Zero_Detecting[1].I_Part_Of_Zero_Detect                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_306 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Zero_Detecting[3].I_Part_Of_Zero_Detect                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_308 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         msr_reg_i                                                         |                                                                         xlnx_mig_ddr4_msr_reg_gti |          9 |          9 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[25].Using_FDR.MSR_I                                |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_297 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[28].Using_FDR.MSR_I                                |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_298 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[29].Using_FDR.MSR_I                                |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_299 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           MEM_MSR_Bits[30].Using_FDR.MSR_I                                |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_300 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                           |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_301 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                           |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_302 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                           |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_303 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                           |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_304 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                       Decode_I                                                            |                                                                          xlnx_mig_ddr4_Decode_gti |        669 |        629 |       0 |   40 |   223 |      0 |      0 |    0 |          0 |
|                         (Decode_I)                                                        |                                                                          xlnx_mig_ddr4_Decode_gti |        145 |        145 |       0 |    0 |    93 |      0 |      0 |    0 |          0 |
|                         PC_Module_I                                                       |                                                                       xlnx_mig_ddr4_PC_Module_gti |         85 |         69 |       0 |   16 |    64 |      0 |      0 |    0 |          0 |
|                           (PC_Module_I)                                                   |                                                                       xlnx_mig_ddr4_PC_Module_gti |         16 |          0 |       0 |   16 |    32 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_204 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_205 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_206 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_207 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_208 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_209 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_210 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_211 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_212 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_213 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_214 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_215 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_216 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_217 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_218 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_219 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_220 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_221 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_222 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_223 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_224 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_225 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_226 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_227 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_228 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_229 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_230 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_231 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_232 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_233 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_234 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_235 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_236 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_237 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_238 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_239 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_240 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_241 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_242 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_243 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_244 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_245 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_246 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_247 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_248 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_249 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_250 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_251 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_252 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                       |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_253 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_254 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_255 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_256 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_257 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_258 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_259 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_260 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_261 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_262 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_263 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_264 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_265 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_266 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                        |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_267 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[0].MUXCY_XOR_I                               |                                                  xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[10].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_268 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[11].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_269 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[12].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_270 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[13].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_271 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[14].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_272 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[15].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_273 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[16].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_274 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[17].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_275 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[18].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_276 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[19].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_277 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[1].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_278 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[20].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_279 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[21].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_280 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[22].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_281 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[23].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_282 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[24].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_283 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[25].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_284 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[26].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_285 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[27].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_286 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[28].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_287 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[29].MUXCY_XOR_I                              |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_288 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[2].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_289 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[3].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_290 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[4].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_291 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[5].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_292 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[6].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_293 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[7].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_294 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[8].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_295 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Using_FPGA.Incr_PC[9].MUXCY_XOR_I                               |                                              xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_XORCY_296 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         PreFetch_Buffer_I1                                                |                                                                 xlnx_mig_ddr4_PreFetch_Buffer_gti |        377 |        353 |       0 |   24 |    49 |      0 |      0 |    0 |          0 |
|                           (PreFetch_Buffer_I1)                                            |                                                                 xlnx_mig_ddr4_PreFetch_Buffer_gti |         25 |          1 |       0 |   24 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_110 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |                                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_111 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6_112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_113 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6_114 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_115 |         43 |         43 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6_116 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |                                                        xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_117 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_118 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_119 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_120 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_121 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_122 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_123 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_124 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_126 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_127 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_128 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_129 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_130 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_131 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_132 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_133 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_134 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_135 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_136 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_137 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_138 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_139 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_140 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_141 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_142 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_143 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_144 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_145 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_146 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_147 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_148 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_149 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_150 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_151 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_152 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_153 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_154 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_155 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_156 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_157 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_158 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_159 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_160 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_161 |         31 |         31 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_162 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_163 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_164 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_165 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_166 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[32].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_167 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_168 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[33].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_169 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_170 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[34].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_171 |         20 |         20 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_172 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[35].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_173 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_174 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[36].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_175 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_176 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[37].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_177 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_178 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[38].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_179 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_180 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[39].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_181 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_182 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_183 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_184 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[40].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_185 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_186 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[41].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_187 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_188 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[42].Gen_Instr_DFF                      |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_189 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                    |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_190 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_191 |         74 |         74 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_192 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_193 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_194 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_195 |         29 |         29 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_196 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_197 |         43 |         43 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_198 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_199 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_200 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].Gen_Instr_DFF                       |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_201 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                     |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXF7_202 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Last_Sel_DFF                                                    |                                                                              xlnx_mig_ddr4_MB_FDS |         43 |         43 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                           Mux_Select_Empty_LUT6                                           |                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           Mux_Select_OF_Valid_LUT6                                        |                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           OF_Valid_DFF                                                    |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR_203 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[10].OF_Piperun_Stage                                    |                                                                           xlnx_mig_ddr4_carry_and |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_109 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[11].OF_Piperun_Stage                                    |                                                                        xlnx_mig_ddr4_carry_and_61 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_108 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[1].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_62 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_107 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[2].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_63 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_106 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[3].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_64 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_105 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[4].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_104 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[5].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_66 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_103 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[6].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_67 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_102 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[7].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_101 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[8].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_69 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                    xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_100 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Use_MuxCy[9].OF_Piperun_Stage                                     |                                                                        xlnx_mig_ddr4_carry_and_70 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_99 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_byte_access_i_Inst                                |                                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_doublet_access_i_Inst                             |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_71 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_is_load_instr_Inst                                |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_72 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_is_lwx_instr_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_73 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_is_swx_instr_Inst                                 |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_74 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_2.ex_load_store_instr_Inst                             |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_75 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                          |                                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDRE_76 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                           |                                                          xlnx_mig_ddr4_microblaze_v11_0_10_MB_FDR |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                  |                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                  |                                         xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                  |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized3_77 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                  |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized4_78 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                  |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized3_79 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                  |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized4_80 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                 |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized3_81 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                 |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized4_82 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                 |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized3_83 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                 |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized4_84 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                 |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized3_85 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                 |                                      xlnx_mig_ddr4_microblaze_v11_0_10_MB_LUT6__parameterized4_86 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         if_pc_incr_carry_and_0                                            |                                                                        xlnx_mig_ddr4_carry_and_87 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_98 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         if_pc_incr_carry_and_3                                            |                                                                        xlnx_mig_ddr4_carry_and_88 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_97 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         jump_logic_I1                                                     |                                                                          xlnx_mig_ddr4_jump_logic |         25 |         25 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                           (jump_logic_I1)                                                 |                                                                          xlnx_mig_ddr4_jump_logic |          1 |          1 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY                                                |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_91 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY2                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_92 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY3                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_93 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY4                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_94 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY5                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_95 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_JUMP_CARRY6                                               |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_96 |         21 |         21 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         mem_PipeRun_carry_and                                             |                                                                        xlnx_mig_ddr4_carry_and_89 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY_90 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                         mem_wait_on_ready_N_carry_or                                      |                                                                            xlnx_mig_ddr4_carry_or |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                           MUXCY_I                                                         |                                                        xlnx_mig_ddr4_microblaze_v11_0_10_MB_MUXCY |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                       Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                            |                                                                          xlnx_mig_ddr4_MB_AND2B1L |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|                     Reset_DFF                                                             |                                                     xlnx_mig_ddr4_microblaze_v11_0_10_mb_sync_bit |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     Using_Async_Wakeup_0.Wakeup_DFF                                       |                                                  xlnx_mig_ddr4_microblaze_v11_0_10_mb_sync_bit_59 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                     Using_Async_Wakeup_1.Wakeup_DFF                                       |                                                  xlnx_mig_ddr4_microblaze_v11_0_10_mb_sync_bit_60 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               rst_0                                                                       |                                                                     xlnx_mig_ddr4_bd_f0c7_rst_0_0 |         15 |         14 |       0 |    1 |    30 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                                      xlnx_mig_ddr4_proc_sys_reset |         15 |         14 |       0 |    1 |    30 |      0 |      0 |    0 |          0 |
|                   (U0)                                                                    |                                                                      xlnx_mig_ddr4_proc_sys_reset |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|                   EXT_LPF                                                                 |                                                                                 xlnx_mig_ddr4_lpf |          3 |          2 |       0 |    1 |     9 |      0 |      0 |    0 |          0 |
|                     (EXT_LPF)                                                             |                                                                                 xlnx_mig_ddr4_lpf |          2 |          1 |       0 |    1 |     5 |      0 |      0 |    0 |          0 |
|                     ACTIVE_HIGH_EXT.ACT_HI_EXT                                            |                                                                            xlnx_mig_ddr4_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|                   SEQ                                                                     |                                                                        xlnx_mig_ddr4_sequence_psr |         12 |         12 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                     (SEQ)                                                                 |                                                                        xlnx_mig_ddr4_sequence_psr |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                     SEQ_COUNTER                                                           |                                                                             xlnx_mig_ddr4_upcnt_n |          4 |          4 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|               second_dlmb_cntlr                                                           |                                                         xlnx_mig_ddr4_bd_f0c7_second_dlmb_cntlr_0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr__parameterized3 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               second_ilmb_cntlr                                                           |                                                         xlnx_mig_ddr4_bd_f0c7_second_ilmb_cntlr_0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 U0                                                                        |                                                   xlnx_mig_ddr4_lmb_bram_if_cntlr__parameterized5 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               second_lmb_bram_I                                                           |                                                         xlnx_mig_ddr4_bd_f0c7_second_lmb_bram_I_0 |          6 |          4 |       0 |    2 |    10 |      8 |      0 |    0 |          0 |
|                 U0                                                                        |                                                  xlnx_mig_ddr4_blk_mem_gen_v8_4_5__parameterized1 |          6 |          4 |       0 |    2 |    10 |      8 |      0 |    0 |          0 |
|                   inst_blk_mem_gen                                                        |                                            xlnx_mig_ddr4_blk_mem_gen_v8_4_5_synth__parameterized0 |          6 |          4 |       0 |    2 |    10 |      8 |      0 |    0 |          0 |
|                     gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                 |                                                     xlnx_mig_ddr4_blk_mem_gen_top__parameterized0 |          6 |          4 |       0 |    2 |    10 |      8 |      0 |    0 |          0 |
|                       valid.cstr                                                          |                                            xlnx_mig_ddr4_blk_mem_gen_generic_cstr__parameterized0 |          6 |          4 |       0 |    2 |    10 |      8 |      0 |    0 |          0 |
|                         ramloop[0].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[1].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[2].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[3].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[4].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized19 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |    0 |          0 |
|                           (ramloop[4].ram.r)                                              |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized19 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized19 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[5].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized20 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[6].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized21 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                         ramloop[7].ram.r                                                  |                                             xlnx_mig_ddr4_blk_mem_gen_prim_width__parameterized22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                           prim_noinit.ram                                                 |                                           xlnx_mig_ddr4_blk_mem_gen_prim_wrapper__parameterized22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         u_ddr_cal_top                                                                     |                                                                xlnx_mig_ddr4_ddr4_v2_2_17_cal_top |       3489 |       3486 |       0 |    3 |  5899 |      1 |      1 |    0 |          0 |
|           (u_ddr_cal_top)                                                                 |                                                                xlnx_mig_ddr4_ddr4_v2_2_17_cal_top |          6 |          4 |       0 |    2 |   482 |      0 |      0 |    0 |          0 |
|           u_ddr_cal                                                                       |                                                                    xlnx_mig_ddr4_ddr4_v2_2_17_cal |       2386 |       2385 |       0 |    1 |  3566 |      1 |      1 |    0 |          0 |
|             (u_ddr_cal)                                                                   |                                                                    xlnx_mig_ddr4_ddr4_v2_2_17_cal |        439 |        439 |       0 |    0 |   195 |      0 |      0 |    0 |          0 |
|             DDR_XSDB_BRAM                                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_xsdb_bram |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|               mem_inst                                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_cfg_mem_mod |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|                 gen_mem[0].inst                                                           |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_bram_tdp |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|             U_XSDB_SLAVE                                                                  |                                                   xlnx_mig_ddr4_ddr4_v2_2_17_chipscope_xsdb_slave |         74 |         74 |       0 |    0 |   213 |      0 |      0 |    0 |          0 |
|             u_ddr_cal_addr_decode                                                         |                                                        xlnx_mig_ddr4_ddr4_v2_2_17_cal_addr_decode |       1866 |       1865 |       0 |    1 |  3000 |      0 |      1 |    0 |          0 |
|               (u_ddr_cal_addr_decode)                                                     |                                                        xlnx_mig_ddr4_ddr4_v2_2_17_cal_addr_decode |       1170 |       1169 |       0 |    1 |  2404 |      0 |      0 |    0 |          0 |
|               u_ddr_cal_cplx                                                              |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_cplx |        691 |        691 |       0 |    0 |   594 |      0 |      1 |    0 |          0 |
|                 (u_ddr_cal_cplx)                                                          |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_cplx |        480 |        480 |       0 |    0 |   546 |      0 |      0 |    0 |          0 |
|                 u_ddr_cal_cplx_data                                                       |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_cplx_data |        212 |        212 |       0 |    0 |    48 |      0 |      1 |    0 |          0 |
|               u_ddr_cal_odt                                                               |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_mc_odt__parameterized0 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             u_ddr_config_rom                                                              |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_cal_config_rom |          0 |          0 |       0 |    0 |     9 |      0 |      0 |    0 |          0 |
|             u_xsdb_arbiter                                                                |                                                       xlnx_mig_ddr4_ddr4_v2_2_17_cal_xsdb_arbiter |          7 |          7 |       0 |    0 |   149 |      0 |      0 |    0 |          0 |
|               (u_xsdb_arbiter)                                                            |                                                       xlnx_mig_ddr4_ddr4_v2_2_17_cal_xsdb_arbiter |          6 |          6 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|               u_slave_addr_sync                                                           |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized0 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|               u_slave_di_sync                                                             |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized1 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|               u_slave_do_sync                                                             |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized3 |          0 |          0 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|               u_slave_en_sync                                                             |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               u_slave_rdy_cptd_sync                                                       |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync_57 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               u_slave_rdy_sync                                                            |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|               u_slave_we_sync                                                             |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync_58 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_pi                                                                     |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_cal_pi |       1097 |       1097 |       0 |    0 |  1851 |      0 |      0 |    0 |          0 |
|             (u_ddr_mc_pi)                                                                 |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_cal_pi |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             rdEn[0].u_ddr_mc_rd_en_low                                                    |                                                              xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en |         67 |         67 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[0].u_ddr_mc_rd_en_upp                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_12 |         52 |         52 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[1].u_ddr_mc_rd_en_low                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_13 |         67 |         67 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[1].u_ddr_mc_rd_en_upp                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_14 |         51 |         51 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[2].u_ddr_mc_rd_en_low                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_15 |         51 |         51 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[2].u_ddr_mc_rd_en_upp                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_16 |         51 |         51 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[3].u_ddr_mc_rd_en_low                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_17 |         51 |         51 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             rdEn[3].u_ddr_mc_rd_en_upp                                                    |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_cal_rd_en_18 |         51 |         51 |       0 |    0 |   119 |      0 |      0 |    0 |          0 |
|             u_ddr_mc_read                                                                 |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_read |        358 |        358 |       0 |    0 |   284 |      0 |      0 |    0 |          0 |
|             u_ddr_mc_write                                                                |                                                              xlnx_mig_ddr4_ddr4_v2_2_17_cal_write |        298 |        298 |       0 |    0 |   614 |      0 |      0 |    0 |          0 |
|               (u_ddr_mc_write)                                                            |                                                              xlnx_mig_ddr4_ddr4_v2_2_17_cal_write |          9 |          9 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|               genByte[0].u_ddr_mc_wr_byte                                                 |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_byte |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_48 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_49 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_50 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_51 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_52 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_53 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_54 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_55 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_wr_dm                                                            |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_56 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               genByte[1].u_ddr_mc_wr_byte                                                 |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_byte_19 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_39 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_40 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_41 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_42 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_43 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_44 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_45 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_46 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_wr_dm                                                            |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_47 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               genByte[2].u_ddr_mc_wr_byte                                                 |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_byte_20 |          0 |          0 |       0 |    0 |   144 |      0 |      0 |    0 |          0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_30 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_31 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_32 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_33 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_34 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_35 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_36 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_37 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_wr_dm                                                            |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_38 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|               genByte[3].u_ddr_mc_wr_byte                                                 |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_byte_21 |        289 |        289 |       0 |    0 |   151 |      0 |      0 |    0 |          0 |
|                 genBit[0].u_ddr_mc_wr_bit                                                 |                                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit |        289 |        289 |       0 |    0 |    23 |      0 |      0 |    0 |          0 |
|                 genBit[1].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_22 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[2].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_23 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[3].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_24 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[4].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_25 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[5].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_26 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[6].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_27 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 genBit[7].u_ddr_mc_wr_bit                                                 |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_28 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|                 u_ddr_mc_wr_dm                                                            |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_cal_wr_bit_29 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|         u_ddr_mc                                                                          |                                                                     xlnx_mig_ddr4_ddr4_v2_2_17_mc |       2456 |       2455 |       0 |    1 |  2421 |      0 |      0 |    0 |          0 |
|           (u_ddr_mc)                                                                      |                                                                     xlnx_mig_ddr4_ddr4_v2_2_17_mc |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           bgr[0].u_ddr_mc_group                                                           |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_mc_group |        561 |        560 |       0 |    1 |   549 |      0 |      0 |    0 |          0 |
|           bgr[1].u_ddr_mc_group                                                           |                                                             xlnx_mig_ddr4_ddr4_v2_2_17_mc_group_9 |        423 |        423 |       0 |    0 |   503 |      0 |      0 |    0 |          0 |
|           bgr[2].u_ddr_mc_group                                                           |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_mc_group_10 |        453 |        453 |       0 |    0 |   503 |      0 |      0 |    0 |          0 |
|           bgr[3].u_ddr_mc_group                                                           |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_mc_group_11 |        448 |        448 |       0 |    0 |   504 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_act_timer                                                              |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_mc_act_timer |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             rr[0].u__ddr_mc_act_rank                                                      |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_mc_act_rank |          9 |          9 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_arb_a                                                                  |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_mc_arb_a |         50 |         50 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_arb_c                                                                  |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_mc_arb_c |        110 |        110 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_arb_mux_p                                                              |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_mc_arb_mux_p |         82 |         82 |       0 |    0 |    79 |      0 |      0 |    0 |          0 |
|             (u_ddr_mc_arb_mux_p)                                                          |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_mc_arb_mux_p |         56 |         56 |       0 |    0 |    72 |      0 |      0 |    0 |          0 |
|             u_ddr_mc_arb_p                                                                |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_mc_arb_p |         26 |         26 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_cmd_mux_a                                                              |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_mc_cmd_mux_ap |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_cmd_mux_c                                                              |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_mc_cmd_mux_c |         23 |         23 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_ctl                                                                    |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_mc_ctl |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (u_ddr_mc_ctl)                                                                |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_mc_ctl |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|             u_ddr_mc_odt                                                                  |                                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_mc_odt |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_periodic                                                               |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_mc_periodic |         38 |         38 |       0 |    0 |    54 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_rd_wr                                                                  |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_mc_rd_wr |        101 |        101 |       0 |    0 |   107 |      0 |      0 |    0 |          0 |
|             (u_ddr_mc_rd_wr)                                                              |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_mc_rd_wr |         85 |         85 |       0 |    0 |    94 |      0 |      0 |    0 |          0 |
|             wtrs[0].u_ddr_mc_wtr                                                          |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_mc_wtr |         16 |         16 |       0 |    0 |    13 |      0 |      0 |    0 |          0 |
|           u_ddr_mc_ref                                                                    |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_mc_ref |        138 |        138 |       0 |    0 |    80 |      0 |      0 |    0 |          0 |
|         u_ddr_ui                                                                          |                                                                     xlnx_mig_ddr4_ddr4_v2_2_17_ui |        977 |        589 |     388 |    0 |  1333 |      0 |      0 |    0 |          0 |
|           (u_ddr_ui)                                                                      |                                                                     xlnx_mig_ddr4_ddr4_v2_2_17_ui |          0 |          0 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           u_ddr_ui_cmd                                                                    |                                                                 xlnx_mig_ddr4_ddr4_v2_2_17_ui_cmd |         22 |         22 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|           u_ddr_ui_rd_data                                                                |                                                             xlnx_mig_ddr4_ddr4_v2_2_17_ui_rd_data |        560 |        372 |     188 |    0 |   644 |      0 |      0 |    0 |          0 |
|           u_ddr_ui_wr_data                                                                |                                                             xlnx_mig_ddr4_ddr4_v2_2_17_ui_wr_data |        397 |        197 |     200 |    0 |   633 |      0 |      0 |    0 |          0 |
|         u_en_vtc_sync                                                                     |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_fab_rst_sync                                                                    |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized4_0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_io_addr_strobe_lvl_sync                                                         |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_io_addr_sync                                                                    |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized8 |        587 |        587 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|         u_io_read_data_sync                                                               |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized5 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|         u_io_ready_lvl_sync                                                               |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_io_write_data_sync                                                              |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized8_1 |         61 |         61 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|         u_io_write_strobe_sync                                                            |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized9_2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_mig_ddr4_phy                                                                    |                                                                                 xlnx_mig_ddr4_phy |        211 |        211 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|           (u_mig_ddr4_phy)                                                                |                                                                                 xlnx_mig_ddr4_phy |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           inst                                                                            |                                                                            xlnx_mig_ddr4_phy_ddr4 |        208 |        208 |       0 |    0 |   209 |      0 |      0 |    0 |          0 |
|             (inst)                                                                        |                                                                            xlnx_mig_ddr4_phy_ddr4 |        198 |        198 |       0 |    0 |   208 |      0 |      0 |    0 |          0 |
|             generate_block1.u_ddr_xiphy                                                   |                                                                             ddr4_phy_v2_2_0_xiphy |          7 |          7 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_92 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                                          ddr4_phy_v2_2_0_xiphy_control_wrapper_93 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_94 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                            ddr4_phy_v2_2_0_xiphy_riuor_wrapper_95 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_76 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_77 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_78 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_79 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_80 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_81 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_82 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_83 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_84 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_85 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_86 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                                          ddr4_phy_v2_2_0_xiphy_control_wrapper_87 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                                          ddr4_phy_v2_2_0_xiphy_control_wrapper_88 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_89 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_90 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                            ddr4_phy_v2_2_0_xiphy_riuor_wrapper_91 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                            ddr4_phy_v2_2_0_xiphy_bitslice_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_61 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_62 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_63 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_66 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_67 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_68 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_69 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_70 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper_71 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                                             ddr4_phy_v2_2_0_xiphy_control_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                                          ddr4_phy_v2_2_0_xiphy_control_wrapper_72 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_73 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                            ddr4_phy_v2_2_0_xiphy_riuor_wrapper_75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                                ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_46 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_47 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_49 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_50 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_51 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_52 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_53 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_54 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                          ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_55 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                          ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_56 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                            ddr4_phy_v2_2_0_xiphy_riuor_wrapper_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_30 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_31 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_33 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_34 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_35 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_36 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_37 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_38 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_39 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                          ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_40 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                          ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_41 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_42 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_43 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                            ddr4_phy_v2_2_0_xiphy_riuor_wrapper_44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_15 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_16 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_17 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_18 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_19 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0_20 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_21 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_22 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_24 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                          ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0_25 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                          ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1_26 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_27 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_28 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                            ddr4_phy_v2_2_0_xiphy_riuor_wrapper_29 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper                         |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 (byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper)                     |                                              ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2_5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                            ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower           |                                          ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_9 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                            ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_10 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_11 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_12 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper           |                                         ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1_13 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control                                |                                             ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control                                |                                             ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[0].GEN_TRISTATE.u_xiphy_tristate                               |                                                            ddr4_phy_v2_2_0_xiphy_tristate_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 I_TRISTATE[1].GEN_TRISTATE.u_xiphy_tristate                               |                                                         ddr4_phy_v2_2_0_xiphy_tristate_wrapper_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 u_xiphy_riuor                                                             |                                                               ddr4_phy_v2_2_0_xiphy_riuor_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             u_ddr4_phy_pll                                                                |                                                                               ddr4_phy_v2_2_0_pll |          3 |          3 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|             u_ddr_iob                                                                     |                                                                               ddr4_phy_v2_2_0_iob |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[0].u_ddr_iob_byte                                                   |                                                                          ddr4_phy_v2_2_0_iob_byte |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[1].u_ddr_iob_byte                                                   |                                                          ddr4_phy_v2_2_0_iob_byte__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[2].u_ddr_iob_byte                                                   |                                                          ddr4_phy_v2_2_0_iob_byte__parameterized1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[3].u_ddr_iob_byte                                                   |                                                          ddr4_phy_v2_2_0_iob_byte__parameterized2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[4].u_ddr_iob_byte                                                   |                                                        ddr4_phy_v2_2_0_iob_byte__parameterized2_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[5].u_ddr_iob_byte                                                   |                                                        ddr4_phy_v2_2_0_iob_byte__parameterized2_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               genByte[6].u_ddr_iob_byte                                                   |                                                        ddr4_phy_v2_2_0_iob_byte__parameterized2_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         u_phy2clb_bisc_complete_sync                                                      |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized4_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_phy2clb_fixdly_rdy_low                                                          |                                               xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized7 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|         u_phy2clb_fixdly_rdy_upp                                                          |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized7_4 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|         u_phy2clb_phy_rdy_low                                                             |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized7_5 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|         u_phy2clb_phy_rdy_upp                                                             |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized7_6 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|         u_phy2clb_phy_ready_sync                                                          |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized4_7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         u_riu2clb_valid_sync                                                              |                                             xlnx_mig_ddr4_ddr4_v2_2_17_cal_sync__parameterized7_8 |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|       u_ddr_axi                                                                           |                                                                    xlnx_mig_ddr4_ddr4_v2_2_17_axi |        896 |        639 |       0 |  257 |   810 |      0 |      0 |    0 |          0 |
|         (u_ddr_axi)                                                                       |                                                                    xlnx_mig_ddr4_ddr4_v2_2_17_axi |          1 |          1 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         axi_ar_channel_0                                                                  |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_axi_ar_channel |        142 |        142 |       0 |    0 |    85 |      0 |      0 |    0 |          0 |
|           (axi_ar_channel_0)                                                              |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_axi_ar_channel |          1 |          1 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|           ar_cmd_fsm_0                                                                    |                                                            xlnx_mig_ddr4_ddr4_v2_2_17_axi_cmd_fsm |         95 |         95 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           axi_mc_cmd_translator_0                                                         |                                     xlnx_mig_ddr4_ddr4_v2_2_17_axi_cmd_translator__parameterized0 |         48 |         48 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             axi_mc_incr_cmd_0                                                             |                                           xlnx_mig_ddr4_ddr4_v2_2_17_axi_incr_cmd__parameterized0 |         40 |         40 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|             axi_mc_wrap_cmd_0                                                             |                                           xlnx_mig_ddr4_ddr4_v2_2_17_axi_wrap_cmd__parameterized0 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         axi_aw_channel_0                                                                  |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_axi_aw_channel |        139 |        139 |       0 |    0 |    83 |      0 |      0 |    0 |          0 |
|           (axi_aw_channel_0)                                                              |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_axi_aw_channel |          0 |          0 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|           aw_cmd_fsm_0                                                                    |                                                         xlnx_mig_ddr4_ddr4_v2_2_17_axi_wr_cmd_fsm |         91 |         91 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|           axi_mc_cmd_translator_0                                                         |                                                     xlnx_mig_ddr4_ddr4_v2_2_17_axi_cmd_translator |         49 |         49 |       0 |    0 |    42 |      0 |      0 |    0 |          0 |
|             axi_mc_incr_cmd_0                                                             |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_axi_incr_cmd |         39 |         39 |       0 |    0 |    34 |      0 |      0 |    0 |          0 |
|             axi_mc_wrap_cmd_0                                                             |                                                           xlnx_mig_ddr4_ddr4_v2_2_17_axi_wrap_cmd |         10 |         10 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|         axi_b_channel_0                                                                   |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_axi_b_channel |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           bid_fifo_0                                                                      |                                                               xlnx_mig_ddr4_ddr4_v2_2_17_axi_fifo |         10 |         10 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|         axi_cmd_arbiter_0                                                                 |                                                        xlnx_mig_ddr4_ddr4_v2_2_17_axi_cmd_arbiter |         30 |         30 |       0 |    0 |    31 |      0 |      0 |    0 |          0 |
|         axi_r_channel_0                                                                   |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_axi_r_channel |        283 |         26 |       0 |  257 |    21 |      0 |      0 |    0 |          0 |
|           (axi_r_channel_0)                                                               |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_axi_r_channel |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|           rd_data_fifo_0                                                                  |                                               xlnx_mig_ddr4_ddr4_v2_2_17_axi_fifo__parameterized0 |        273 |         17 |       0 |  256 |    11 |      0 |      0 |    0 |          0 |
|           transaction_fifo_0                                                              |                                               xlnx_mig_ddr4_ddr4_v2_2_17_axi_fifo__parameterized1 |         10 |          9 |       0 |    1 |     6 |      0 |      0 |    0 |          0 |
|         axi_w_channel_0                                                                   |                                                          xlnx_mig_ddr4_ddr4_v2_2_17_axi_w_channel |        292 |        292 |       0 |    0 |   584 |      0 |      0 |    0 |          0 |
|   i_dm_axi2mem                                                                            |                                                                                         axi2mem_0 |        250 |        250 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|   i_dm_axi_master                                                                         |                                                                                       axi_adapter |         86 |         86 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|   i_dm_top                                                                                |                                                                                            dm_top |       1164 |       1164 |       0 |    0 |   676 |      0 |      0 |    0 |          0 |
|     i_dm_csrs                                                                             |                                                                                           dm_csrs |        988 |        988 |       0 |    0 |   599 |      0 |      0 |    0 |          0 |
|       (i_dm_csrs)                                                                         |                                                                                           dm_csrs |        836 |        836 |       0 |    0 |   531 |      0 |      0 |    0 |          0 |
|       i_fifo                                                                              |                                                                           fifo_v2__parameterized0 |        153 |        153 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|         i_fifo_v3                                                                         |                                                                           fifo_v3__parameterized5 |        153 |        153 |       0 |    0 |    68 |      0 |      0 |    0 |          0 |
|     i_dm_mem                                                                              |                                                                                            dm_mem |        100 |        100 |       0 |    0 |    74 |      0 |      0 |    0 |          0 |
|       (i_dm_mem)                                                                          |                                                                                            dm_mem |         11 |         11 |       0 |    0 |    69 |      0 |      0 |    0 |          0 |
|       gen_rom_snd_scratch.i_debug_rom                                                     |                                                                                         debug_rom |         89 |         89 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|     i_dm_sba                                                                              |                                                                                            dm_sba |         76 |         76 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|   i_dmi_jtag                                                                              |                                                                                          dmi_jtag |        403 |        403 |       0 |    0 |   340 |      0 |      0 |    0 |          0 |
|     (i_dmi_jtag)                                                                          |                                                                                          dmi_jtag |          2 |          2 |       0 |    0 |    84 |      0 |      0 |    0 |          0 |
|     i_dmi_cdc                                                                             |                                                                                           dmi_cdc |        280 |        280 |       0 |    0 |   164 |      0 |      0 |    0 |          0 |
|       i_cdc_req                                                                           |                                                                                        cdc_2phase |        240 |        240 |       0 |    0 |    89 |      0 |      0 |    0 |          0 |
|         i_dst                                                                             |                                                                                    cdc_2phase_dst |        237 |        237 |       0 |    0 |    45 |      0 |      0 |    0 |          0 |
|         i_src                                                                             |                                                                                    cdc_2phase_src |          3 |          3 |       0 |    0 |    44 |      0 |      0 |    0 |          0 |
|       i_cdc_resp                                                                          |                                                                        cdc_2phase__parameterized0 |         40 |         40 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|         i_dst                                                                             |                                                                    cdc_2phase_dst__parameterized0 |         36 |         36 |       0 |    0 |    38 |      0 |      0 |    0 |          0 |
|         i_src                                                                             |                                                                    cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |    0 |          0 |
|     i_dmi_jtag_tap                                                                        |                                                                                      dmi_jtag_tap |        121 |        121 |       0 |    0 |    92 |      0 |      0 |    0 |          0 |
|   i_rstgen_main                                                                           |                                                                                            rstgen |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|     i_rstgen_bypass                                                                       |                                                                                     rstgen_bypass |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|   i_xlnx_axi_clock_converter_ddr                                                          |                                                                          xlnx_axi_clock_converter |        389 |        199 |     190 |    0 |  1002 |      0 |      0 |    0 |          0 |
|     inst                                                                                  |                          xlnx_axi_clock_converter_axi_clock_converter_v2_1_26_axi_clock_converter |        389 |        199 |     190 |    0 |  1002 |      0 |      0 |    0 |          0 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi                                         |                                                   xlnx_axi_clock_converter_fifo_generator_v13_2_7 |        389 |        199 |     190 |    0 |  1002 |      0 |      0 |    0 |          0 |
|         inst_fifo_gen                                                                     |                                             xlnx_axi_clock_converter_fifo_generator_v13_2_7_synth |        389 |        199 |     190 |    0 |  1002 |      0 |      0 |    0 |          0 |
|           gaxi_full_lite.gread_ch.grach2.axi_rach                                         |                                                       xlnx_axi_clock_converter_fifo_generator_top |         88 |         40 |      48 |    0 |   204 |      0 |      0 |    0 |          0 |
|             grf.rf                                                                        |                                                   xlnx_axi_clock_converter_fifo_generator_ramfifo |         88 |         40 |      48 |    0 |   204 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__4 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__17 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__16 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                              xlnx_axi_clock_converter_rd_logic_21 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 gr1.gr1_int.rfwft                                                         |                                                               xlnx_axi_clock_converter_rd_fwft_27 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gras.rsts                                                                 |                                                    xlnx_axi_clock_converter_rd_status_flags_as_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 rpntr                                                                     |                                                           xlnx_axi_clock_converter_rd_bin_cntr_29 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                              xlnx_axi_clock_converter_wr_logic_22 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 gwas.wsts                                                                 |                                                    xlnx_axi_clock_converter_wr_status_flags_as_25 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 wpntr                                                                     |                                                           xlnx_axi_clock_converter_wr_bin_cntr_26 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.mem                                                       |                                                                xlnx_axi_clock_converter_memory_23 |         48 |          0 |      48 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                                xlnx_axi_clock_converter_memory_23 |          0 |          0 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 gdm.dm_gen.dm                                                             |                                                                  xlnx_axi_clock_converter_dmem_24 |         48 |          0 |      48 |    0 |    53 |      0 |      0 |    0 |          0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__4 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gaxi_full_lite.gread_ch.grdch2.axi_rdch                                         |                                       xlnx_axi_clock_converter_fifo_generator_top__parameterized2 |         82 |         40 |      42 |    0 |   238 |      0 |      0 |    0 |          0 |
|             grf.rf                                                                        |                                   xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized2 |         82 |         40 |      42 |    0 |   238 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                              xlnx_axi_clock_converter_clk_x_pntrs |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                              xlnx_axi_clock_converter_clk_x_pntrs |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 rd_pntr_cdc_inst                                                          |                                                             xlnx_axi_clock_converter_xpm_cdc_gray |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__18 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                              xlnx_axi_clock_converter_rd_logic_14 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 gr1.gr1_int.rfwft                                                         |                                                               xlnx_axi_clock_converter_rd_fwft_18 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gras.rsts                                                                 |                                                    xlnx_axi_clock_converter_rd_status_flags_as_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 rpntr                                                                     |                                                           xlnx_axi_clock_converter_rd_bin_cntr_20 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                              xlnx_axi_clock_converter_wr_logic_15 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 gwas.wsts                                                                 |                                                    xlnx_axi_clock_converter_wr_status_flags_as_16 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 wpntr                                                                     |                                                           xlnx_axi_clock_converter_wr_bin_cntr_17 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.mem                                                       |                                                   xlnx_axi_clock_converter_memory__parameterized2 |         42 |          0 |      42 |    0 |   140 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                   xlnx_axi_clock_converter_memory__parameterized2 |          0 |          0 |       0 |    0 |    70 |      0 |      0 |    0 |          0 |
|                 gdm.dm_gen.dm                                                             |                                                     xlnx_axi_clock_converter_dmem__parameterized2 |         42 |          0 |      42 |    0 |    70 |      0 |      0 |    0 |          0 |
|               rstblk                                                                      |                                                        xlnx_axi_clock_converter_reset_blk_ramfifo |          8 |          8 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                 (rstblk)                                                                  |                                                        xlnx_axi_clock_converter_reset_blk_ramfifo |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                        xlnx_axi_clock_converter_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                           xlnx_axi_clock_converter_xpm_cdc_single__parameterized1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                        |                                            xlnx_axi_clock_converter_fifo_generator_top__xdcDup__1 |         89 |         41 |      48 |    0 |   204 |      0 |      0 |    0 |          0 |
|             grf.rf                                                                        |                                        xlnx_axi_clock_converter_fifo_generator_ramfifo__xdcDup__1 |         89 |         41 |      48 |    0 |   204 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__1 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__11 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__10 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                               xlnx_axi_clock_converter_rd_logic_7 |         14 |         14 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 gr1.gr1_int.rfwft                                                         |                                                               xlnx_axi_clock_converter_rd_fwft_11 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gras.rsts                                                                 |                                                    xlnx_axi_clock_converter_rd_status_flags_as_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 rpntr                                                                     |                                                           xlnx_axi_clock_converter_rd_bin_cntr_13 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                               xlnx_axi_clock_converter_wr_logic_8 |          7 |          7 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 gwas.wsts                                                                 |                                                     xlnx_axi_clock_converter_wr_status_flags_as_9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 wpntr                                                                     |                                                           xlnx_axi_clock_converter_wr_bin_cntr_10 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.mem                                                       |                                                                   xlnx_axi_clock_converter_memory |         48 |          0 |      48 |    0 |   106 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                                   xlnx_axi_clock_converter_memory |          0 |          0 |       0 |    0 |    53 |      0 |      0 |    0 |          0 |
|                 gdm.dm_gen.dm                                                             |                                                                     xlnx_axi_clock_converter_dmem |         48 |          0 |      48 |    0 |    53 |      0 |      0 |    0 |          0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                        |                                       xlnx_axi_clock_converter_fifo_generator_top__parameterized0 |         83 |         39 |      44 |    0 |   244 |      0 |      0 |    0 |          0 |
|             grf.rf                                                                        |                                   xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized0 |         83 |         39 |      44 |    0 |   244 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__2 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__13 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__12 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                               xlnx_axi_clock_converter_rd_logic_0 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 gr1.gr1_int.rfwft                                                         |                                                                xlnx_axi_clock_converter_rd_fwft_4 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gras.rsts                                                                 |                                                     xlnx_axi_clock_converter_rd_status_flags_as_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 rpntr                                                                     |                                                            xlnx_axi_clock_converter_rd_bin_cntr_6 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                               xlnx_axi_clock_converter_wr_logic_1 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 gwas.wsts                                                                 |                                                     xlnx_axi_clock_converter_wr_status_flags_as_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 wpntr                                                                     |                                                            xlnx_axi_clock_converter_wr_bin_cntr_3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.mem                                                       |                                                   xlnx_axi_clock_converter_memory__parameterized0 |         44 |          0 |      44 |    0 |   146 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                   xlnx_axi_clock_converter_memory__parameterized0 |          0 |          0 |       0 |    0 |    73 |      0 |      0 |    0 |          0 |
|                 gdm.dm_gen.dm                                                             |                                                     xlnx_axi_clock_converter_dmem__parameterized0 |         44 |          0 |      44 |    0 |    73 |      0 |      0 |    0 |          0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__12 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                        |                                       xlnx_axi_clock_converter_fifo_generator_top__parameterized1 |         47 |         39 |       8 |    0 |   112 |      0 |      0 |    0 |          0 |
|             grf.rf                                                                        |                                   xlnx_axi_clock_converter_fifo_generator_ramfifo__parameterized1 |         47 |         39 |       8 |    0 |   112 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gcx.clkx                                                  |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |         12 |         12 |       0 |    0 |    40 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.gcx.clkx)                                              |                                                   xlnx_axi_clock_converter_clk_x_pntrs__xdcDup__3 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|                 rd_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__15 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|                 wr_pntr_cdc_inst                                                          |                                                         xlnx_axi_clock_converter_xpm_cdc_gray__14 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.rd                                                    |                                                                 xlnx_axi_clock_converter_rd_logic |         12 |         12 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|                 gr1.gr1_int.rfwft                                                         |                                                                  xlnx_axi_clock_converter_rd_fwft |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|                 gras.rsts                                                                 |                                                       xlnx_axi_clock_converter_rd_status_flags_as |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 rpntr                                                                     |                                                              xlnx_axi_clock_converter_rd_bin_cntr |          6 |          6 |       0 |    0 |     8 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.gl0.wr                                                    |                                                                 xlnx_axi_clock_converter_wr_logic |          8 |          8 |       0 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 gwas.wsts                                                                 |                                                       xlnx_axi_clock_converter_wr_status_flags_as |          3 |          3 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 wpntr                                                                     |                                                              xlnx_axi_clock_converter_wr_bin_cntr |          5 |          5 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|               gntv_or_sync_fifo.mem                                                       |                                                   xlnx_axi_clock_converter_memory__parameterized1 |          8 |          0 |       8 |    0 |    14 |      0 |      0 |    0 |          0 |
|                 (gntv_or_sync_fifo.mem)                                                   |                                                   xlnx_axi_clock_converter_memory__parameterized1 |          0 |          0 |       0 |    0 |     7 |      0 |      0 |    0 |          0 |
|                 gdm.dm_gen.dm                                                             |                                                     xlnx_axi_clock_converter_dmem__parameterized1 |          8 |          0 |       8 |    0 |     7 |      0 |      0 |    0 |          0 |
|               rstblk                                                                      |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|                 (rstblk)                                                                  |                                             xlnx_axi_clock_converter_reset_blk_ramfifo__xdcDup__3 |          8 |          8 |       0 |    0 |    12 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst               |                                                    xlnx_axi_clock_converter_xpm_cdc_async_rst__10 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd    |                                       xlnx_axi_clock_converter_xpm_cdc_single__parameterized1__14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                       |                                                     xlnx_axi_clock_converter_xpm_cdc_async_rst__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   i_xlnx_clk_gen                                                                          |                                                                                      xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|     inst                                                                                  |                                                                              xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


