$WAVE4
$RESOLUTION 1000
$ENDTIME 300000
I 1 "a#21#new_type_name(0 to 1)1 rict0 1 c#9#std_logicc9 UX01ZWLH-"
I 2 "c#9#std_logicc9 UX01ZWLH-"
$BUS VBUS 1 1 2 srow
$IN 2 2 "SI(5)" 1 0
$IN 3 2 "SI(0)" 1 1
I 3 "a#21#new_type_name(0 to 3)1 rict0 3 c#9#std_logicc9 UX01ZWLH-"
$BUS VBUS 4 3 4 col
$IN 5 2 "SI(4)" 4 0
$IN 6 2 "SI(3)" 4 1
$IN 7 2 "SI(2)" 4 2
$IN 8 2 "SI(1)" 4 3
I 4 "a#28#std_logic_vector(3 downto 0)1 ricd3 0 c#9#std_logicc9 UX01ZWLH-"
$BUS OUT 9 4 4 SO
$SC +1-+3
I 5 "a#28#std_logic_vector(5 downto 0)1 ricd5 0 c#9#std_logicc9 UX01ZWLH-"
$BUS IN +1 5 6 SI
$SC +1-+5
P 0 1-20 CS "0"
P 0 9 Radix "10"
P 0 +5 Radix "16"
P 0 1 4 Shape "2"
$ENDWAVE
