library verilog;
use verilog.vl_types.all;
entity ALUCtrl is
    port(
        ALUOp           : in     vl_logic_vector(3 downto 0);
        instr           : in     vl_logic_vector(5 downto 0);
        ALUCtrl         : out    vl_logic_vector(4 downto 0)
    );
end ALUCtrl;
