#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 10 11:07:19 2020
# Process ID: 1308
# Current directory: C:/Users/Facu Bosack/Documents/tp3-arqui/TP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13024 C:\Users\Facu Bosack\Documents\tp3-arqui\TP3\TP3.xpr
# Log file: C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/vivado.log
# Journal file: C:/Users/Facu Bosack/Documents/tp3-arqui/TP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/augus/Documents/Git/tp3-arqui/TP3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 1018.941 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Facu Bosack/Documents/tp2-uart-pichetti-bosack/TP2_UART/TP2_UART.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
close_project
open_project {C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/augus/Documents/Git/tp3-arqui/TP3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
set_property top Testbench [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Data Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Program Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sel_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sel_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Signal_Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
"xelab -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Signal_Extension
Compiling module xil_defaultlib.Sel_A
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Sel_B
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Program_Memory_default
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.baud_rate_gen_2_default
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1018.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -view {{C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/Testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/Testbench_behav.wcfg}
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000000ns
    2
---------> Test FINALIZO <---------
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.941 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1018.941 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Data Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Program Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sel_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sel_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Signal_Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
"xelab -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Signal_Extension
Compiling module xil_defaultlib.Sel_A
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Sel_B
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Program_Memory_default
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.baud_rate_gen_2_default
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
    2
---------> Test FINALIZO <---------
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1290.520 ; gain = 0.145
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim/program.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Data Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Instruction Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Program Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sel_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Sel B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sel_B
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Signal_Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Signal_Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/baud_rate_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/behav/xsim'
"xelab -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cc20c1e1371c4c45877ae86924ff5f15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Decoder
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.Signal_Extension
Compiling module xil_defaultlib.Sel_A
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.Sel_B
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Program_Memory_default
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.baud_rate_gen_default
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.baud_rate_gen_2_default
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
    2
---------> Test FINALIZO <---------
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.520 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 3
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.srcs/sources_1/new/TestBench_PC.v:49]
[Thu Dec 10 13:16:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.runs/synth_1/runme.log
set_property top TOP [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Thu Dec 10 13:18:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/Facu Bosack/Documents/tp3-arqui/TP3/TP3.runs/synth_1/runme.log
