{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567852409912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567852409912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 07 18:33:29 2019 " "Processing started: Sat Sep 07 18:33:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567852409912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567852409912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567852409913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567852410303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "../src/key_scan.v" "" { Text "D:/FPGA/calculator/src/key_scan.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852410358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852410358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7.v(72) " "Verilog HDL information at seg7.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "../src/seg7.v" "" { Text "D:/FPGA/calculator/src/seg7.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1567852410364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../src/seg7.v" "" { Text "D:/FPGA/calculator/src/seg7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852410364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852410364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/freq.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "../src/freq.v" "" { Text "D:/FPGA/calculator/src/freq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852410370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852410370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852410376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852410376 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "s0 ../src/seg7.v 15 compute.v(18) " "Verilog HDL macro warning at compute.v(18): overriding existing definition for macro \"s0\", which was defined in \"../src/seg7.v\", line 15" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1567852410382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/src/compute.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/src/compute.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852410383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852410383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/calculator/sim/calculator_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/calculator/sim/calculator_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator_tb " "Found entity 1: calculator_tb" {  } { { "../sim/calculator_tb.v" "" { Text "D:/FPGA/calculator/sim/calculator_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852410390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852410390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567852410482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:freq_inst " "Elaborating entity \"freq\" for hierarchy \"freq:freq_inst\"" {  } { { "../src/calculator.v" "freq_inst" { Text "D:/FPGA/calculator/src/calculator.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852410488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:key_scan_inst " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:key_scan_inst\"" {  } { { "../src/calculator.v" "key_scan_inst" { Text "D:/FPGA/calculator/src/calculator.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852410492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_inst " "Elaborating entity \"compute\" for hierarchy \"compute:compute_inst\"" {  } { { "../src/calculator.v" "compute_inst" { Text "D:/FPGA/calculator/src/calculator.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852410496 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 compute.v(42) " "Verilog HDL assignment warning at compute.v(42): truncated value with size 32 to match size of target (24)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410498 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 compute.v(62) " "Verilog HDL assignment warning at compute.v(62): truncated value with size 32 to match size of target (24)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410499 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(98) " "Verilog HDL assignment warning at compute.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410500 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(99) " "Verilog HDL assignment warning at compute.v(99): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410501 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(100) " "Verilog HDL assignment warning at compute.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410501 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(101) " "Verilog HDL assignment warning at compute.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410501 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(102) " "Verilog HDL assignment warning at compute.v(102): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410502 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 compute.v(103) " "Verilog HDL assignment warning at compute.v(103): truncated value with size 32 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410502 "|calculator|compute:compute_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 compute.v(109) " "Verilog HDL assignment warning at compute.v(109): truncated value with size 24 to match size of target (4)" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567852410502 "|calculator|compute:compute_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:seg7_inst " "Elaborating entity \"seg7\" for hierarchy \"seg7:seg7_inst\"" {  } { { "../src/calculator.v" "seg7_inst" { Text "D:/FPGA/calculator/src/calculator.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852410567 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[23\] " "Net \"data_press\[23\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[23\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[22\] " "Net \"data_press\[22\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[22\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[21\] " "Net \"data_press\[21\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[21\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[20\] " "Net \"data_press\[20\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[20\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[19\] " "Net \"data_press\[19\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[19\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[18\] " "Net \"data_press\[18\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[18\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[17\] " "Net \"data_press\[17\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[17\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[16\] " "Net \"data_press\[16\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[16\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[15\] " "Net \"data_press\[15\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[15\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[14\] " "Net \"data_press\[14\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[14\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[13\] " "Net \"data_press\[13\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[13\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[12\] " "Net \"data_press\[12\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[12\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[11\] " "Net \"data_press\[11\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[11\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[10\] " "Net \"data_press\[10\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[10\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[9\] " "Net \"data_press\[9\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[9\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[8\] " "Net \"data_press\[8\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[8\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[7\] " "Net \"data_press\[7\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[7\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[6\] " "Net \"data_press\[6\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[6\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[5\] " "Net \"data_press\[5\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[5\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[4\] " "Net \"data_press\[4\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[4\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410675 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[23\] " "Net \"data_press\[23\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[23\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[22\] " "Net \"data_press\[22\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[22\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[21\] " "Net \"data_press\[21\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[21\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[20\] " "Net \"data_press\[20\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[20\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[19\] " "Net \"data_press\[19\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[19\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[18\] " "Net \"data_press\[18\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[18\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[17\] " "Net \"data_press\[17\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[17\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[16\] " "Net \"data_press\[16\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[16\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[15\] " "Net \"data_press\[15\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[15\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[14\] " "Net \"data_press\[14\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[14\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[13\] " "Net \"data_press\[13\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[13\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[12\] " "Net \"data_press\[12\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[12\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[11\] " "Net \"data_press\[11\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[11\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[10\] " "Net \"data_press\[10\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[10\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[9\] " "Net \"data_press\[9\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[9\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[8\] " "Net \"data_press\[8\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[8\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[7\] " "Net \"data_press\[7\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[7\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[6\] " "Net \"data_press\[6\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[6\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[5\] " "Net \"data_press\[5\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[5\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_press\[4\] " "Net \"data_press\[4\]\" is missing source, defaulting to GND" {  } { { "../src/calculator.v" "data_press\[4\]" { Text "D:/FPGA/calculator/src/calculator.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1567852410677 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod0\"" {  } { { "../src/compute.v" "Mod0" { Text "D:/FPGA/calculator/src/compute.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div1\"" {  } { { "../src/compute.v" "Div1" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod1\"" {  } { { "../src/compute.v" "Mod1" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div2\"" {  } { { "../src/compute.v" "Div2" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod2\"" {  } { { "../src/compute.v" "Mod2" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div3\"" {  } { { "../src/compute.v" "Div3" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod3\"" {  } { { "../src/compute.v" "Mod3" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div4\"" {  } { { "../src/compute.v" "Div4" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod4\"" {  } { { "../src/compute.v" "Mod4" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div5\"" {  } { { "../src/compute.v" "Div5" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Mod5\"" {  } { { "../src/compute.v" "Mod5" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "compute:compute_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"compute:compute_inst\|Mult0\"" {  } { { "../src/compute.v" "Mult0" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "compute:compute_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"compute:compute_inst\|Div0\"" {  } { { "../src/compute.v" "Div0" { Text "D:/FPGA/calculator/src/compute.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411372 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1567852411372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Mod0\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 98 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411413 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 98 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852411413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA/calculator/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA/calculator/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div1\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div1 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411749 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852411749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div2\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852411855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div2 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852411855 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852411855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852411986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852411986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div3\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852412024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div3 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412024 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852412024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div4\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852412215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div4 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412215 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852412215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div5\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852412421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div5 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412421 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852412421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_mult:Mult0\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852412734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"compute:compute_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412735 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852412735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "D:/FPGA/calculator/prj/db/mult_bdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute:compute_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"compute:compute_inst\|lpm_divide:Div0\"" {  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852412838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute:compute_inst\|lpm_divide:Div0 " "Instantiated megafunction \"compute:compute_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567852412838 ""}  } { { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567852412838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/FPGA/calculator/prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/FPGA/calculator/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852412965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852412965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/FPGA/calculator/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567852413121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567852413121 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "Synthesized away node \"compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "D:/FPGA/calculator/prj/db/mult_bdt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } } { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852413744 "|calculator|compute:compute_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "Synthesized away node \"compute:compute_inst\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "D:/FPGA/calculator/prj/db/mult_bdt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "../src/compute.v" "" { Text "D:/FPGA/calculator/src/compute.v" 86 -1 0 } } { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852413744 "|calculator|compute:compute_inst|lpm_mult:Mult0|mult_bdt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1567852413744 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1567852413744 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567852414543 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36 " "Ignored 36 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "36 " "Ignored 36 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1567852414610 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1567852414610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "../src/calculator.v" "" { Text "D:/FPGA/calculator/src/calculator.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567852417319 "|calculator|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567852417319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1567852417677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567852419721 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 126 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod2\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod3\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod4\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""} { "Info" "ISCL_SCL_CELL_NAME" "compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"compute:compute_inst\|lpm_divide:Mod5\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA/calculator/prj/db/alt_u_div_67f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852419744 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1567852419744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/calculator/prj/output_files/calculator.map.smsg " "Generated suppressed messages file D:/FPGA/calculator/prj/output_files/calculator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567852419960 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567852420405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567852420405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3899 " "Implemented 3899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567852420796 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567852420796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3872 " "Implemented 3872 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567852420796 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1567852420796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567852420796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567852420870 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 07 18:33:40 2019 " "Processing ended: Sat Sep 07 18:33:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567852420870 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567852420870 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567852420870 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567852420870 ""}
