0.7
2020.2
May 22 2024
19:03:11
C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/lfsr16.sv,1758572212,systemVerilog,,C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/reaction_timer_top.sv,,lfsr16,,uvm,,,,,,
C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/reaction_timer_tb.sv,1758574501,systemVerilog,,,,reaction_timer_tb,,uvm,,,,,,
C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/reaction_timer_top.sv,1758573559,systemVerilog,,C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/sseg_mux4.sv,,reaction_timer_top,,uvm,,,,,,
C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/sseg_mux4.sv,1758573453,systemVerilog,,C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/tick_gen.sv,,sseg_mux4,,uvm,,,,,,
C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/tick_gen.sv,1758572043,systemVerilog,,C:/Users/gabe_dickson1/Box/softcoreSOC/Dickson_CR2/Dickson_CR2.srcs/sources_1/new/reaction_timer_tb.sv,,tick_gen,,uvm,,,,,,
