Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ff8e5a88703d4890bef7e79cbdf76250 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab3_2_behav xil_defaultlib.lab3_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 25 differs from formal bit length 1 for port 'clk_div' [D:/Logic_Design_Lab/Lab3/Lab3-2/lab3_2.v:40]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 1 for port 'clk_div' [D:/Logic_Design_Lab/Lab3/Lab3-2/lab3_2.v:41]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Logic_Design_Lab/Lab3/Lab3-2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Logic_Design_Lab/Lab3/Lab3-2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.clock_divider(n=23)
Compiling module xil_defaultlib.lab3_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_2_behav
