# compile vhdl design source files
vhdl xil_defaultlib  "../../../Mips-processor.srcs/sources_1/new/JR_control_unit.vhd"
vhdl xil_defaultlib  "../../../Mips-processor.srcs/sim_1/new/JR_control_unit_TB.vhd"

# Do not sort compile order
nosort
