

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               de9b0aa18a079d0afe6406a287a36c0a  /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb+idem/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb+idem/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb+idem/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb+idem/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb+idem/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_clwb+idem/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x4000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000180 to 0x4400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cba0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62b9a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x462b9a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b48..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc6cc57c00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b28..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc6cc57b24..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (main.1.sm_70.ptx:51) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (main.1.sm_70.ptx:76) shl.b32 %r1268, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x110 (main.1.sm_70.ptx:78) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (main.1.sm_70.ptx:99) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x188 (main.1.sm_70.ptx:96) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (main.1.sm_70.ptx:99) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1388 (main.1.sm_70.ptx:681) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2358 (main.1.sm_70.ptx:1517) mov.u32 %r1253, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1390 (main.1.sm_70.ptx:682) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b70 (main.1.sm_70.ptx:1101) mov.u32 %r1251, 4127;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b60 (main.1.sm_70.ptx:1096) @%p11 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b68 (main.1.sm_70.ptx:1097) bra.uni BB0_9;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b68 (main.1.sm_70.ptx:1097) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2358 (main.1.sm_70.ptx:1517) mov.u32 %r1253, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2348 (main.1.sm_70.ptx:1513) @%p9 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2358 (main.1.sm_70.ptx:1517) mov.u32 %r1253, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2350 (main.1.sm_70.ptx:1514) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b70 (main.1.sm_70.ptx:1101) mov.u32 %r1251, 4127;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2730 (main.1.sm_70.ptx:1640) @%p28 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2778 (main.1.sm_70.ptx:1652) add.s32 %r1277, %r1277, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2788 (main.1.sm_70.ptx:1654) @%p29 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2790 (main.1.sm_70.ptx:1656) ld.param.u64 %rd41, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x27a0 (main.1.sm_70.ptx:1658) @%p30 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c8 (main.1.sm_70.ptx:1759) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27c8 (main.1.sm_70.ptx:1664) @%p31 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c8 (main.1.sm_70.ptx:1759) ret;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2948 (main.1.sm_70.ptx:1733) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c8 (main.1.sm_70.ptx:1759) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2950 (main.1.sm_70.ptx:1734) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2958 (main.1.sm_70.ptx:1737) mov.u32 %r1262, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1526833
gpu_sim_insn = 276759664
gpu_ipc =     181.2639
gpu_tot_sim_cycle = 1526833
gpu_tot_sim_insn = 276759664
gpu_tot_ipc =     181.2639
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4982% 
gpu_tot_occupancy = 12.4982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0141
partiton_level_parallism_total  =       0.0141
partiton_level_parallism_util =       2.6688
partiton_level_parallism_util_total  =       2.6688
L2_BW  =       0.5110 GB/Sec
L2_BW_total  =       0.5110 GB/Sec
gpu_total_sim_rate=53781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273416
	L1D_total_cache_misses = 11432
	L1D_total_cache_miss_rate = 0.0418
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9224

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267376, 267346, 267346, 267346, 267346, 267346, 267346, 267346, 
gpgpu_n_tot_thrd_icount = 276908800
gpgpu_n_tot_w_icount = 8653400
gpgpu_n_stall_shd_mem = 747808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3092
gpgpu_n_mem_write_global = 18448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 18448
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24557	W0_Idle:41586	W0_Scoreboard:15719901	W1:120	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8550976
single_issue_nums: WS0:2138888	WS1:2138768	WS2:2138768	WS3:2138768	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16544 {8:2068,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 442752 {8:9224,40:9224,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82720 {40:2068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 147584 {8:18448,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 716 
max_icnt2mem_latency = 315 
maxmrqlatency = 100 
max_icnt2sh_latency = 402 
averagemflatency = 265 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 58 
mrq_lat_table:1038 	944 	1285 	2210 	2654 	1228 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12866 	8194 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	7787 	972 	595 	9226 	1472 	1145 	250 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4706 	1247 	2091 	3522 	2837 	3732 	2940 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       185         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1514670   1514639         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1514691   1514660         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1515189   1515102         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1515210   1515124         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1515123   1515286         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1515322   1515309         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1515229   1515214         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1515256   1515237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1515165   1515149         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1515189   1516100         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1515102   1516007         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1515592   1516029         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1515898   1516390         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1515925   1516737         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1515992   1516642         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1516013   1516662         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1514853   1515503         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1514876   1515527         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1515638   1516508         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1515658   1516533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1515563   1516438         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1515586   1516460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1515498   1515205         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516382   1515225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516290   1515134         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516313   1515154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516220   1515065         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516659   1515086         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517020   1515448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517043   1515473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516951   1515379         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1515799   1515828         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 40.400002 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 99.500000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 99.500000 66.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 97.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 96.500000 65.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 97.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 96.500000 61.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.500000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 97.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 96.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 97.500000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 96.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 98.000000 63.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 97.000000 64.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 66.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 65.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.500000 57.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 65.500000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 65.500000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 66.500000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 67.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 66.500000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 66.000000 67.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9391/131 = 71.687019
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       446       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       446       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       440       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       440       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       405       288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       398       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       399       286         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       338       248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       338       265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       340       260         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       339       264         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       395       263         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       385       265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       404       266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       412       265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       412       273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       263       274         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       261       244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       258       248         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       261       244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       272       244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       285       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       295       293         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       304       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       302       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       302       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       302       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       298       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       304       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       301       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       279       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       292       292         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 19803
min_bank_accesses = 0!
chip skew: 738/505 = 1.46
average mf latency per bank:
dram[0]:        666       249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        235       254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        241       234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        210       238    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        252       244    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        290       245    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        250       276    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        355       263    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        339       296    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        386       271    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        373       285    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        280       264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        307       278    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        241       331    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        261       310    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        297       288    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        254       274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        257       337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        267       355    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        269       350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        255       359    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        240       216    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        241       272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        258       267    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        239       268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        228       268    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        230       227    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        274       264    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        292       260    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        271       249    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        263       256    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        273       250    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        487       472         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        479       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        553       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        531       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        595       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        586       458         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        637       534         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        614       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        677       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        657       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        716       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        697       447         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        489       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        449       488         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        512       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        492       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        467       466         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        448       534         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        527       516         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        504       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        527       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        504       446         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        525       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        505       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        525       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        505       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        527       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        505       559         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        605       534         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        486       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        469       469         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        536       449         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145715 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=736 bw_util=0.0006559
n_activity=1802 dram_eff=0.4173
bk0: 8a 1145758i bk1: 8a 1146005i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.965054
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000656 
total_CMD = 1146473 
util_bw = 752 
Wasted_Col = 740 
Wasted_Row = 24 
Idle = 1144957 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145715 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 736 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 752 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 752 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000656 
Either_Row_CoL_Bus_Util = 0.000661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00325084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 1527060 -   mf: uid=4843886, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526460), 
Ready @ 1527406 -   mf: uid=4843916, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526806), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145707 n_act=7 n_pre=5 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=738 bw_util=0.0006577
n_activity=1918 dram_eff=0.3931
bk0: 8a 1145688i bk1: 8a 1146000i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979104
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.984326
Bank_Level_Parallism = 1.000628
Bank_Level_Parallism_Col = 1.000661
Bank_Level_Parallism_Ready = 1.001326
write_to_read_ratio_blp_rw_average = 0.965631
GrpLevelPara = 1.000661 

BW Util details:
bwutil = 0.000658 
total_CMD = 1146473 
util_bw = 754 
Wasted_Col = 766 
Wasted_Row = 72 
Idle = 1144881 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 697 
rwq = 0 
CCDLc_limit_alone = 697 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145707 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 738 
n_act = 7 
n_pre = 5 
n_ref = 0 
n_req = 335 
total_req = 754 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 754 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000658 
Either_Row_CoL_Bus_Util = 0.000668 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0034436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145721 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=730 bw_util=0.0006507
n_activity=1784 dram_eff=0.4182
bk0: 8a 1145776i bk1: 8a 1146002i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.012138
Bank_Level_Parallism_Col = 1.012371
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.964261
GrpLevelPara = 1.012371 

BW Util details:
bwutil = 0.000651 
total_CMD = 1146473 
util_bw = 746 
Wasted_Col = 713 
Wasted_Row = 24 
Idle = 1144990 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 671 
rwq = 0 
CCDLc_limit_alone = 671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145721 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 730 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 746 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 746 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000651 
Either_Row_CoL_Bus_Util = 0.000656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00314181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145719 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=732 bw_util=0.0006524
n_activity=1751 dram_eff=0.4272
bk0: 8a 1145776i bk1: 8a 1145998i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.030843
Bank_Level_Parallism_Col = 1.031447
Bank_Level_Parallism_Ready = 1.004011
write_to_read_ratio_blp_rw_average = 0.963662
GrpLevelPara = 1.031447 

BW Util details:
bwutil = 0.000652 
total_CMD = 1146473 
util_bw = 748 
Wasted_Col = 687 
Wasted_Row = 24 
Idle = 1145014 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 645 
rwq = 0 
CCDLc_limit_alone = 645 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145719 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 732 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 748 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 748 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000658 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00301185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145758 n_act=4 n_pre=2 n_ref_event=0 n_req=326 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=693 bw_util=0.0006184
n_activity=1692 dram_eff=0.419
bk0: 8a 1145845i bk1: 8a 1146003i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987730
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993548
Bank_Level_Parallism = 1.035636
Bank_Level_Parallism_Col = 1.036377
Bank_Level_Parallism_Ready = 1.007052
write_to_read_ratio_blp_rw_average = 0.961396
GrpLevelPara = 1.036377 

BW Util details:
bwutil = 0.000618 
total_CMD = 1146473 
util_bw = 709 
Wasted_Col = 642 
Wasted_Row = 24 
Idle = 1145098 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 600 
rwq = 0 
CCDLc_limit_alone = 600 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145758 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 693 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 326 
total_req = 709 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 709 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.000624 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00249374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145764 n_act=4 n_pre=2 n_ref_event=0 n_req=330 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=687 bw_util=0.0006132
n_activity=1663 dram_eff=0.4227
bk0: 8a 1145857i bk1: 8a 1146005i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987879
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.032117
Bank_Level_Parallism_Col = 1.032787
Bank_Level_Parallism_Ready = 1.004267
write_to_read_ratio_blp_rw_average = 0.961252
GrpLevelPara = 1.032787 

BW Util details:
bwutil = 0.000613 
total_CMD = 1146473 
util_bw = 703 
Wasted_Col = 643 
Wasted_Row = 24 
Idle = 1145103 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 601 
rwq = 0 
CCDLc_limit_alone = 601 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145764 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 687 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 330 
total_req = 703 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 703 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00281298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145766 n_act=4 n_pre=2 n_ref_event=0 n_req=324 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=685 bw_util=0.0006114
n_activity=1668 dram_eff=0.4203
bk0: 8a 1145852i bk1: 8a 1146010i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987654
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993506
Bank_Level_Parallism = 1.029240
Bank_Level_Parallism_Col = 1.029851
Bank_Level_Parallism_Ready = 1.005706
write_to_read_ratio_blp_rw_average = 0.961194
GrpLevelPara = 1.029851 

BW Util details:
bwutil = 0.000611 
total_CMD = 1146473 
util_bw = 701 
Wasted_Col = 643 
Wasted_Row = 24 
Idle = 1145105 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 601 
rwq = 0 
CCDLc_limit_alone = 601 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145766 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 685 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 324 
total_req = 701 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 701 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00279379
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1526843 -   mf: uid=4843649, sid4294967295:w4294967295, part=7, addr=0x806780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526243), 
Ready @ 1526844 -   mf: uid=4843653, sid4294967295:w4294967295, part=7, addr=0x806780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526244), 
Ready @ 1526845 -   mf: uid=4843659, sid4294967295:w4294967295, part=7, addr=0x806700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526245), 
Ready @ 1526847 -   mf: uid=4843664, sid4294967295:w4294967295, part=7, addr=0x806700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526247), 
Ready @ 1526971 -   mf: uid=4843828, sid4294967295:w4294967295, part=7, addr=0x806780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526371), 
Ready @ 1526972 -   mf: uid=4843829, sid4294967295:w4294967295, part=7, addr=0x806780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526372), 
Ready @ 1526973 -   mf: uid=4843830, sid4294967295:w4294967295, part=7, addr=0x806700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526373), 
Ready @ 1526975 -   mf: uid=4843831, sid4294967295:w4294967295, part=7, addr=0x806700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526375), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145865 n_act=4 n_pre=2 n_ref_event=0 n_req=318 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=586 bw_util=0.0005251
n_activity=1511 dram_eff=0.3984
bk0: 8a 1145986i bk1: 8a 1146075i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987421
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993378
Bank_Level_Parallism = 1.030848
Bank_Level_Parallism_Col = 1.031607
Bank_Level_Parallism_Ready = 1.004983
write_to_read_ratio_blp_rw_average = 0.954346
GrpLevelPara = 1.031607 

BW Util details:
bwutil = 0.000525 
total_CMD = 1146473 
util_bw = 602 
Wasted_Col = 541 
Wasted_Row = 24 
Idle = 1145306 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 499 
rwq = 0 
CCDLc_limit_alone = 499 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145865 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 586 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 318 
total_req = 602 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 602 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000525 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00206983
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1526839 -   mf: uid=4843642, sid4294967295:w4294967295, part=8, addr=0x806880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526239), 
Ready @ 1526840 -   mf: uid=4843644, sid4294967295:w4294967295, part=8, addr=0x806800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526240), 
Ready @ 1526841 -   mf: uid=4843646, sid4294967295:w4294967295, part=8, addr=0x806800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526241), 
Ready @ 1526968 -   mf: uid=4843825, sid4294967295:w4294967295, part=8, addr=0x806880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526368), 
Ready @ 1526969 -   mf: uid=4843826, sid4294967295:w4294967295, part=8, addr=0x806800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526369), 
Ready @ 1526971 -   mf: uid=4843827, sid4294967295:w4294967295, part=8, addr=0x806800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526371), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145848 n_act=4 n_pre=2 n_ref_event=0 n_req=316 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.0005399
n_activity=1528 dram_eff=0.4051
bk0: 8a 1145986i bk1: 8a 1146045i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987342
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993333
Bank_Level_Parallism = 1.082674
Bank_Level_Parallism_Col = 1.084761
Bank_Level_Parallism_Ready = 1.014540
write_to_read_ratio_blp_rw_average = 0.953111
GrpLevelPara = 1.084761 

BW Util details:
bwutil = 0.000540 
total_CMD = 1146473 
util_bw = 619 
Wasted_Col = 494 
Wasted_Row = 24 
Idle = 1145336 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145848 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 316 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 619 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00175756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 1526835 -   mf: uid=4843634, sid4294967295:w4294967295, part=9, addr=0x806980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526235), 
Ready @ 1526836 -   mf: uid=4843636, sid4294967295:w4294967295, part=9, addr=0x806980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526236), 
Ready @ 1526837 -   mf: uid=4843638, sid4294967295:w4294967295, part=9, addr=0x806900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526237), 
Ready @ 1526839 -   mf: uid=4843640, sid4294967295:w4294967295, part=9, addr=0x806900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526239), 
Ready @ 1526964 -   mf: uid=4843821, sid4294967295:w4294967295, part=9, addr=0x806980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526364), 
Ready @ 1526965 -   mf: uid=4843822, sid4294967295:w4294967295, part=9, addr=0x806980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526365), 
Ready @ 1526967 -   mf: uid=4843823, sid4294967295:w4294967295, part=9, addr=0x806900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526367), 
Ready @ 1526968 -   mf: uid=4843824, sid4294967295:w4294967295, part=9, addr=0x806900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526368), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145851 n_act=4 n_pre=2 n_ref_event=0 n_req=317 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.0005373
n_activity=1457 dram_eff=0.4228
bk0: 8a 1145980i bk1: 8a 1146051i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987382
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993355
Bank_Level_Parallism = 1.083553
Bank_Level_Parallism_Col = 1.085663
Bank_Level_Parallism_Ready = 1.008117
write_to_read_ratio_blp_rw_average = 0.953111
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.000537 
total_CMD = 1146473 
util_bw = 616 
Wasted_Col = 497 
Wasted_Row = 24 
Idle = 1145336 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 455 
rwq = 0 
CCDLc_limit_alone = 455 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145851 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 317 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 616 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00212914
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 1526832 -   mf: uid=4843628, sid4294967295:w4294967295, part=10, addr=0x806a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526232), 
Ready @ 1526833 -   mf: uid=4843630, sid4294967295:w4294967295, part=10, addr=0x806a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526233), 
Ready @ 1526835 -   mf: uid=4843632, sid4294967295:w4294967295, part=10, addr=0x806a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526235), 
Ready @ 1526961 -   mf: uid=4843818, sid4294967295:w4294967295, part=10, addr=0x806a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526361), 
Ready @ 1526963 -   mf: uid=4843819, sid4294967295:w4294967295, part=10, addr=0x806a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526363), 
Ready @ 1526964 -   mf: uid=4843820, sid4294967295:w4294967295, part=10, addr=0x806a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526364), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145848 n_act=4 n_pre=2 n_ref_event=0 n_req=318 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.0005399
n_activity=1483 dram_eff=0.4174
bk0: 8a 1145986i bk1: 8a 1146042i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987421
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993378
Bank_Level_Parallism = 1.069204
Bank_Level_Parallism_Col = 1.070922
Bank_Level_Parallism_Ready = 1.009693
write_to_read_ratio_blp_rw_average = 0.953901
GrpLevelPara = 1.070922 

BW Util details:
bwutil = 0.000540 
total_CMD = 1146473 
util_bw = 619 
Wasted_Col = 513 
Wasted_Row = 24 
Idle = 1145317 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 471 
rwq = 0 
CCDLc_limit_alone = 471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145848 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 318 
total_req = 619 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 619 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000540 
Either_Row_CoL_Bus_Util = 0.000545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00211257
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 1526832 -   mf: uid=4843626, sid4294967295:w4294967295, part=11, addr=0x806b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526232), 
Ready @ 1526957 -   mf: uid=4843814, sid4294967295:w4294967295, part=11, addr=0x806b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526357), 
Ready @ 1526959 -   mf: uid=4843815, sid4294967295:w4294967295, part=11, addr=0x806b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526359), 
Ready @ 1526960 -   mf: uid=4843816, sid4294967295:w4294967295, part=11, addr=0x806b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526360), 
Ready @ 1526961 -   mf: uid=4843817, sid4294967295:w4294967295, part=11, addr=0x806b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526361), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145797 n_act=4 n_pre=2 n_ref_event=0 n_req=318 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=654 bw_util=0.0005844
n_activity=1584 dram_eff=0.423
bk0: 8a 1145869i bk1: 8a 1146050i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987342
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993333
Bank_Level_Parallism = 1.043546
Bank_Level_Parallism_Col = 1.044515
Bank_Level_Parallism_Ready = 1.007463
write_to_read_ratio_blp_rw_average = 0.958665
GrpLevelPara = 1.044515 

BW Util details:
bwutil = 0.000584 
total_CMD = 1146473 
util_bw = 670 
Wasted_Col = 592 
Wasted_Row = 24 
Idle = 1145187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145797 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 654 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 318 
total_req = 670 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 670 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000584 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002342 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00234197
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1526953 -   mf: uid=4843810, sid4294967295:w4294967295, part=12, addr=0x806c80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526353), 
Ready @ 1526955 -   mf: uid=4843811, sid4294967295:w4294967295, part=12, addr=0x806c80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526355), 
Ready @ 1526956 -   mf: uid=4843812, sid4294967295:w4294967295, part=12, addr=0x806c00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526356), 
Ready @ 1526957 -   mf: uid=4843813, sid4294967295:w4294967295, part=12, addr=0x806c00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526357), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145804 n_act=4 n_pre=2 n_ref_event=0 n_req=321 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=647 bw_util=0.0005783
n_activity=1543 dram_eff=0.4297
bk0: 8a 1145884i bk1: 8a 1146048i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987461
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993399
Bank_Level_Parallism = 1.045490
Bank_Level_Parallism_Col = 1.046512
Bank_Level_Parallism_Ready = 1.007542
write_to_read_ratio_blp_rw_average = 0.958300
GrpLevelPara = 1.046512 

BW Util details:
bwutil = 0.000578 
total_CMD = 1146473 
util_bw = 663 
Wasted_Col = 588 
Wasted_Row = 24 
Idle = 1145198 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 546 
rwq = 0 
CCDLc_limit_alone = 546 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145804 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 647 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 321 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 663 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000578 
Either_Row_CoL_Bus_Util = 0.000584 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00266469
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1526951 -   mf: uid=4843807, sid4294967295:w4294967295, part=13, addr=0x806d80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526351), 
Ready @ 1526952 -   mf: uid=4843808, sid4294967295:w4294967295, part=13, addr=0x806d80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526352), 
Ready @ 1526953 -   mf: uid=4843809, sid4294967295:w4294967295, part=13, addr=0x806d00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526353), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145781 n_act=4 n_pre=2 n_ref_event=0 n_req=318 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=670 bw_util=0.0005984
n_activity=1607 dram_eff=0.4269
bk0: 8a 1145855i bk1: 8a 1146039i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987421
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993378
Bank_Level_Parallism = 1.060372
Bank_Level_Parallism_Col = 1.058360
Bank_Level_Parallism_Ready = 1.008746
write_to_read_ratio_blp_rw_average = 0.958991
GrpLevelPara = 1.058360 

BW Util details:
bwutil = 0.000598 
total_CMD = 1146473 
util_bw = 686 
Wasted_Col = 585 
Wasted_Row = 21 
Idle = 1145181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 547 
rwq = 0 
CCDLc_limit_alone = 547 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145781 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 670 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 318 
total_req = 686 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 686 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000604 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002440 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00243966
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 1526947 -   mf: uid=4843803, sid4294967295:w4294967295, part=14, addr=0x806e80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526347), 
Ready @ 1526948 -   mf: uid=4843804, sid4294967295:w4294967295, part=14, addr=0x806e80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526348), 
Ready @ 1526949 -   mf: uid=4843805, sid4294967295:w4294967295, part=14, addr=0x806e00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526349), 
Ready @ 1526951 -   mf: uid=4843806, sid4294967295:w4294967295, part=14, addr=0x806e00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526351), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145776 n_act=4 n_pre=2 n_ref_event=0 n_req=323 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.0006036
n_activity=1580 dram_eff=0.438
bk0: 8a 1145832i bk1: 8a 1146045i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987616
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993485
Bank_Level_Parallism = 1.050604
Bank_Level_Parallism_Col = 1.050887
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.959907
GrpLevelPara = 1.050887 

BW Util details:
bwutil = 0.000604 
total_CMD = 1146473 
util_bw = 692 
Wasted_Col = 608 
Wasted_Row = 24 
Idle = 1145149 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 575 
rwq = 0 
CCDLc_limit_alone = 575 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145776 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 323 
total_req = 692 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 692 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000604 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001435 
queue_avg = 0.002837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00283653
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 1526943 -   mf: uid=4843800, sid4294967295:w4294967295, part=15, addr=0x806f80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526343), 
Ready @ 1526944 -   mf: uid=4843801, sid4294967295:w4294967295, part=15, addr=0x806f80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526344), 
Ready @ 1526945 -   mf: uid=4843802, sid4294967295:w4294967295, part=15, addr=0x806f00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526345), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145766 n_act=4 n_pre=2 n_ref_event=0 n_req=323 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=685 bw_util=0.0006114
n_activity=1592 dram_eff=0.4403
bk0: 8a 1145831i bk1: 8a 1146025i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987616
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993485
Bank_Level_Parallism = 1.057635
Bank_Level_Parallism_Col = 1.058869
Bank_Level_Parallism_Ready = 1.011412
write_to_read_ratio_blp_rw_average = 0.960245
GrpLevelPara = 1.058869 

BW Util details:
bwutil = 0.000611 
total_CMD = 1146473 
util_bw = 701 
Wasted_Col = 611 
Wasted_Row = 24 
Idle = 1145137 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 575 
rwq = 0 
CCDLc_limit_alone = 575 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145766 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 685 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 323 
total_req = 701 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 701 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000611 
Either_Row_CoL_Bus_Util = 0.000617 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00292026
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 1526907 -   mf: uid=4843796, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526307), 
Ready @ 1526908 -   mf: uid=4843798, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526308), 
Ready @ 1526909 -   mf: uid=4843799, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526309), 
Ready @ 1527004 -   mf: uid=4843861, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526404), 
Ready @ 1527005 -   mf: uid=4843862, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526405), 
Ready @ 1527007 -   mf: uid=4843863, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526407), 
Ready @ 1527068 -   mf: uid=4843895, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526468), 
Ready @ 1527069 -   mf: uid=4843896, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526469), 
Ready @ 1527071 -   mf: uid=4843897, sid4294967295:w4294967295, part=16, addr=0x807080, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526471), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145914 n_act=4 n_pre=2 n_ref_event=0 n_req=258 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=537 bw_util=0.0004823
n_activity=1300 dram_eff=0.4254
bk0: 8a 1146059i bk1: 8a 1146024i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984496
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991736
Bank_Level_Parallism = 1.043762
Bank_Level_Parallism_Col = 1.044933
Bank_Level_Parallism_Ready = 1.005425
write_to_read_ratio_blp_rw_average = 0.950287
GrpLevelPara = 1.044933 

BW Util details:
bwutil = 0.000482 
total_CMD = 1146473 
util_bw = 553 
Wasted_Col = 497 
Wasted_Row = 24 
Idle = 1145399 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 459 
rwq = 0 
CCDLc_limit_alone = 459 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145914 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 537 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 258 
total_req = 553 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 553 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00224951
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 21): 
Ready @ 1526900 -   mf: uid=4843782, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526300), 
Ready @ 1526901 -   mf: uid=4843784, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526301), 
Ready @ 1526903 -   mf: uid=4843786, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526303), 
Ready @ 1526904 -   mf: uid=4843788, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526304), 
Ready @ 1526905 -   mf: uid=4843790, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526305), 
Ready @ 1526907 -   mf: uid=4843792, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526307), 
Ready @ 1526908 -   mf: uid=4843794, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526308), 
Ready @ 1526997 -   mf: uid=4843854, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526397), 
Ready @ 1526999 -   mf: uid=4843855, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526399), 
Ready @ 1527000 -   mf: uid=4843856, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526400), 
Ready @ 1527001 -   mf: uid=4843857, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526401), 
Ready @ 1527003 -   mf: uid=4843858, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526403), 
Ready @ 1527004 -   mf: uid=4843859, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526404), 
Ready @ 1527005 -   mf: uid=4843860, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526405), 
Ready @ 1527061 -   mf: uid=4843888, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526461), 
Ready @ 1527063 -   mf: uid=4843889, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526463), 
Ready @ 1527064 -   mf: uid=4843890, sid4294967295:w4294967295, part=17, addr=0x807180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526464), 
Ready @ 1527065 -   mf: uid=4843891, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526465), 
Ready @ 1527067 -   mf: uid=4843892, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526467), 
Ready @ 1527068 -   mf: uid=4843893, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526468), 
Ready @ 1527069 -   mf: uid=4843894, sid4294967295:w4294967295, part=17, addr=0x807100, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526469), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145946 n_act=4 n_pre=2 n_ref_event=0 n_req=244 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=505 bw_util=0.0004544
n_activity=1275 dram_eff=0.4086
bk0: 8a 1146060i bk1: 8a 1146071i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991228
Bank_Level_Parallism = 1.033171
Bank_Level_Parallism_Col = 1.034102
Bank_Level_Parallism_Ready = 1.007678
write_to_read_ratio_blp_rw_average = 0.947844
GrpLevelPara = 1.034102 

BW Util details:
bwutil = 0.000454 
total_CMD = 1146473 
util_bw = 521 
Wasted_Col = 480 
Wasted_Row = 24 
Idle = 1145448 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145946 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 505 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 244 
total_req = 521 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 521 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00193725
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 21): 
Ready @ 1526893 -   mf: uid=4843764, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526293), 
Ready @ 1526895 -   mf: uid=4843767, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526295), 
Ready @ 1526896 -   mf: uid=4843769, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526296), 
Ready @ 1526897 -   mf: uid=4843772, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526297), 
Ready @ 1526899 -   mf: uid=4843775, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526299), 
Ready @ 1526900 -   mf: uid=4843778, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526300), 
Ready @ 1526901 -   mf: uid=4843780, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526301), 
Ready @ 1526991 -   mf: uid=4843847, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526391), 
Ready @ 1526992 -   mf: uid=4843848, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526392), 
Ready @ 1526993 -   mf: uid=4843849, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526393), 
Ready @ 1526995 -   mf: uid=4843850, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526395), 
Ready @ 1526996 -   mf: uid=4843851, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526396), 
Ready @ 1526997 -   mf: uid=4843852, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526397), 
Ready @ 1526999 -   mf: uid=4843853, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526399), 
Ready @ 1527055 -   mf: uid=4843880, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526455), 
Ready @ 1527056 -   mf: uid=4843881, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526456), 
Ready @ 1527057 -   mf: uid=4843882, sid4294967295:w4294967295, part=18, addr=0x807280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526457), 
Ready @ 1527059 -   mf: uid=4843883, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526459), 
Ready @ 1527060 -   mf: uid=4843884, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526460), 
Ready @ 1527061 -   mf: uid=4843885, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526461), 
Ready @ 1527063 -   mf: uid=4843887, sid4294967295:w4294967295, part=18, addr=0x807200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526463), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145945 n_act=4 n_pre=2 n_ref_event=0 n_req=244 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=506 bw_util=0.0004553
n_activity=1252 dram_eff=0.4169
bk0: 8a 1146064i bk1: 8a 1146057i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991228
Bank_Level_Parallism = 1.028874
Bank_Level_Parallism_Col = 1.029674
Bank_Level_Parallism_Ready = 1.003831
write_to_read_ratio_blp_rw_average = 0.948566
GrpLevelPara = 1.029674 

BW Util details:
bwutil = 0.000455 
total_CMD = 1146473 
util_bw = 522 
Wasted_Col = 493 
Wasted_Row = 24 
Idle = 1145434 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 451 
rwq = 0 
CCDLc_limit_alone = 451 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145945 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 506 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 244 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 522 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000455 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00223904
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 1526885 -   mf: uid=4843748, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526285), 
Ready @ 1526887 -   mf: uid=4843750, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526287), 
Ready @ 1526888 -   mf: uid=4843752, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526288), 
Ready @ 1526889 -   mf: uid=4843754, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526289), 
Ready @ 1526891 -   mf: uid=4843756, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526291), 
Ready @ 1526892 -   mf: uid=4843758, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526292), 
Ready @ 1526893 -   mf: uid=4843760, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526293), 
Ready @ 1526895 -   mf: uid=4843762, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526295), 
Ready @ 1526983 -   mf: uid=4843840, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526383), 
Ready @ 1526984 -   mf: uid=4843841, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526384), 
Ready @ 1526985 -   mf: uid=4843842, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526385), 
Ready @ 1526987 -   mf: uid=4843843, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526387), 
Ready @ 1526988 -   mf: uid=4843844, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526388), 
Ready @ 1526989 -   mf: uid=4843845, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526389), 
Ready @ 1526991 -   mf: uid=4843846, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526391), 
Ready @ 1527047 -   mf: uid=4843873, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526447), 
Ready @ 1527048 -   mf: uid=4843874, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526448), 
Ready @ 1527049 -   mf: uid=4843875, sid4294967295:w4294967295, part=19, addr=0x807380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526449), 
Ready @ 1527051 -   mf: uid=4843876, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526451), 
Ready @ 1527052 -   mf: uid=4843877, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526452), 
Ready @ 1527053 -   mf: uid=4843878, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526453), 
Ready @ 1527055 -   mf: uid=4843879, sid4294967295:w4294967295, part=19, addr=0x807300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526455), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145946 n_act=4 n_pre=2 n_ref_event=0 n_req=245 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=505 bw_util=0.0004544
n_activity=1249 dram_eff=0.4171
bk0: 8a 1146063i bk1: 8a 1146065i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991266
Bank_Level_Parallism = 1.034047
Bank_Level_Parallism_Col = 1.035000
Bank_Level_Parallism_Ready = 1.001919
write_to_read_ratio_blp_rw_average = 0.948000
GrpLevelPara = 1.035000 

BW Util details:
bwutil = 0.000454 
total_CMD = 1146473 
util_bw = 521 
Wasted_Col = 483 
Wasted_Row = 24 
Idle = 1145445 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145946 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 505 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 245 
total_req = 521 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 521 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000454 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00220241
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 1526879 -   mf: uid=4843732, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526279), 
Ready @ 1526880 -   mf: uid=4843735, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526280), 
Ready @ 1526881 -   mf: uid=4843737, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526281), 
Ready @ 1526883 -   mf: uid=4843740, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526283), 
Ready @ 1526884 -   mf: uid=4843742, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526284), 
Ready @ 1526885 -   mf: uid=4843744, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526285), 
Ready @ 1526887 -   mf: uid=4843746, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526287), 
Ready @ 1526975 -   mf: uid=4843832, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526375), 
Ready @ 1526976 -   mf: uid=4843833, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526376), 
Ready @ 1526977 -   mf: uid=4843834, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526377), 
Ready @ 1526979 -   mf: uid=4843835, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526379), 
Ready @ 1526980 -   mf: uid=4843836, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526380), 
Ready @ 1526981 -   mf: uid=4843837, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526381), 
Ready @ 1526983 -   mf: uid=4843838, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526383), 
Ready @ 1526984 -   mf: uid=4843839, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526384), 
Ready @ 1527040 -   mf: uid=4843866, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526440), 
Ready @ 1527041 -   mf: uid=4843867, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526441), 
Ready @ 1527043 -   mf: uid=4843868, sid4294967295:w4294967295, part=20, addr=0x807480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526443), 
Ready @ 1527044 -   mf: uid=4843869, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526444), 
Ready @ 1527045 -   mf: uid=4843870, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526445), 
Ready @ 1527047 -   mf: uid=4843871, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526447), 
Ready @ 1527048 -   mf: uid=4843872, sid4294967295:w4294967295, part=20, addr=0x807400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526448), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145935 n_act=4 n_pre=2 n_ref_event=0 n_req=245 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=516 bw_util=0.000464
n_activity=1251 dram_eff=0.4253
bk0: 8a 1146041i bk1: 8a 1146065i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983673
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991266
Bank_Level_Parallism = 1.049323
Bank_Level_Parallism_Col = 1.044466
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.948617
GrpLevelPara = 1.044466 

BW Util details:
bwutil = 0.000464 
total_CMD = 1146473 
util_bw = 532 
Wasted_Col = 483 
Wasted_Row = 19 
Idle = 1145439 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 17 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 443 
rwq = 0 
CCDLc_limit_alone = 443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145935 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 516 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 245 
total_req = 532 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 532 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000464 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00225212
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1527039 -   mf: uid=4843865, sid4294967295:w4294967295, part=21, addr=0x807500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1526439), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145874 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=577 bw_util=0.0005172
n_activity=1269 dram_eff=0.4673
bk0: 8a 1146015i bk1: 8a 1145980i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.096223
Bank_Level_Parallism_Col = 1.094669
Bank_Level_Parallism_Ready = 1.010118
write_to_read_ratio_blp_rw_average = 0.952206
GrpLevelPara = 1.094669 

BW Util details:
bwutil = 0.000517 
total_CMD = 1146473 
util_bw = 593 
Wasted_Col = 498 
Wasted_Row = 21 
Idle = 1145361 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 465 
rwq = 0 
CCDLc_limit_alone = 465 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145874 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 577 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 593 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 593 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000517 
Either_Row_CoL_Bus_Util = 0.000522 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00394427
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145863 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=588 bw_util=0.0005268
n_activity=1299 dram_eff=0.465
bk0: 8a 1146008i bk1: 8a 1145985i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.145131
Bank_Level_Parallism_Col = 1.134853
Bank_Level_Parallism_Ready = 1.009934
write_to_read_ratio_blp_rw_average = 0.950617
GrpLevelPara = 1.134853 

BW Util details:
bwutil = 0.000527 
total_CMD = 1146473 
util_bw = 604 
Wasted_Col = 452 
Wasted_Row = 12 
Idle = 1145405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145863 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 588 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 604 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 604 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000527 
Either_Row_CoL_Bus_Util = 0.000532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00245448
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145853 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.0005373
n_activity=1265 dram_eff=0.487
bk0: 8a 1145979i bk1: 8a 1145976i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.151322
Bank_Level_Parallism_Col = 1.141405
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.951941
GrpLevelPara = 1.141405 

BW Util details:
bwutil = 0.000537 
total_CMD = 1146473 
util_bw = 616 
Wasted_Col = 469 
Wasted_Row = 12 
Idle = 1145376 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145853 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 616 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003226 
queue_avg = 0.003240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0032395
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145853 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=598 bw_util=0.0005356
n_activity=1268 dram_eff=0.4842
bk0: 8a 1145984i bk1: 8a 1145980i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.142076
Bank_Level_Parallism_Col = 1.133087
Bank_Level_Parallism_Ready = 1.008143
write_to_read_ratio_blp_rw_average = 0.951941
GrpLevelPara = 1.133087 

BW Util details:
bwutil = 0.000536 
total_CMD = 1146473 
util_bw = 614 
Wasted_Col = 471 
Wasted_Row = 13 
Idle = 1145375 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145853 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 598 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 614 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 614 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000541 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00319676
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145857 n_act=4 n_pre=2 n_ref_event=0 n_req=271 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=594 bw_util=0.0005321
n_activity=1298 dram_eff=0.47
bk0: 8a 1145984i bk1: 8a 1145991i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985240
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.133212
Bank_Level_Parallism_Col = 1.123034
Bank_Level_Parallism_Ready = 1.009836
write_to_read_ratio_blp_rw_average = 0.951896
GrpLevelPara = 1.123034 

BW Util details:
bwutil = 0.000532 
total_CMD = 1146473 
util_bw = 610 
Wasted_Col = 474 
Wasted_Row = 12 
Idle = 1145377 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145857 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 594 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 271 
total_req = 610 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 610 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00285048
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145855 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=598 bw_util=0.0005356
n_activity=1236 dram_eff=0.4968
bk0: 8a 1145983i bk1: 8a 1145983i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.169001
Bank_Level_Parallism_Col = 1.159091
Bank_Level_Parallism_Ready = 1.004886
write_to_read_ratio_blp_rw_average = 0.950758
GrpLevelPara = 1.159091 

BW Util details:
bwutil = 0.000536 
total_CMD = 1146473 
util_bw = 614 
Wasted_Col = 445 
Wasted_Row = 12 
Idle = 1145402 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 13 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145855 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 598 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 614 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 614 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.003236 
queue_avg = 0.003080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00307988
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145857 n_act=4 n_pre=2 n_ref_event=0 n_req=271 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=594 bw_util=0.0005321
n_activity=1393 dram_eff=0.4379
bk0: 8a 1145989i bk1: 8a 1145979i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985240
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.025452
Bank_Level_Parallism_Col = 1.026050
Bank_Level_Parallism_Ready = 1.006557
write_to_read_ratio_blp_rw_average = 0.956303
GrpLevelPara = 1.026050 

BW Util details:
bwutil = 0.000532 
total_CMD = 1146473 
util_bw = 610 
Wasted_Col = 584 
Wasted_Row = 24 
Idle = 1145255 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 542 
rwq = 0 
CCDLc_limit_alone = 542 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145857 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 594 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 271 
total_req = 610 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 610 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000532 
Either_Row_CoL_Bus_Util = 0.000537 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0031924
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145851 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=600 bw_util=0.0005373
n_activity=1421 dram_eff=0.4335
bk0: 8a 1145977i bk1: 8a 1145979i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.020210
Bank_Level_Parallism_Col = 1.020678
Bank_Level_Parallism_Ready = 1.004870
write_to_read_ratio_blp_rw_average = 0.956989
GrpLevelPara = 1.020678 

BW Util details:
bwutil = 0.000537 
total_CMD = 1146473 
util_bw = 616 
Wasted_Col = 597 
Wasted_Row = 24 
Idle = 1145236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 555 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145851 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 600 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 616 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000537 
Either_Row_CoL_Bus_Util = 0.000543 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00317757
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145854 n_act=4 n_pre=2 n_ref_event=0 n_req=271 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=597 bw_util=0.0005347
n_activity=1411 dram_eff=0.4344
bk0: 8a 1145983i bk1: 8a 1145982i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985240
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.035567
Bank_Level_Parallism_Col = 1.036410
Bank_Level_Parallism_Ready = 1.003263
write_to_read_ratio_blp_rw_average = 0.955970
GrpLevelPara = 1.036410 

BW Util details:
bwutil = 0.000535 
total_CMD = 1146473 
util_bw = 613 
Wasted_Col = 572 
Wasted_Row = 24 
Idle = 1145264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145854 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 597 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 271 
total_req = 613 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 613 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00303889
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145880 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=571 bw_util=0.000512
n_activity=1398 dram_eff=0.4199
bk0: 8a 1146027i bk1: 8a 1145989i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.015254
Bank_Level_Parallism_Col = 1.015625
Bank_Level_Parallism_Ready = 1.003407
write_to_read_ratio_blp_rw_average = 0.954861
GrpLevelPara = 1.015625 

BW Util details:
bwutil = 0.000512 
total_CMD = 1146473 
util_bw = 587 
Wasted_Col = 569 
Wasted_Row = 24 
Idle = 1145293 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145880 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 571 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 587 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 587 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000512 
Either_Row_CoL_Bus_Util = 0.000517 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0028531
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1146473 n_nop=1145867 n_act=4 n_pre=2 n_ref_event=0 n_req=267 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=584 bw_util=0.0005233
n_activity=1478 dram_eff=0.406
bk0: 8a 1146014i bk1: 8a 1145993i bk2: 0a 1146473i bk3: 0a 1146473i bk4: 0a 1146473i bk5: 0a 1146473i bk6: 0a 1146473i bk7: 0a 1146473i bk8: 0a 1146473i bk9: 0a 1146473i bk10: 0a 1146473i bk11: 0a 1146473i bk12: 0a 1146473i bk13: 0a 1146473i bk14: 0a 1146473i bk15: 0a 1146473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985019
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.024639
Bank_Level_Parallism_Col = 1.025239
Bank_Level_Parallism_Ready = 1.005000
write_to_read_ratio_blp_rw_average = 0.954743
GrpLevelPara = 1.025239 

BW Util details:
bwutil = 0.000523 
total_CMD = 1146473 
util_bw = 600 
Wasted_Col = 553 
Wasted_Row = 24 
Idle = 1145296 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 511 
rwq = 0 
CCDLc_limit_alone = 511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1146473 
n_nop = 1145867 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 584 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 267 
total_req = 600 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 600 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000523 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00194335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 432, Miss = 20, Miss_rate = 0.046, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 436, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 21540
L2_total_cache_misses = 524
L2_total_cache_miss_rate = 0.0243
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=21540
icnt_total_pkts_simt_to_mem=21540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21540
Req_Network_cycles = 1526833
Req_Network_injected_packets_per_cycle =       0.0141 
Req_Network_conflicts_per_cycle =       0.0039
Req_Network_conflicts_per_cycle_util =       0.7443
Req_Bank_Level_Parallism =       2.6688
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 21540
Reply_Network_cycles = 1526833
Reply_Network_injected_packets_per_cycle =        0.0141
Reply_Network_conflicts_per_cycle =        0.1041
Reply_Network_conflicts_per_cycle_util =      19.0394
Reply_Bank_Level_Parallism =       2.5812
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0124
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 25 min, 46 sec (5146 sec)
gpgpu_simulation_rate = 53781 (inst/sec)
gpgpu_simulation_rate = 296 (cycle/sec)
gpgpu_silicon_slowdown = 3824324x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b48..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc6cc57c00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b28..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc6cc57b24..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1526247
gpu_sim_insn = 276759664
gpu_ipc =     181.3335
gpu_tot_sim_cycle = 3053080
gpu_tot_sim_insn = 553519328
gpu_tot_ipc =     181.2987
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4982% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0141
partiton_level_parallism_total  =       0.0141
partiton_level_parallism_util =       2.7511
partiton_level_parallism_util_total  =       2.7093
L2_BW  =       0.5115 GB/Sec
L2_BW_total  =       0.5113 GB/Sec
gpu_total_sim_rate=54469

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546832
	L1D_total_cache_misses = 22960
	L1D_total_cache_miss_rate = 0.0420
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 523872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 368
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18448

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267376, 267346, 267346, 267346, 267346, 267346, 267346, 267346, 
gpgpu_n_tot_thrd_icount = 553817600
gpgpu_n_tot_w_icount = 17306800
gpgpu_n_stall_shd_mem = 1495616
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6196
gpgpu_n_mem_write_global = 36896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 36896
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:50537	W0_Idle:79759	W0_Scoreboard:31433756	W1:240	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17101952
single_issue_nums: WS0:4277776	WS1:4277536	WS2:4277536	WS3:4277536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33184 {8:4148,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 885504 {8:18448,40:18448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165920 {40:4148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 295168 {8:36896,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 716 
max_icnt2mem_latency = 315 
maxmrqlatency = 106 
max_icnt2sh_latency = 402 
averagemflatency = 239 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 40 
mrq_lat_table:1871 	1641 	2034 	4199 	6359 	2352 	75 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31599 	11013 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16953 	1465 	964 	18582 	1702 	1249 	1991 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10620 	3220 	5249 	8835 	6282 	5186 	3235 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	17 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       185         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1514670   1514639         0         0   1523141   1521330         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1514691   1514660         0         0   1520454   1521325         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1515189   1515102         0         0   1520446   1521317         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1515210   1515124         0         0   1520438   1521310         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1515123   1515286         0         0   1520431   1521302         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1515322   1515309         0         0   1520427   1521619         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1515229   1515214         0         0   1521036   1521610         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1515256   1515237         0         0   1521028   1521603         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1515165   1515149         0         0   1521021   1521595         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1515189   1516100         0         0   1521013   1521594         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1515102   1516007         0         0   1521265   1522257         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1515592   1516029         0         0   1521257   1522249         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1515898   1516390         0         0   1521249   1522244         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1515925   1516737         0         0   1521242   1522236         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1515992   1516642         0         0   1521238   1522903         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1516013   1516662         0         0   1522193   1522895         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1514853   1515503         0         0   1522185   1522888         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1514876   1515527         0         0   1522180   1522880         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1515638   1516508         0         0   1522172   1522879         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1515658   1516533         0         0   1522582   1523349         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1515563   1516438         0         0   1521245   1523341         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1515586   1516460         0         0   1521241   1523336         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1515498   1515205         0         0   1521238   1523328         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516382   1515225         0         0   1521234   1521975         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516290   1515134         0         0   1521230   1521967         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516313   1515154         0         0   1521226   1521959         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516220   1515065         0         0   1521221   1521952         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516659   1515086         0         0   1521214   1521948         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1517020   1515448         0         0   1521760   1522521         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1517043   1515473         0         0   1521811   1522513         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516951   1515379         0         0   1521804   1522506         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1515799   1515828         0         0   1521333   1522498         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 67.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 41.200001 66.500000      -nan      -nan 191.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 99.500000 67.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 99.500000 66.500000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 97.000000 66.000000      -nan      -nan 185.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.000000 67.000000      -nan      -nan 186.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 96.500000 65.500000      -nan      -nan 187.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 97.000000 66.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 96.500000 64.500000      -nan      -nan 192.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.500000 66.000000      -nan      -nan 192.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 97.000000 65.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 96.000000 65.500000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 97.500000 65.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 96.000000 64.500000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 98.000000 65.500000      -nan      -nan 190.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 97.000000 66.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 66.000000 67.500000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 65.000000 67.500000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.500000 68.000000      -nan      -nan 113.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 65.500000 68.000000      -nan      -nan 114.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 65.500000 68.000000      -nan      -nan 116.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 66.500000 68.000000      -nan      -nan 117.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.000000 68.000000      -nan      -nan 112.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 100.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 99.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 67.500000      -nan      -nan 99.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 99.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.500000 68.000000      -nan      -nan 127.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 67.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 66.500000 67.500000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 66.000000 67.500000      -nan      -nan 126.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18531/195 = 95.030769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       446       290         0         0       292       244         0         0         0         0         0         0         0         0         0         0 
dram[1]:       450       292         0         0       446       269         0         0         0         0         0         0         0         0         0         0 
dram[2]:       440       290         0         0       444       296         0         0         0         0         0         0         0         0         0         0 
dram[3]:       440       292         0         0       435       296         0         0         0         0         0         0         0         0         0         0 
dram[4]:       405       288         0         0       431       296         0         0         0         0         0         0         0         0         0         0 
dram[5]:       398       289         0         0       430       292         0         0         0         0         0         0         0         0         0         0 
dram[6]:       399       286         0         0       444       296         0         0         0         0         0         0         0         0         0         0 
dram[7]:       338       260         0         0       444       296         0         0         0         0         0         0         0         0         0         0 
dram[8]:       338       273         0         0       441       292         0         0         0         0         0         0         0         0         0         0 
dram[9]:       340       272         0         0       444       292         0         0         0         0         0         0         0         0         0         0 
dram[10]:       339       272         0         0       440       296         0         0         0         0         0         0         0         0         0         0 
dram[11]:       395       270         0         0       444       296         0         0         0         0         0         0         0         0         0         0 
dram[12]:       385       271         0         0       441       296         0         0         0         0         0         0         0         0         0         0 
dram[13]:       404       270         0         0       447       299         0         0         0         0         0         0         0         0         0         0 
dram[14]:       412       271         0         0       441       292         0         0         0         0         0         0         0         0         0         0 
dram[15]:       412       277         0         0       444       296         0         0         0         0         0         0         0         0         0         0 
dram[16]:       263       292         0         0       444       296         0         0         0         0         0         0         0         0         0         0 
dram[17]:       261       292         0         0       297       296         0         0         0         0         0         0         0         0         0         0 
dram[18]:       258       296         0         0       260       292         0         0         0         0         0         0         0         0         0         0 
dram[19]:       261       296         0         0       273       296         0         0         0         0         0         0         0         0         0         0 
dram[20]:       272       296         0         0       257       296         0         0         0         0         0         0         0         0         0         0 
dram[21]:       285       293         0         0       224       296         0         0         0         0         0         0         0         0         0         0 
dram[22]:       295       293         0         0       206       293         0         0         0         0         0         0         0         0         0         0 
dram[23]:       304       296         0         0       176       293         0         0         0         0         0         0         0         0         0         0 
dram[24]:       302       296         0         0       172       296         0         0         0         0         0         0         0         0         0         0 
dram[25]:       302       292         0         0       172       296         0         0         0         0         0         0         0         0         0         0 
dram[26]:       302       296         0         0       205       293         0         0         0         0         0         0         0         0         0         0 
dram[27]:       298       296         0         0       292       292         0         0         0         0         0         0         0         0         0         0 
dram[28]:       304       296         0         0       292       296         0         0         0         0         0         0         0         0         0         0 
dram[29]:       301       296         0         0       296       296         0         0         0         0         0         0         0         0         0         0 
dram[30]:       279       292         0         0       296       296         0         0         0         0         0         0         0         0         0         0 
dram[31]:       292       292         0         0       264       292         0         0         0         0         0         0         0         0         0         0 
total dram writes = 40486
min_bank_accesses = 0!
chip skew: 1470/1062 = 1.38
average mf latency per bank:
dram[0]:        690       291    none      none         182       211    none      none      none      none      none      none      none      none      none      none  
dram[1]:        266       293    none      none         588       190    none      none      none      none      none      none      none      none      none      none  
dram[2]:        276       275    none      none         172       172    none      none      none      none      none      none      none      none      none      none  
dram[3]:        230       276    none      none         174       169    none      none      none      none      none      none      none      none      none      none  
dram[4]:        279       285    none      none         173       170    none      none      none      none      none      none      none      none      none      none  
dram[5]:        315       284    none      none         181       175    none      none      none      none      none      none      none      none      none      none  
dram[6]:        281       318    none      none         176       173    none      none      none      none      none      none      none      none      none      none  
dram[7]:        389       294    none      none         173       171    none      none      none      none      none      none      none      none      none      none  
dram[8]:        379       331    none      none         166       165    none      none      none      none      none      none      none      none      none      none  
dram[9]:        423       301    none      none         176       174    none      none      none      none      none      none      none      none      none      none  
dram[10]:        416       320    none      none         182       175    none      none      none      none      none      none      none      none      none      none  
dram[11]:        315       299    none      none         172       175    none      none      none      none      none      none      none      none      none      none  
dram[12]:        325       316    none      none         172       172    none      none      none      none      none      none      none      none      none      none  
dram[13]:        257       368    none      none         178       167    none      none      none      none      none      none      none      none      none      none  
dram[14]:        281       347    none      none         213       182    none      none      none      none      none      none      none      none      none      none  
dram[15]:        316       325    none      none         223       178    none      none      none      none      none      none      none      none      none      none  
dram[16]:        299       280    none      none         194       176    none      none      none      none      none      none      none      none      none      none  
dram[17]:        300       304    none      none         170       167    none      none      none      none      none      none      none      none      none      none  
dram[18]:        306       339    none      none         190       179    none      none      none      none      none      none      none      none      none      none  
dram[19]:        305       328    none      none         187       182    none      none      none      none      none      none      none      none      none      none  
dram[20]:        292       337    none      none         198       182    none      none      none      none      none      none      none      none      none      none  
dram[21]:        273       254    none      none         226       181    none      none      none      none      none      none      none      none      none      none  
dram[22]:        275       312    none      none         243       168    none      none      none      none      none      none      none      none      none      none  
dram[23]:        289       305    none      none         293       167    none      none      none      none      none      none      none      none      none      none  
dram[24]:        273       308    none      none         302       166    none      none      none      none      none      none      none      none      none      none  
dram[25]:        259       307    none      none         302       163    none      none      none      none      none      none      none      none      none      none  
dram[26]:        268       267    none      none         254       159    none      none      none      none      none      none      none      none      none      none  
dram[27]:        311       302    none      none         163       164    none      none      none      none      none      none      none      none      none      none  
dram[28]:        325       300    none      none         170       166    none      none      none      none      none      none      none      none      none      none  
dram[29]:        303       287    none      none         168       164    none      none      none      none      none      none      none      none      none      none  
dram[30]:        300       297    none      none         163       160    none      none      none      none      none      none      none      none      none      none  
dram[31]:        305       288    none      none         181       165    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        487       472         0         0       310       302         0         0         0         0         0         0         0         0         0         0
dram[1]:        480       469         0         0       302       305         0         0         0         0         0         0         0         0         0         0
dram[2]:        553       469         0         0       295       300         0         0         0         0         0         0         0         0         0         0
dram[3]:        531       449         0         0       277       293         0         0         0         0         0         0         0         0         0         0
dram[4]:        595       469         0         0       278       314         0         0         0         0         0         0         0         0         0         0
dram[5]:        586       458         0         0       303       293         0         0         0         0         0         0         0         0         0         0
dram[6]:        637       534         0         0       282       301         0         0         0         0         0         0         0         0         0         0
dram[7]:        614       449         0         0       290       291         0         0         0         0         0         0         0         0         0         0
dram[8]:        677       515         0         0       267       223         0         0         0         0         0         0         0         0         0         0
dram[9]:        657       449         0         0       311       279         0         0         0         0         0         0         0         0         0         0
dram[10]:        716       469         0         0       319       287         0         0         0         0         0         0         0         0         0         0
dram[11]:        697       447         0         0       271       291         0         0         0         0         0         0         0         0         0         0
dram[12]:        489       469         0         0       290       299         0         0         0         0         0         0         0         0         0         0
dram[13]:        449       488         0         0       280       261         0         0         0         0         0         0         0         0         0         0
dram[14]:        512       469         0         0       397       285         0         0         0         0         0         0         0         0         0         0
dram[15]:        492       449         0         0       437       282         0         0         0         0         0         0         0         0         0         0
dram[16]:        467       466         0         0       344       270         0         0         0         0         0         0         0         0         0         0
dram[17]:        448       534         0         0       323       238         0         0         0         0         0         0         0         0         0         0
dram[18]:        527       516         0         0       274       270         0         0         0         0         0         0         0         0         0         0
dram[19]:        504       513         0         0       273       293         0         0         0         0         0         0         0         0         0         0
dram[20]:        527       521         0         0       272       289         0         0         0         0         0         0         0         0         0         0
dram[21]:        504       446         0         0       280       297         0         0         0         0         0         0         0         0         0         0
dram[22]:        525       469         0         0       266       221         0         0         0         0         0         0         0         0         0         0
dram[23]:        505       449         0         0       282       218         0         0         0         0         0         0         0         0         0         0
dram[24]:        525       469         0         0       288       213         0         0         0         0         0         0         0         0         0         0
dram[25]:        505       449         0         0       279       206         0         0         0         0         0         0         0         0         0         0
dram[26]:        527       469         0         0       283       209         0         0         0         0         0         0         0         0         0         0
dram[27]:        505       559         0         0       237       245         0         0         0         0         0         0         0         0         0         0
dram[28]:        605       534         0         0       231       243         0         0         0         0         0         0         0         0         0         0
dram[29]:        486       469         0         0       235       229         0         0         0         0         0         0         0         0         0         0
dram[30]:        469       469         0         0       215       237         0         0         0         0         0         0         0         0         0         0
dram[31]:        536       449         0         0       221       237         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291210 n_act=6 n_pre=2 n_ref_event=0 n_req=586 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1272 bw_util=0.0005618
n_activity=3014 dram_eff=0.4273
bk0: 8a 2291791i bk1: 8a 2292038i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292057i bk5: 0a 2292159i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989761
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992982
Bank_Level_Parallism = 1.018666
Bank_Level_Parallism_Col = 1.018891
Bank_Level_Parallism_Ready = 1.001553
write_to_read_ratio_blp_rw_average = 0.979100
GrpLevelPara = 1.018891 

BW Util details:
bwutil = 0.000562 
total_CMD = 2292506 
util_bw = 1288 
Wasted_Col = 1206 
Wasted_Row = 24 
Idle = 2289988 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1146 
rwq = 0 
CCDLc_limit_alone = 1146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291210 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1272 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 586 
total_req = 1288 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1288 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000565 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00274154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 3053131 -   mf: uid=9687707, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052531), 
Ready @ 3053364 -   mf: uid=9687975, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052764), 
Ready @ 3053653 -   mf: uid=9688006, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3053053), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291019 n_act=9 n_pre=5 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1457 bw_util=0.0006425
n_activity=3529 dram_eff=0.4174
bk0: 8a 2291721i bk1: 8a 2292033i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291822i bk5: 0a 2292110i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986281
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.989062
Bank_Level_Parallism = 1.015604
Bank_Level_Parallism_Col = 1.016045
Bank_Level_Parallism_Ready = 1.000679
write_to_read_ratio_blp_rw_average = 0.981863
GrpLevelPara = 1.016045 

BW Util details:
bwutil = 0.000643 
total_CMD = 2292506 
util_bw = 1473 
Wasted_Col = 1403 
Wasted_Row = 72 
Idle = 2289558 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 63 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1316 
rwq = 0 
CCDLc_limit_alone = 1316 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291019 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1457 
n_act = 9 
n_pre = 5 
n_ref = 0 
n_req = 656 
total_req = 1473 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 1473 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000643 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00326629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291012 n_act=6 n_pre=2 n_ref_event=0 n_req=653 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1470 bw_util=0.0006482
n_activity=3387 dram_eff=0.4387
bk0: 8a 2291809i bk1: 8a 2292035i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291826i bk5: 0a 2292049i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990812
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993721
Bank_Level_Parallism = 1.023175
Bank_Level_Parallism_Col = 1.023418
Bank_Level_Parallism_Ready = 1.003365
write_to_read_ratio_blp_rw_average = 0.981825
GrpLevelPara = 1.023418 

BW Util details:
bwutil = 0.000648 
total_CMD = 2292506 
util_bw = 1486 
Wasted_Col = 1381 
Wasted_Row = 24 
Idle = 2289615 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1321 
rwq = 0 
CCDLc_limit_alone = 1321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291012 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1470 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 653 
total_req = 1486 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1486 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000648 
Either_Row_CoL_Bus_Util = 0.000652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00332344
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 3053091 -   mf: uid=9687626, sid4294967295:w4294967295, part=3, addr=0xa48380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052491), 
Ready @ 3053092 -   mf: uid=9687629, sid4294967295:w4294967295, part=3, addr=0xa48380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052492), 
Ready @ 3053094 -   mf: uid=9687632, sid4294967295:w4294967295, part=3, addr=0xa48380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052494), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291019 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1463 bw_util=0.0006451
n_activity=3369 dram_eff=0.439
bk0: 8a 2291809i bk1: 8a 2292031i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291849i bk5: 0a 2292049i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.031634
Bank_Level_Parallism_Col = 1.031972
Bank_Level_Parallism_Ready = 1.003381
write_to_read_ratio_blp_rw_average = 0.981528
GrpLevelPara = 1.031972 

BW Util details:
bwutil = 0.000645 
total_CMD = 2292506 
util_bw = 1479 
Wasted_Col = 1342 
Wasted_Row = 24 
Idle = 2289661 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1282 
rwq = 0 
CCDLc_limit_alone = 1282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291019 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1463 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1479 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1479 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00307044
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 3053085 -   mf: uid=9687604, sid4294967295:w4294967295, part=4, addr=0xa48480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052485), 
Ready @ 3053086 -   mf: uid=9687607, sid4294967295:w4294967295, part=4, addr=0xa48480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052486), 
Ready @ 3053087 -   mf: uid=9687611, sid4294967295:w4294967295, part=4, addr=0xa48480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052487), 
Ready @ 3053088 -   mf: uid=9687614, sid4294967295:w4294967295, part=4, addr=0xa48400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052488), 
Ready @ 3053090 -   mf: uid=9687617, sid4294967295:w4294967295, part=4, addr=0xa48400, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052490), 
Ready @ 3053091 -   mf: uid=9687620, sid4294967295:w4294967295, part=4, addr=0xa48400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052491), 
Ready @ 3053092 -   mf: uid=9687623, sid4294967295:w4294967295, part=4, addr=0xa48400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052492), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291062 n_act=6 n_pre=2 n_ref_event=0 n_req=639 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1420 bw_util=0.0006264
n_activity=3267 dram_eff=0.4395
bk0: 8a 2291878i bk1: 8a 2292036i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291852i bk5: 0a 2292052i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993579
Bank_Level_Parallism = 1.045187
Bank_Level_Parallism_Col = 1.045691
Bank_Level_Parallism_Ready = 1.003482
write_to_read_ratio_blp_rw_average = 0.980684
GrpLevelPara = 1.045691 

BW Util details:
bwutil = 0.000626 
total_CMD = 2292506 
util_bw = 1436 
Wasted_Col = 1262 
Wasted_Row = 24 
Idle = 2289784 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1202 
rwq = 0 
CCDLc_limit_alone = 1202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291062 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1420 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 639 
total_req = 1436 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1436 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002834 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00283445
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 3053079 -   mf: uid=9687589, sid4294967295:w4294967295, part=5, addr=0xa48580, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052479), 
Ready @ 3053081 -   mf: uid=9687592, sid4294967295:w4294967295, part=5, addr=0xa48500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052481), 
Ready @ 3053082 -   mf: uid=9687595, sid4294967295:w4294967295, part=5, addr=0xa48500, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052482), 
Ready @ 3053083 -   mf: uid=9687598, sid4294967295:w4294967295, part=5, addr=0xa48500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052483), 
Ready @ 3053085 -   mf: uid=9687601, sid4294967295:w4294967295, part=5, addr=0xa48500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052485), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291077 n_act=6 n_pre=2 n_ref_event=0 n_req=644 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1405 bw_util=0.0006198
n_activity=3242 dram_eff=0.4383
bk0: 8a 2291890i bk1: 8a 2292038i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291865i bk5: 0a 2292058i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990669
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993620
Bank_Level_Parallism = 1.044915
Bank_Level_Parallism_Col = 1.045420
Bank_Level_Parallism_Ready = 1.002815
write_to_read_ratio_blp_rw_average = 0.980480
GrpLevelPara = 1.045420 

BW Util details:
bwutil = 0.000620 
total_CMD = 2292506 
util_bw = 1421 
Wasted_Col = 1249 
Wasted_Row = 24 
Idle = 2289812 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1189 
rwq = 0 
CCDLc_limit_alone = 1189 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291077 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1405 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 644 
total_req = 1421 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1421 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00296837
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291070 n_act=6 n_pre=2 n_ref_event=0 n_req=644 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1412 bw_util=0.0006229
n_activity=3208 dram_eff=0.4451
bk0: 8a 2291885i bk1: 8a 2292043i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291846i bk5: 0a 2292050i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993579
Bank_Level_Parallism = 1.044150
Bank_Level_Parallism_Col = 1.044643
Bank_Level_Parallism_Ready = 1.004202
write_to_read_ratio_blp_rw_average = 0.980655
GrpLevelPara = 1.044643 

BW Util details:
bwutil = 0.000623 
total_CMD = 2292506 
util_bw = 1428 
Wasted_Col = 1266 
Wasted_Row = 24 
Idle = 2289788 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1206 
rwq = 0 
CCDLc_limit_alone = 1206 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291070 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1412 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 644 
total_req = 1428 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1428 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00319432
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291154 n_act=6 n_pre=2 n_ref_event=0 n_req=646 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1328 bw_util=0.0005863
n_activity=3093 dram_eff=0.4345
bk0: 8a 2292019i bk1: 8a 2292094i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291843i bk5: 0a 2292048i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990654
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.044331
Bank_Level_Parallism_Col = 1.044859
Bank_Level_Parallism_Ready = 1.005208
write_to_read_ratio_blp_rw_average = 0.979357
GrpLevelPara = 1.044859 

BW Util details:
bwutil = 0.000586 
total_CMD = 2292506 
util_bw = 1344 
Wasted_Col = 1181 
Wasted_Row = 24 
Idle = 2289957 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1121 
rwq = 0 
CCDLc_limit_alone = 1121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291154 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1328 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 646 
total_req = 1344 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1344 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00285277
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291138 n_act=6 n_pre=2 n_ref_event=0 n_req=641 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1344 bw_util=0.0005932
n_activity=3113 dram_eff=0.4369
bk0: 8a 2292019i bk1: 8a 2292070i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291833i bk5: 0a 2292066i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990640
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993600
Bank_Level_Parallism = 1.071229
Bank_Level_Parallism_Col = 1.072094
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.978939
GrpLevelPara = 1.072094 

BW Util details:
bwutil = 0.000593 
total_CMD = 2292506 
util_bw = 1360 
Wasted_Col = 1115 
Wasted_Row = 24 
Idle = 2290007 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1055 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291138 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1344 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 641 
total_req = 1360 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1360 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.000597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00245059
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291134 n_act=6 n_pre=2 n_ref_event=0 n_req=644 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1348 bw_util=0.000595
n_activity=3025 dram_eff=0.4509
bk0: 8a 2292013i bk1: 8a 2292070i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291827i bk5: 0a 2292062i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990683
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.092825
Bank_Level_Parallism_Col = 1.093968
Bank_Level_Parallism_Ready = 1.005865
write_to_read_ratio_blp_rw_average = 0.978662
GrpLevelPara = 1.093968 

BW Util details:
bwutil = 0.000595 
total_CMD = 2292506 
util_bw = 1364 
Wasted_Col = 1079 
Wasted_Row = 24 
Idle = 2290039 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1019 
rwq = 0 
CCDLc_limit_alone = 1019 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291134 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1348 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 644 
total_req = 1364 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1364 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00267742
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291135 n_act=6 n_pre=2 n_ref_event=0 n_req=643 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1347 bw_util=0.0005945
n_activity=3008 dram_eff=0.4531
bk0: 8a 2292019i bk1: 8a 2292067i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291833i bk5: 0a 2292052i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990669
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993620
Bank_Level_Parallism = 1.080994
Bank_Level_Parallism_Col = 1.081980
Bank_Level_Parallism_Ready = 1.004402
write_to_read_ratio_blp_rw_average = 0.978896
GrpLevelPara = 1.081980 

BW Util details:
bwutil = 0.000595 
total_CMD = 2292506 
util_bw = 1363 
Wasted_Col = 1107 
Wasted_Row = 24 
Idle = 2290012 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1047 
rwq = 0 
CCDLc_limit_alone = 1047 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291135 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1347 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 643 
total_req = 1363 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1363 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000595 
Either_Row_CoL_Bus_Util = 0.000598 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0028013
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291077 n_act=6 n_pre=2 n_ref_event=0 n_req=643 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1405 bw_util=0.0006198
n_activity=3122 dram_eff=0.4552
bk0: 8a 2291902i bk1: 8a 2292071i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291826i bk5: 0a 2292052i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990669
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993620
Bank_Level_Parallism = 1.068285
Bank_Level_Parallism_Col = 1.069071
Bank_Level_Parallism_Ready = 1.004222
write_to_read_ratio_blp_rw_average = 0.980046
GrpLevelPara = 1.069071 

BW Util details:
bwutil = 0.000620 
total_CMD = 2292506 
util_bw = 1421 
Wasted_Col = 1191 
Wasted_Row = 24 
Idle = 2289870 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1131 
rwq = 0 
CCDLc_limit_alone = 1131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291077 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1405 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 643 
total_req = 1421 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1421 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000620 
Either_Row_CoL_Bus_Util = 0.000623 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00294656
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291089 n_act=6 n_pre=2 n_ref_event=0 n_req=645 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1393 bw_util=0.0006146
n_activity=3078 dram_eff=0.4578
bk0: 8a 2291917i bk1: 8a 2292070i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291840i bk5: 0a 2292051i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990698
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993641
Bank_Level_Parallism = 1.073462
Bank_Level_Parallism_Col = 1.074319
Bank_Level_Parallism_Ready = 1.004258
write_to_read_ratio_blp_rw_average = 0.979767
GrpLevelPara = 1.074319 

BW Util details:
bwutil = 0.000615 
total_CMD = 2292506 
util_bw = 1409 
Wasted_Col = 1167 
Wasted_Row = 24 
Idle = 2289906 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1107 
rwq = 0 
CCDLc_limit_alone = 1107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291089 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1393 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 645 
total_req = 1409 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1409 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000615 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00295877
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291062 n_act=6 n_pre=2 n_ref_event=0 n_req=641 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1420 bw_util=0.0006264
n_activity=3239 dram_eff=0.4433
bk0: 8a 2291888i bk1: 8a 2292068i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291825i bk5: 0a 2292042i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990640
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993600
Bank_Level_Parallism = 1.054545
Bank_Level_Parallism_Col = 1.053578
Bank_Level_Parallism_Ready = 1.006964
write_to_read_ratio_blp_rw_average = 0.980517
GrpLevelPara = 1.053578 

BW Util details:
bwutil = 0.000626 
total_CMD = 2292506 
util_bw = 1436 
Wasted_Col = 1238 
Wasted_Row = 21 
Idle = 2289811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1182 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291062 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1420 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 641 
total_req = 1436 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1436 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00288244
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291070 n_act=6 n_pre=2 n_ref_event=0 n_req=646 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1413 bw_util=0.0006233
n_activity=3157 dram_eff=0.4526
bk0: 8a 2291865i bk1: 8a 2292071i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291843i bk5: 0a 2292056i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990683
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.061844
Bank_Level_Parallism_Col = 1.062145
Bank_Level_Parallism_Ready = 1.004899
write_to_read_ratio_blp_rw_average = 0.980296
GrpLevelPara = 1.062145 

BW Util details:
bwutil = 0.000623 
total_CMD = 2292506 
util_bw = 1429 
Wasted_Col = 1215 
Wasted_Row = 24 
Idle = 2289838 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1164 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291070 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1413 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 646 
total_req = 1429 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1429 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000623 
Either_Row_CoL_Bus_Util = 0.000626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000696 
queue_avg = 0.003130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0031302
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291054 n_act=6 n_pre=2 n_ref_event=0 n_req=646 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1428 bw_util=0.0006299
n_activity=3124 dram_eff=0.4622
bk0: 8a 2291864i bk1: 8a 2292054i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291825i bk5: 0a 2292047i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990712
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.067878
Bank_Level_Parallism_Col = 1.068642
Bank_Level_Parallism_Ready = 1.007618
write_to_read_ratio_blp_rw_average = 0.980495
GrpLevelPara = 1.068642 

BW Util details:
bwutil = 0.000630 
total_CMD = 2292506 
util_bw = 1444 
Wasted_Col = 1228 
Wasted_Row = 24 
Idle = 2289810 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1174 
rwq = 0 
CCDLc_limit_alone = 1174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291054 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1428 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 646 
total_req = 1444 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1444 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000630 
Either_Row_CoL_Bus_Util = 0.000633 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00339846
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291187 n_act=6 n_pre=2 n_ref_event=0 n_req=587 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1295 bw_util=0.0005719
n_activity=2880 dram_eff=0.4552
bk0: 8a 2292092i bk1: 8a 2292033i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2291826i bk5: 0a 2292047i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989779
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992995
Bank_Level_Parallism = 1.060901
Bank_Level_Parallism_Col = 1.061652
Bank_Level_Parallism_Ready = 1.004577
write_to_read_ratio_blp_rw_average = 0.978627
GrpLevelPara = 1.061652 

BW Util details:
bwutil = 0.000572 
total_CMD = 2292506 
util_bw = 1311 
Wasted_Col = 1128 
Wasted_Row = 24 
Idle = 2290043 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1072 
rwq = 0 
CCDLc_limit_alone = 1072 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291187 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1295 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 587 
total_req = 1311 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1311 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000572 
Either_Row_CoL_Bus_Util = 0.000575 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00300152
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291336 n_act=6 n_pre=2 n_ref_event=0 n_req=522 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1146 bw_util=0.0005069
n_activity=2686 dram_eff=0.4326
bk0: 8a 2292093i bk1: 8a 2292032i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292051i bk5: 0a 2292058i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988506
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.038634
Bank_Level_Parallism_Col = 1.039162
Bank_Level_Parallism_Ready = 1.004303
write_to_read_ratio_blp_rw_average = 0.976321
GrpLevelPara = 1.039162 

BW Util details:
bwutil = 0.000507 
total_CMD = 2292506 
util_bw = 1162 
Wasted_Col = 1040 
Wasted_Row = 24 
Idle = 2290280 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 983 
rwq = 0 
CCDLc_limit_alone = 983 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291336 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1146 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 522 
total_req = 1162 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1162 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00232628
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 14): 
Ready @ 3053079 -   mf: uid=9687590, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052479), 
Ready @ 3053081 -   mf: uid=9687593, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052481), 
Ready @ 3053082 -   mf: uid=9687596, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052482), 
Ready @ 3053083 -   mf: uid=9687599, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052483), 
Ready @ 3053085 -   mf: uid=9687602, sid4294967295:w4294967295, part=18, addr=0xa45200, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052485), 
Ready @ 3053086 -   mf: uid=9687605, sid4294967295:w4294967295, part=18, addr=0xa45200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052486), 
Ready @ 3053087 -   mf: uid=9687608, sid4294967295:w4294967295, part=18, addr=0xa45200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052487), 
Ready @ 3053210 -   mf: uid=9687879, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052610), 
Ready @ 3053211 -   mf: uid=9687881, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052611), 
Ready @ 3053212 -   mf: uid=9687883, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052612), 
Ready @ 3053214 -   mf: uid=9687885, sid4294967295:w4294967295, part=18, addr=0xa45280, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052614), 
Ready @ 3053215 -   mf: uid=9687887, sid4294967295:w4294967295, part=18, addr=0xa45200, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052615), 
Ready @ 3053216 -   mf: uid=9687888, sid4294967295:w4294967295, part=18, addr=0xa45200, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052616), 
Ready @ 3053218 -   mf: uid=9687889, sid4294967295:w4294967295, part=18, addr=0xa45200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052618), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291376 n_act=6 n_pre=2 n_ref_event=0 n_req=505 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1106 bw_util=0.0004894
n_activity=2596 dram_eff=0.4322
bk0: 8a 2292097i bk1: 8a 2292018i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292106i bk5: 0a 2292065i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988119
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991820
Bank_Level_Parallism = 1.029371
Bank_Level_Parallism_Col = 1.029781
Bank_Level_Parallism_Ready = 1.003565
write_to_read_ratio_blp_rw_average = 0.975803
GrpLevelPara = 1.029781 

BW Util details:
bwutil = 0.000489 
total_CMD = 2292506 
util_bw = 1122 
Wasted_Col = 1033 
Wasted_Row = 24 
Idle = 2290327 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291376 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1106 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 505 
total_req = 1122 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1122 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000489 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00238342
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 3053079 -   mf: uid=9687584, sid4294967295:w4294967295, part=19, addr=0xa45300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052479), 
Ready @ 3053081 -   mf: uid=9687587, sid4294967295:w4294967295, part=19, addr=0xa45300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052481), 
Ready @ 3053202 -   mf: uid=9687865, sid4294967295:w4294967295, part=19, addr=0xa45380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052602), 
Ready @ 3053203 -   mf: uid=9687867, sid4294967295:w4294967295, part=19, addr=0xa45380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052603), 
Ready @ 3053204 -   mf: uid=9687869, sid4294967295:w4294967295, part=19, addr=0xa45380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052604), 
Ready @ 3053206 -   mf: uid=9687871, sid4294967295:w4294967295, part=19, addr=0xa45380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052606), 
Ready @ 3053207 -   mf: uid=9687873, sid4294967295:w4294967295, part=19, addr=0xa45300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052607), 
Ready @ 3053208 -   mf: uid=9687875, sid4294967295:w4294967295, part=19, addr=0xa45300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052608), 
Ready @ 3053210 -   mf: uid=9687877, sid4294967295:w4294967295, part=19, addr=0xa45300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052610), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291367 n_act=6 n_pre=2 n_ref_event=0 n_req=513 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1115 bw_util=0.0004933
n_activity=2559 dram_eff=0.442
bk0: 8a 2292096i bk1: 8a 2292019i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292102i bk5: 0a 2292051i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988212
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991886
Bank_Level_Parallism = 1.039486
Bank_Level_Parallism_Col = 1.040037
Bank_Level_Parallism_Ready = 1.000884
write_to_read_ratio_blp_rw_average = 0.975791
GrpLevelPara = 1.040037 

BW Util details:
bwutil = 0.000493 
total_CMD = 2292506 
util_bw = 1131 
Wasted_Col = 1023 
Wasted_Row = 24 
Idle = 2290328 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 963 
rwq = 0 
CCDLc_limit_alone = 963 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291367 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1115 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 513 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1131 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000493 
Either_Row_CoL_Bus_Util = 0.000497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00258713
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 3053195 -   mf: uid=9687847, sid4294967295:w4294967295, part=20, addr=0xa45480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052595), 
Ready @ 3053196 -   mf: uid=9687849, sid4294967295:w4294967295, part=20, addr=0xa45480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052596), 
Ready @ 3053198 -   mf: uid=9687851, sid4294967295:w4294967295, part=20, addr=0xa45480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052598), 
Ready @ 3053199 -   mf: uid=9687854, sid4294967295:w4294967295, part=20, addr=0xa45480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052599), 
Ready @ 3053200 -   mf: uid=9687856, sid4294967295:w4294967295, part=20, addr=0xa45400, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052600), 
Ready @ 3053202 -   mf: uid=9687859, sid4294967295:w4294967295, part=20, addr=0xa45400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052602), 
Ready @ 3053203 -   mf: uid=9687862, sid4294967295:w4294967295, part=20, addr=0xa45400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052603), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291372 n_act=6 n_pre=2 n_ref_event=0 n_req=516 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1110 bw_util=0.0004912
n_activity=2586 dram_eff=0.4354
bk0: 8a 2292074i bk1: 8a 2292019i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292145i bk5: 0a 2292048i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988258
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991919
Bank_Level_Parallism = 1.050958
Bank_Level_Parallism_Col = 1.048700
Bank_Level_Parallism_Ready = 1.003552
write_to_read_ratio_blp_rw_average = 0.975414
GrpLevelPara = 1.048700 

BW Util details:
bwutil = 0.000491 
total_CMD = 2292506 
util_bw = 1126 
Wasted_Col = 994 
Wasted_Row = 19 
Idle = 2290367 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 936 
rwq = 0 
CCDLc_limit_alone = 936 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291372 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1110 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 516 
total_req = 1126 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1126 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000491 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00248898
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 3053188 -   mf: uid=9687833, sid4294967295:w4294967295, part=21, addr=0xa45580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052588), 
Ready @ 3053190 -   mf: uid=9687835, sid4294967295:w4294967295, part=21, addr=0xa45580, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052590), 
Ready @ 3053191 -   mf: uid=9687837, sid4294967295:w4294967295, part=21, addr=0xa45580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052591), 
Ready @ 3053192 -   mf: uid=9687839, sid4294967295:w4294967295, part=21, addr=0xa45580, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052592), 
Ready @ 3053194 -   mf: uid=9687841, sid4294967295:w4294967295, part=21, addr=0xa45500, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052594), 
Ready @ 3053195 -   mf: uid=9687843, sid4294967295:w4294967295, part=21, addr=0xa45500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052595), 
Ready @ 3053196 -   mf: uid=9687845, sid4294967295:w4294967295, part=21, addr=0xa45500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052596), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291392 n_act=6 n_pre=2 n_ref_event=0 n_req=518 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1090 bw_util=0.0004824
n_activity=2427 dram_eff=0.4557
bk0: 8a 2292048i bk1: 8a 2292013i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292209i bk5: 0a 2292048i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988327
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991968
Bank_Level_Parallism = 1.078231
Bank_Level_Parallism_Col = 1.077264
Bank_Level_Parallism_Ready = 1.007233
write_to_read_ratio_blp_rw_average = 0.974409
GrpLevelPara = 1.077264 

BW Util details:
bwutil = 0.000482 
total_CMD = 2292506 
util_bw = 1106 
Wasted_Col = 931 
Wasted_Row = 21 
Idle = 2290448 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291392 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1090 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 518 
total_req = 1106 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1106 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000482 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00310141
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 15): 
Ready @ 3053148 -   mf: uid=9687748, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052548), 
Ready @ 3053150 -   mf: uid=9687753, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052550), 
Ready @ 3053151 -   mf: uid=9687757, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052551), 
Ready @ 3053186 -   mf: uid=9687827, sid4294967295:w4294967295, part=22, addr=0xa45600, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052586), 
Ready @ 3053187 -   mf: uid=9687829, sid4294967295:w4294967295, part=22, addr=0xa45600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052587), 
Ready @ 3053188 -   mf: uid=9687831, sid4294967295:w4294967295, part=22, addr=0xa45600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052588), 
Ready @ 3053246 -   mf: uid=9687919, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052646), 
Ready @ 3053247 -   mf: uid=9687920, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052647), 
Ready @ 3053248 -   mf: uid=9687921, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052648), 
Ready @ 3053310 -   mf: uid=9687952, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052710), 
Ready @ 3053311 -   mf: uid=9687953, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052711), 
Ready @ 3053312 -   mf: uid=9687954, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052712), 
Ready @ 3053373 -   mf: uid=9687985, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052773), 
Ready @ 3053375 -   mf: uid=9687986, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052775), 
Ready @ 3053376 -   mf: uid=9687987, sid4294967295:w4294967295, part=22, addr=0xa45680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052776), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291396 n_act=6 n_pre=2 n_ref_event=0 n_req=510 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1086 bw_util=0.0004807
n_activity=2461 dram_eff=0.4478
bk0: 8a 2292041i bk1: 8a 2292018i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292230i bk5: 0a 2292049i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988235
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991903
Bank_Level_Parallism = 1.087172
Bank_Level_Parallism_Col = 1.081419
Bank_Level_Parallism_Ready = 1.006352
write_to_read_ratio_blp_rw_average = 0.974026
GrpLevelPara = 1.081419 

BW Util details:
bwutil = 0.000481 
total_CMD = 2292506 
util_bw = 1102 
Wasted_Col = 905 
Wasted_Row = 12 
Idle = 2290487 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 849 
rwq = 0 
CCDLc_limit_alone = 849 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291396 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1086 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 510 
total_req = 1102 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1102 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00305037
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 3053142 -   mf: uid=9687728, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052542), 
Ready @ 3053143 -   mf: uid=9687730, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052543), 
Ready @ 3053144 -   mf: uid=9687732, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052544), 
Ready @ 3053146 -   mf: uid=9687734, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052546), 
Ready @ 3053147 -   mf: uid=9687736, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052547), 
Ready @ 3053148 -   mf: uid=9687739, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052548), 
Ready @ 3053150 -   mf: uid=9687742, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052550), 
Ready @ 3053238 -   mf: uid=9687912, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052638), 
Ready @ 3053239 -   mf: uid=9687913, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052639), 
Ready @ 3053240 -   mf: uid=9687914, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052640), 
Ready @ 3053242 -   mf: uid=9687915, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052642), 
Ready @ 3053243 -   mf: uid=9687916, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052643), 
Ready @ 3053244 -   mf: uid=9687917, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052644), 
Ready @ 3053246 -   mf: uid=9687918, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052646), 
Ready @ 3053302 -   mf: uid=9687945, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052702), 
Ready @ 3053303 -   mf: uid=9687946, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052703), 
Ready @ 3053304 -   mf: uid=9687947, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052704), 
Ready @ 3053306 -   mf: uid=9687948, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052706), 
Ready @ 3053307 -   mf: uid=9687949, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052707), 
Ready @ 3053308 -   mf: uid=9687950, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052708), 
Ready @ 3053310 -   mf: uid=9687951, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052710), 
Ready @ 3053366 -   mf: uid=9687978, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052766), 
Ready @ 3053367 -   mf: uid=9687979, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052767), 
Ready @ 3053368 -   mf: uid=9687980, sid4294967295:w4294967295, part=23, addr=0xa45780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052768), 
Ready @ 3053370 -   mf: uid=9687981, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052770), 
Ready @ 3053371 -   mf: uid=9687982, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052771), 
Ready @ 3053372 -   mf: uid=9687983, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052772), 
Ready @ 3053373 -   mf: uid=9687984, sid4294967295:w4294967295, part=23, addr=0xa45700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052773), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291415 n_act=6 n_pre=2 n_ref_event=0 n_req=500 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1069 bw_util=0.0004733
n_activity=2389 dram_eff=0.4542
bk0: 8a 2292012i bk1: 8a 2292009i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292268i bk5: 0a 2292056i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991736
Bank_Level_Parallism = 1.086241
Bank_Level_Parallism_Col = 1.080442
Bank_Level_Parallism_Ready = 1.007373
write_to_read_ratio_blp_rw_average = 0.973856
GrpLevelPara = 1.080442 

BW Util details:
bwutil = 0.000473 
total_CMD = 2292506 
util_bw = 1085 
Wasted_Col = 909 
Wasted_Row = 12 
Idle = 2290500 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 858 
rwq = 0 
CCDLc_limit_alone = 858 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291415 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1069 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 500 
total_req = 1085 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1085 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001833 
queue_avg = 0.002589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00258931
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 3053134 -   mf: uid=9687712, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052534), 
Ready @ 3053135 -   mf: uid=9687714, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052535), 
Ready @ 3053136 -   mf: uid=9687716, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052536), 
Ready @ 3053138 -   mf: uid=9687718, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052538), 
Ready @ 3053139 -   mf: uid=9687720, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052539), 
Ready @ 3053140 -   mf: uid=9687722, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052540), 
Ready @ 3053142 -   mf: uid=9687724, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052542), 
Ready @ 3053143 -   mf: uid=9687726, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052543), 
Ready @ 3053231 -   mf: uid=9687905, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052631), 
Ready @ 3053232 -   mf: uid=9687906, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052632), 
Ready @ 3053234 -   mf: uid=9687907, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052634), 
Ready @ 3053235 -   mf: uid=9687908, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052635), 
Ready @ 3053236 -   mf: uid=9687909, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052636), 
Ready @ 3053238 -   mf: uid=9687910, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052638), 
Ready @ 3053239 -   mf: uid=9687911, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052639), 
Ready @ 3053295 -   mf: uid=9687938, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052695), 
Ready @ 3053296 -   mf: uid=9687939, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052696), 
Ready @ 3053298 -   mf: uid=9687940, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052698), 
Ready @ 3053299 -   mf: uid=9687941, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052699), 
Ready @ 3053300 -   mf: uid=9687942, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052700), 
Ready @ 3053302 -   mf: uid=9687943, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052702), 
Ready @ 3053303 -   mf: uid=9687944, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052703), 
Ready @ 3053359 -   mf: uid=9687970, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052759), 
Ready @ 3053360 -   mf: uid=9687971, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052760), 
Ready @ 3053362 -   mf: uid=9687972, sid4294967295:w4294967295, part=24, addr=0xa45880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052762), 
Ready @ 3053363 -   mf: uid=9687973, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052763), 
Ready @ 3053364 -   mf: uid=9687974, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052764), 
Ready @ 3053366 -   mf: uid=9687976, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052766), 
Ready @ 3053367 -   mf: uid=9687977, sid4294967295:w4294967295, part=24, addr=0xa45800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052767), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291416 n_act=6 n_pre=2 n_ref_event=0 n_req=499 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1066 bw_util=0.000472
n_activity=2385 dram_eff=0.4537
bk0: 8a 2292017i bk1: 8a 2292013i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292277i bk5: 0a 2292051i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987976
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991718
Bank_Level_Parallism = 1.083584
Bank_Level_Parallism_Col = 1.078283
Bank_Level_Parallism_Ready = 1.004621
write_to_read_ratio_blp_rw_average = 0.973737
GrpLevelPara = 1.078283 

BW Util details:
bwutil = 0.000472 
total_CMD = 2292506 
util_bw = 1082 
Wasted_Col = 903 
Wasted_Row = 13 
Idle = 2290508 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 852 
rwq = 0 
CCDLc_limit_alone = 852 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291416 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1066 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 499 
total_req = 1082 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1082 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00255703
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 3053126 -   mf: uid=9687696, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052526), 
Ready @ 3053127 -   mf: uid=9687698, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052527), 
Ready @ 3053128 -   mf: uid=9687700, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052528), 
Ready @ 3053130 -   mf: uid=9687702, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052530), 
Ready @ 3053131 -   mf: uid=9687705, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052531), 
Ready @ 3053132 -   mf: uid=9687708, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052532), 
Ready @ 3053134 -   mf: uid=9687710, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052534), 
Ready @ 3053223 -   mf: uid=9687897, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052623), 
Ready @ 3053224 -   mf: uid=9687898, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052624), 
Ready @ 3053226 -   mf: uid=9687899, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052626), 
Ready @ 3053227 -   mf: uid=9687900, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052627), 
Ready @ 3053228 -   mf: uid=9687901, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052628), 
Ready @ 3053230 -   mf: uid=9687902, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052630), 
Ready @ 3053231 -   mf: uid=9687903, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052631), 
Ready @ 3053232 -   mf: uid=9687904, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052632), 
Ready @ 3053288 -   mf: uid=9687930, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052688), 
Ready @ 3053290 -   mf: uid=9687931, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052690), 
Ready @ 3053291 -   mf: uid=9687932, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052691), 
Ready @ 3053292 -   mf: uid=9687934, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052692), 
Ready @ 3053294 -   mf: uid=9687935, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052694), 
Ready @ 3053295 -   mf: uid=9687936, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052695), 
Ready @ 3053296 -   mf: uid=9687937, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052696), 
Ready @ 3053352 -   mf: uid=9687963, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052752), 
Ready @ 3053354 -   mf: uid=9687964, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052754), 
Ready @ 3053355 -   mf: uid=9687965, sid4294967295:w4294967295, part=25, addr=0xa45980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052755), 
Ready @ 3053356 -   mf: uid=9687966, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052756), 
Ready @ 3053358 -   mf: uid=9687967, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052758), 
Ready @ 3053359 -   mf: uid=9687968, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052759), 
Ready @ 3053360 -   mf: uid=9687969, sid4294967295:w4294967295, part=25, addr=0xa45900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052760), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291420 n_act=6 n_pre=2 n_ref_event=0 n_req=498 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1062 bw_util=0.0004702
n_activity=2419 dram_eff=0.4456
bk0: 8a 2292017i bk1: 8a 2292024i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292275i bk5: 0a 2292051i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991701
Bank_Level_Parallism = 1.076424
Bank_Level_Parallism_Col = 1.070529
Bank_Level_Parallism_Ready = 1.005566
write_to_read_ratio_blp_rw_average = 0.973804
GrpLevelPara = 1.070529 

BW Util details:
bwutil = 0.000470 
total_CMD = 2292506 
util_bw = 1078 
Wasted_Col = 912 
Wasted_Row = 12 
Idle = 2290504 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 861 
rwq = 0 
CCDLc_limit_alone = 861 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291420 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1062 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 498 
total_req = 1078 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1078 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00236728
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 3053119 -   mf: uid=9687682, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052519), 
Ready @ 3053120 -   mf: uid=9687684, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052520), 
Ready @ 3053122 -   mf: uid=9687686, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052522), 
Ready @ 3053123 -   mf: uid=9687688, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052523), 
Ready @ 3053124 -   mf: uid=9687690, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052524), 
Ready @ 3053126 -   mf: uid=9687692, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052526), 
Ready @ 3053127 -   mf: uid=9687694, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052527), 
Ready @ 3053216 -   mf: uid=9687890, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052616), 
Ready @ 3053218 -   mf: uid=9687891, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052618), 
Ready @ 3053219 -   mf: uid=9687892, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052619), 
Ready @ 3053220 -   mf: uid=9687893, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052620), 
Ready @ 3053222 -   mf: uid=9687894, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052622), 
Ready @ 3053223 -   mf: uid=9687895, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052623), 
Ready @ 3053224 -   mf: uid=9687896, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052624), 
Ready @ 3053280 -   mf: uid=9687922, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052680), 
Ready @ 3053282 -   mf: uid=9687923, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052682), 
Ready @ 3053283 -   mf: uid=9687924, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052683), 
Ready @ 3053284 -   mf: uid=9687925, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052684), 
Ready @ 3053286 -   mf: uid=9687926, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052686), 
Ready @ 3053287 -   mf: uid=9687927, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052687), 
Ready @ 3053288 -   mf: uid=9687928, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052688), 
Ready @ 3053290 -   mf: uid=9687929, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052690), 
Ready @ 3053346 -   mf: uid=9687956, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052746), 
Ready @ 3053347 -   mf: uid=9687957, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052747), 
Ready @ 3053348 -   mf: uid=9687958, sid4294967295:w4294967295, part=26, addr=0xa45a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052748), 
Ready @ 3053350 -   mf: uid=9687959, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052750), 
Ready @ 3053351 -   mf: uid=9687960, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052751), 
Ready @ 3053352 -   mf: uid=9687961, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052752), 
Ready @ 3053354 -   mf: uid=9687962, sid4294967295:w4294967295, part=26, addr=0xa45a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052754), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291388 n_act=6 n_pre=2 n_ref_event=0 n_req=499 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1096 bw_util=0.0004851
n_activity=2403 dram_eff=0.4628
bk0: 8a 2292016i bk1: 8a 2292016i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292209i bk5: 0a 2292066i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987976
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991718
Bank_Level_Parallism = 1.104136
Bank_Level_Parallism_Col = 1.098493
Bank_Level_Parallism_Ready = 1.004496
write_to_read_ratio_blp_rw_average = 0.973869
GrpLevelPara = 1.098493 

BW Util details:
bwutil = 0.000485 
total_CMD = 2292506 
util_bw = 1112 
Wasted_Col = 883 
Wasted_Row = 12 
Idle = 2290499 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 31 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 832 
rwq = 0 
CCDLc_limit_alone = 832 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291388 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1096 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 499 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1112 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000485 
Either_Row_CoL_Bus_Util = 0.000488 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001789 
queue_avg = 0.002492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00249203
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3053344 -   mf: uid=9687955, sid4294967295:w4294967295, part=27, addr=0xa45b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3052744), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291304 n_act=6 n_pre=2 n_ref_event=0 n_req=525 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1178 bw_util=0.0005208
n_activity=2675 dram_eff=0.4464
bk0: 8a 2292022i bk1: 8a 2292012i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292057i bk5: 0a 2292064i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988571
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992141
Bank_Level_Parallism = 1.040417
Bank_Level_Parallism_Col = 1.040951
Bank_Level_Parallism_Ready = 1.005863
write_to_read_ratio_blp_rw_average = 0.977103
GrpLevelPara = 1.040951 

BW Util details:
bwutil = 0.000521 
total_CMD = 2292506 
util_bw = 1194 
Wasted_Col = 1083 
Wasted_Row = 24 
Idle = 2290205 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1023 
rwq = 0 
CCDLc_limit_alone = 1023 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291304 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1178 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 525 
total_req = 1194 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1194 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00280261
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291294 n_act=6 n_pre=2 n_ref_event=0 n_req=527 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1188 bw_util=0.0005252
n_activity=2592 dram_eff=0.4645
bk0: 8a 2292010i bk1: 8a 2292012i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292059i bk5: 0a 2292046i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988615
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992172
Bank_Level_Parallism = 1.068312
Bank_Level_Parallism_Col = 1.069227
Bank_Level_Parallism_Ready = 1.007475
write_to_read_ratio_blp_rw_average = 0.976775
GrpLevelPara = 1.069227 

BW Util details:
bwutil = 0.000525 
total_CMD = 2292506 
util_bw = 1204 
Wasted_Col = 1041 
Wasted_Row = 24 
Idle = 2290237 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 981 
rwq = 0 
CCDLc_limit_alone = 981 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291294 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1188 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 527 
total_req = 1204 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1204 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000525 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00292955
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291293 n_act=6 n_pre=2 n_ref_event=0 n_req=527 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1189 bw_util=0.0005256
n_activity=2562 dram_eff=0.4703
bk0: 8a 2292016i bk1: 8a 2292015i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292050i bk5: 0a 2292045i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988615
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992172
Bank_Level_Parallism = 1.079217
Bank_Level_Parallism_Col = 1.080289
Bank_Level_Parallism_Ready = 1.007469
write_to_read_ratio_blp_rw_average = 0.976545
GrpLevelPara = 1.080289 

BW Util details:
bwutil = 0.000526 
total_CMD = 2292506 
util_bw = 1205 
Wasted_Col = 1018 
Wasted_Row = 24 
Idle = 2290259 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 958 
rwq = 0 
CCDLc_limit_alone = 958 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291293 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1189 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 527 
total_req = 1205 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1205 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000526 
Either_Row_CoL_Bus_Util = 0.000529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00292562
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291319 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1163 bw_util=0.0005143
n_activity=2558 dram_eff=0.4609
bk0: 8a 2292060i bk1: 8a 2292022i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292051i bk5: 0a 2292048i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.063820
Bank_Level_Parallism_Col = 1.064692
Bank_Level_Parallism_Ready = 1.005937
write_to_read_ratio_blp_rw_average = 0.976310
GrpLevelPara = 1.064692 

BW Util details:
bwutil = 0.000514 
total_CMD = 2292506 
util_bw = 1179 
Wasted_Col = 1022 
Wasted_Row = 24 
Idle = 2290281 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291319 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1163 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 1179 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1179 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000514 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00282311
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2292506 n_nop=2291342 n_act=6 n_pre=2 n_ref_event=0 n_req=520 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1140 bw_util=0.0005043
n_activity=2759 dram_eff=0.419
bk0: 8a 2292047i bk1: 8a 2292026i bk2: 0a 2292506i bk3: 0a 2292506i bk4: 0a 2292131i bk5: 0a 2292055i bk6: 0a 2292506i bk7: 0a 2292506i bk8: 0a 2292506i bk9: 0a 2292506i bk10: 0a 2292506i bk11: 0a 2292506i bk12: 0a 2292506i bk13: 0a 2292506i bk14: 0a 2292506i bk15: 0a 2292506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988462
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.032535
Bank_Level_Parallism_Col = 1.032982
Bank_Level_Parallism_Ready = 1.006920
write_to_read_ratio_blp_rw_average = 0.976180
GrpLevelPara = 1.032982 

BW Util details:
bwutil = 0.000504 
total_CMD = 2292506 
util_bw = 1156 
Wasted_Col = 1033 
Wasted_Row = 24 
Idle = 2290293 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 973 
rwq = 0 
CCDLc_limit_alone = 973 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2292506 
n_nop = 2291342 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1140 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 520 
total_req = 1156 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1156 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000504 
Either_Row_CoL_Bus_Util = 0.000508 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00194809

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1726, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1886, Miss = 28, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 884, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 706, Miss = 8, Miss_rate = 0.011, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 578, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 43092
L2_total_cache_misses = 532
L2_total_cache_miss_rate = 0.0123
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36896
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=43092
icnt_total_pkts_simt_to_mem=43092
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43092
Req_Network_cycles = 3053080
Req_Network_injected_packets_per_cycle =       0.0141 
Req_Network_conflicts_per_cycle =       0.0038
Req_Network_conflicts_per_cycle_util =       0.7347
Req_Bank_Level_Parallism =       2.7093
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 43092
Reply_Network_cycles = 3053080
Reply_Network_injected_packets_per_cycle =        0.0141
Reply_Network_conflicts_per_cycle =        0.0784
Reply_Network_conflicts_per_cycle_util =      14.5738
Reply_Bank_Level_Parallism =       2.6221
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0085
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 49 min, 22 sec (10162 sec)
gpgpu_simulation_rate = 54469 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 3773333x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b48..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffc6cc57c00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b38..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b30..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc6cc57b28..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffc6cc57b24..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1526247
gpu_sim_insn = 276759664
gpu_ipc =     181.3335
gpu_tot_sim_cycle = 4579327
gpu_tot_sim_insn = 830278992
gpu_tot_ipc =     181.3103
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0141
partiton_level_parallism_total  =       0.0141
partiton_level_parallism_util =       2.7511
partiton_level_parallism_util_total  =       2.7231
L2_BW  =       0.5115 GB/Sec
L2_BW_total  =       0.5114 GB/Sec
gpu_total_sim_rate=61230

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820248
	L1D_total_cache_misses = 34488
	L1D_total_cache_miss_rate = 0.0420
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 785760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 592
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27672

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267376, 267346, 267346, 267346, 267346, 267346, 267346, 267346, 
gpgpu_n_tot_thrd_icount = 830726400
gpgpu_n_tot_w_icount = 25960200
gpgpu_n_stall_shd_mem = 2243424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9300
gpgpu_n_mem_write_global = 55344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 55344
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76517	W0_Idle:117932	W0_Scoreboard:47147611	W1:360	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25652928
single_issue_nums: WS0:6416664	WS1:6416304	WS2:6416304	WS3:6416304	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49824 {8:6228,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1328256 {8:27672,40:27672,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249120 {40:6228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 442752 {8:55344,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 716 
max_icnt2mem_latency = 315 
maxmrqlatency = 106 
max_icnt2sh_latency = 402 
averagemflatency = 231 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 34 
mrq_lat_table:2699 	2343 	2761 	6199 	10123 	3490 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50330 	13834 	480 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26113 	1964 	1333 	27938 	1932 	1353 	3732 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16523 	5220 	8388 	14155 	9724 	6639 	3530 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       185         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1514670   1514639         0         0   1523141   1521330         0         0   1522501   1521333         0         0         0         0         0         0 
dram[1]:   1514691   1514660         0         0   1520454   1521325         0         0   1523141   1521329         0         0         0         0         0         0 
dram[2]:   1515189   1515102         0         0   1520446   1521317         0         0   1520454   1521325         0         0         0         0         0         0 
dram[3]:   1515210   1515124         0         0   1520438   1521310         0         0   1520446   1521317         0         0         0         0         0         0 
dram[4]:   1515123   1515286         0         0   1520431   1521302         0         0   1520438   1521310         0         0         0         0         0         0 
dram[5]:   1515322   1515309         0         0   1520427   1521619         0         0   1520431   1521302         0         0         0         0         0         0 
dram[6]:   1515229   1515214         0         0   1521036   1521610         0         0   1520427   1521618         0         0         0         0         0         0 
dram[7]:   1515256   1515237         0         0   1521028   1521603         0         0   1521036   1521610         0         0         0         0         0         0 
dram[8]:   1515165   1515149         0         0   1521021   1521595         0         0   1521028   1521603         0         0         0         0         0         0 
dram[9]:   1515189   1516100         0         0   1521013   1521594         0         0   1521021   1521595         0         0         0         0         0         0 
dram[10]:   1515102   1516007         0         0   1521265   1522257         0         0   1521013   1521594         0         0         0         0         0         0 
dram[11]:   1515592   1516029         0         0   1521257   1522249         0         0   1521265   1522257         0         0         0         0         0         0 
dram[12]:   1515898   1516390         0         0   1521249   1522244         0         0   1521257   1522249         0         0         0         0         0         0 
dram[13]:   1515925   1516737         0         0   1521242   1522236         0         0   1521249   1522244         0         0         0         0         0         0 
dram[14]:   1515992   1516642         0         0   1521238   1522903         0         0   1521242   1522236         0         0         0         0         0         0 
dram[15]:   1516013   1516662         0         0   1522193   1522895         0         0   1521238   1522903         0         0         0         0         0         0 
dram[16]:   1514853   1515503         0         0   1522185   1522888         0         0   1522193   1522895         0         0         0         0         0         0 
dram[17]:   1514876   1515527         0         0   1522180   1522880         0         0   1522185   1522888         0         0         0         0         0         0 
dram[18]:   1515638   1516508         0         0   1522172   1522879         0         0   1522180   1522880         0         0         0         0         0         0 
dram[19]:   1515658   1516533         0         0   1522582   1523349         0         0   1522172   1522879         0         0         0         0         0         0 
dram[20]:   1515563   1516438         0         0   1521245   1523341         0         0   1522582   1523349         0         0         0         0         0         0 
dram[21]:   1515586   1516460         0         0   1521241   1523336         0         0   1521245   1523341         0         0         0         0         0         0 
dram[22]:   1515498   1515205         0         0   1521238   1523328         0         0   1521241   1523336         0         0         0         0         0         0 
dram[23]:   1516382   1515225         0         0   1521234   1521975         0         0   1521238   1523328         0         0         0         0         0         0 
dram[24]:   1516290   1515134         0         0   1521230   1521967         0         0   1521234   1521975         0         0         0         0         0         0 
dram[25]:   1516313   1515154         0         0   1521226   1521959         0         0   1521230   1521967         0         0         0         0         0         0 
dram[26]:   1516220   1515065         0         0   1521221   1521952         0         0   1521226   1521959         0         0         0         0         0         0 
dram[27]:   1516659   1515086         0         0   1521214   1521948         0         0   1521221   1521952         0         0         0         0         0         0 
dram[28]:   1517020   1515448         0         0   1521760   1522521         0         0   1521214   1521948         0         0         0         0         0         0 
dram[29]:   1517043   1515473         0         0   1521811   1522513         0         0   1521760   1522521         0         0         0         0         0         0 
dram[30]:   1516951   1515379         0         0   1521804   1522506         0         0   1521811   1522513         0         0         0         0         0         0 
dram[31]:   1515799   1515828         0         0   1521333   1522498         0         0   1521804   1522506         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 67.000000      -nan      -nan 127.000000 126.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 42.200001 66.500000      -nan      -nan 191.000000 126.000000      -nan      -nan 127.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 99.500000 67.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 99.500000 66.500000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 97.000000 66.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 189.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 98.000000 67.000000      -nan      -nan 192.000000 127.000000      -nan      -nan 185.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 96.500000 65.500000      -nan      -nan 192.000000 128.000000      -nan      -nan 186.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 97.000000 66.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 187.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 96.500000 64.500000      -nan      -nan 192.000000 127.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 96.500000 66.000000      -nan      -nan 192.000000 127.000000      -nan      -nan 192.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 97.000000 65.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 192.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 96.000000 65.500000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 97.500000 65.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 96.000000 64.500000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 98.000000 65.500000      -nan      -nan 192.000000 127.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 97.000000 66.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 190.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 66.000000 67.500000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 65.000000 67.500000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.500000 68.000000      -nan      -nan 127.000000 127.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 65.500000 68.000000      -nan      -nan 127.000000 128.000000      -nan      -nan 113.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 65.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 114.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 116.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 67.000000 68.000000      -nan      -nan 127.000000 128.000000      -nan      -nan 117.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 112.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 100.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 67.500000      -nan      -nan 128.000000 128.000000      -nan      -nan 99.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 99.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.500000 68.000000      -nan      -nan 128.000000 127.000000      -nan      -nan 99.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 127.000000 128.000000      -nan      -nan 127.000000 127.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 67.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 127.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 66.500000 67.500000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 66.000000 67.500000      -nan      -nan 126.000000 127.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 27733/259 = 107.077217
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       446       290         0         0       292       244         0         0       292       264         0         0         0         0         0         0 
dram[1]:       455       292         0         0       446       269         0         0       292       244         0         0         0         0         0         0 
dram[2]:       440       290         0         0       444       296         0         0       446       269         0         0         0         0         0         0 
dram[3]:       440       292         0         0       441       296         0         0       444       296         0         0         0         0         0         0 
dram[4]:       405       288         0         0       447       296         0         0       435       296         0         0         0         0         0         0 
dram[5]:       398       289         0         0       441       292         0         0       431       296         0         0         0         0         0         0 
dram[6]:       399       286         0         0       444       296         0         0       430       292         0         0         0         0         0         0 
dram[7]:       338       260         0         0       444       296         0         0       444       296         0         0         0         0         0         0 
dram[8]:       338       273         0         0       441       292         0         0       444       296         0         0         0         0         0         0 
dram[9]:       340       272         0         0       444       292         0         0       441       292         0         0         0         0         0         0 
dram[10]:       339       272         0         0       440       296         0         0       444       292         0         0         0         0         0         0 
dram[11]:       395       270         0         0       444       296         0         0       440       296         0         0         0         0         0         0 
dram[12]:       385       271         0         0       441       296         0         0       444       296         0         0         0         0         0         0 
dram[13]:       404       270         0         0       447       299         0         0       441       296         0         0         0         0         0         0 
dram[14]:       412       271         0         0       441       292         0         0       447       299         0         0         0         0         0         0 
dram[15]:       412       277         0         0       444       296         0         0       441       292         0         0         0         0         0         0 
dram[16]:       263       292         0         0       444       296         0         0       444       296         0         0         0         0         0         0 
dram[17]:       261       292         0         0       297       296         0         0       444       296         0         0         0         0         0         0 
dram[18]:       258       296         0         0       292       292         0         0       297       296         0         0         0         0         0         0 
dram[19]:       261       296         0         0       292       296         0         0       260       292         0         0         0         0         0         0 
dram[20]:       272       296         0         0       273       296         0         0       273       296         0         0         0         0         0         0 
dram[21]:       285       293         0         0       240       296         0         0       257       296         0         0         0         0         0         0 
dram[22]:       295       293         0         0       236       293         0         0       224       296         0         0         0         0         0         0 
dram[23]:       304       296         0         0       240       293         0         0       206       293         0         0         0         0         0         0 
dram[24]:       302       296         0         0       240       296         0         0       176       293         0         0         0         0         0         0 
dram[25]:       302       292         0         0       240       296         0         0       172       296         0         0         0         0         0         0 
dram[26]:       302       296         0         0       273       293         0         0       172       296         0         0         0         0         0         0 
dram[27]:       298       296         0         0       293       292         0         0       205       293         0         0         0         0         0         0 
dram[28]:       304       296         0         0       292       296         0         0       292       292         0         0         0         0         0         0 
dram[29]:       301       296         0         0       296       296         0         0       292       296         0         0         0         0         0         0 
dram[30]:       279       292         0         0       296       296         0         0       296       296         0         0         0         0         0         0 
dram[31]:       292       292         0         0       264       292         0         0       296       296         0         0         0         0         0         0 
total dram writes = 61299
min_bank_accesses = 0!
chip skew: 2209/1598 = 1.38
average mf latency per bank:
dram[0]:        713       332    none      none         182       211    none      none         166       183    none      none      none      none      none      none  
dram[1]:        295       332    none      none         588       190    none      none         182       210    none      none      none      none      none      none  
dram[2]:        311       316    none      none         172       172    none      none         588       190    none      none      none      none      none      none  
dram[3]:        250       315    none      none         172       169    none      none         172       172    none      none      none      none      none      none  
dram[4]:        305       326    none      none         167       170    none      none         174       169    none      none      none      none      none      none  
dram[5]:        341       323    none      none         176       175    none      none         173       170    none      none      none      none      none      none  
dram[6]:        311       359    none      none         176       173    none      none         181       175    none      none      none      none      none      none  
dram[7]:        422       337    none      none         173       171    none      none         176       173    none      none      none      none      none      none  
dram[8]:        418       375    none      none         166       165    none      none         173       171    none      none      none      none      none      none  
dram[9]:        461       342    none      none         176       174    none      none         166       165    none      none      none      none      none      none  
dram[10]:        459       364    none      none         182       175    none      none         176       173    none      none      none      none      none      none  
dram[11]:        351       341    none      none         172       175    none      none         182       175    none      none      none      none      none      none  
dram[12]:        343       360    none      none         172       172    none      none         172       175    none      none      none      none      none      none  
dram[13]:        272       409    none      none         178       167    none      none         172       172    none      none      none      none      none      none  
dram[14]:        301       391    none      none         213       182    none      none         178       167    none      none      none      none      none      none  
dram[15]:        334       366    none      none         223       178    none      none         213       182    none      none      none      none      none      none  
dram[16]:        344       304    none      none         194       176    none      none         223       179    none      none      none      none      none      none  
dram[17]:        343       325    none      none         170       167    none      none         194       176    none      none      none      none      none      none  
dram[18]:        345       379    none      none         169       179    none      none         170       167    none      none      none      none      none      none  
dram[19]:        341       366    none      none         175       182    none      none         190       179    none      none      none      none      none      none  
dram[20]:        329       378    none      none         186       182    none      none         187       182    none      none      none      none      none      none  
dram[21]:        307       292    none      none         211       181    none      none         198       182    none      none      none      none      none      none  
dram[22]:        309       353    none      none         212       168    none      none         226       181    none      none      none      none      none      none  
dram[23]:        320       343    none      none         215       167    none      none         243       168    none      none      none      none      none      none  
dram[24]:        306       348    none      none         216       166    none      none         293       167    none      none      none      none      none      none  
dram[25]:        290       345    none      none         216       163    none      none         302       166    none      none      none      none      none      none  
dram[26]:        307       308    none      none         190       159    none      none         302       163    none      none      none      none      none      none  
dram[27]:        348       340    none      none         163       164    none      none         254       159    none      none      none      none      none      none  
dram[28]:        359       340    none      none         170       166    none      none         164       164    none      none      none      none      none      none  
dram[29]:        334       325    none      none         168       164    none      none         171       166    none      none      none      none      none      none  
dram[30]:        336       338    none      none         163       160    none      none         168       164    none      none      none      none      none      none  
dram[31]:        338       327    none      none         181       165    none      none         162       160    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        487       472         0         0       310       302         0         0       237       221         0         0         0         0         0         0
dram[1]:        480       469         0         0       302       305         0         0       310       302         0         0         0         0         0         0
dram[2]:        553       469         0         0       295       300         0         0       302       305         0         0         0         0         0         0
dram[3]:        531       449         0         0       277       293         0         0       295       300         0         0         0         0         0         0
dram[4]:        595       469         0         0       278       314         0         0       277       294         0         0         0         0         0         0
dram[5]:        586       458         0         0       303       293         0         0       278       314         0         0         0         0         0         0
dram[6]:        637       534         0         0       282       301         0         0       303       293         0         0         0         0         0         0
dram[7]:        614       449         0         0       290       291         0         0       282       301         0         0         0         0         0         0
dram[8]:        677       515         0         0       267       223         0         0       290       291         0         0         0         0         0         0
dram[9]:        657       449         0         0       311       279         0         0       267       223         0         0         0         0         0         0
dram[10]:        716       469         0         0       319       287         0         0       311       279         0         0         0         0         0         0
dram[11]:        697       447         0         0       271       291         0         0       319       287         0         0         0         0         0         0
dram[12]:        489       469         0         0       290       299         0         0       271       291         0         0         0         0         0         0
dram[13]:        449       488         0         0       280       261         0         0       290       299         0         0         0         0         0         0
dram[14]:        512       469         0         0       397       285         0         0       280       261         0         0         0         0         0         0
dram[15]:        492       449         0         0       437       282         0         0       397       285         0         0         0         0         0         0
dram[16]:        467       466         0         0       344       270         0         0       437       282         0         0         0         0         0         0
dram[17]:        448       534         0         0       323       238         0         0       344       270         0         0         0         0         0         0
dram[18]:        527       516         0         0       274       270         0         0       323       238         0         0         0         0         0         0
dram[19]:        504       513         0         0       273       293         0         0       274       270         0         0         0         0         0         0
dram[20]:        527       521         0         0       272       289         0         0       273       293         0         0         0         0         0         0
dram[21]:        504       446         0         0       280       297         0         0       272       289         0         0         0         0         0         0
dram[22]:        525       469         0         0       266       221         0         0       280       297         0         0         0         0         0         0
dram[23]:        505       449         0         0       282       218         0         0       266       221         0         0         0         0         0         0
dram[24]:        525       469         0         0       288       213         0         0       282       218         0         0         0         0         0         0
dram[25]:        505       449         0         0       279       206         0         0       288       213         0         0         0         0         0         0
dram[26]:        527       469         0         0       283       209         0         0       279       206         0         0         0         0         0         0
dram[27]:        505       559         0         0       237       245         0         0       283       209         0         0         0         0         0         0
dram[28]:        605       534         0         0       231       243         0         0       237       245         0         0         0         0         0         0
dram[29]:        486       469         0         0       235       229         0         0       231       243         0         0         0         0         0         0
dram[30]:        469       469         0         0       215       237         0         0       235       229         0         0         0         0         0         0
dram[31]:        536       449         0         0       221       237         0         0       215       237         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436685 n_act=8 n_pre=2 n_ref_event=0 n_req=839 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1828 bw_util=0.0005363
n_activity=4299 dram_eff=0.4289
bk0: 8a 3437824i bk1: 8a 3438071i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438090i bk5: 0a 3438192i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438092i bk9: 0a 3438159i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990465
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992710
Bank_Level_Parallism = 1.024452
Bank_Level_Parallism_Col = 1.024674
Bank_Level_Parallism_Ready = 1.003796
write_to_read_ratio_blp_rw_average = 0.985252
GrpLevelPara = 1.024674 

BW Util details:
bwutil = 0.000536 
total_CMD = 3438539 
util_bw = 1844 
Wasted_Col = 1690 
Wasted_Row = 24 
Idle = 3434981 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1612 
rwq = 0 
CCDLc_limit_alone = 1612 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436685 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1828 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 839 
total_req = 1844 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1844 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000536 
Either_Row_CoL_Bus_Util = 0.000539 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00247751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4579378 -   mf: uid=14531797, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578778), 
Ready @ 4579611 -   mf: uid=14532065, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579011), 
Ready @ 4579900 -   mf: uid=14532096, sid4294967295:w4294967295, part=1, addr=0x4000180, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579300), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436509 n_act=11 n_pre=5 n_ref_event=0 n_req=914 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1998 bw_util=0.0005857
n_activity=4771 dram_eff=0.4221
bk0: 8a 3437754i bk1: 8a 3438066i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437855i bk5: 0a 3438143i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438090i bk9: 0a 3438192i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987965
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.989978
Bank_Level_Parallism = 1.023515
Bank_Level_Parallism_Col = 1.024019
Bank_Level_Parallism_Ready = 1.001490
write_to_read_ratio_blp_rw_average = 0.986570
GrpLevelPara = 1.024019 

BW Util details:
bwutil = 0.000586 
total_CMD = 3438539 
util_bw = 2014 
Wasted_Col = 1869 
Wasted_Row = 72 
Idle = 3434584 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1764 
rwq = 0 
CCDLc_limit_alone = 1764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436509 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1998 
n_act = 11 
n_pre = 5 
n_ref = 0 
n_req = 914 
total_req = 2014 

Dual Bus Interface Util: 
issued_total_row = 16 
issued_total_col = 2014 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00292246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436328 n_act=8 n_pre=2 n_ref_event=0 n_req=970 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2185 bw_util=0.0006401
n_activity=4974 dram_eff=0.4425
bk0: 8a 3437842i bk1: 8a 3438068i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437859i bk5: 0a 3438082i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437855i bk9: 0a 3438143i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991753
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.026396
Bank_Level_Parallism_Col = 1.026597
Bank_Level_Parallism_Ready = 1.002272
write_to_read_ratio_blp_rw_average = 0.987651
GrpLevelPara = 1.026597 

BW Util details:
bwutil = 0.000640 
total_CMD = 3438539 
util_bw = 2201 
Wasted_Col = 2018 
Wasted_Row = 24 
Idle = 3434296 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1940 
rwq = 0 
CCDLc_limit_alone = 1940 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436328 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2185 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 970 
total_req = 2201 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2201 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000640 
Either_Row_CoL_Bus_Util = 0.000643 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00324527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436304 n_act=8 n_pre=2 n_ref_event=0 n_req=972 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2209 bw_util=0.0006471
n_activity=4988 dram_eff=0.4461
bk0: 8a 3437842i bk1: 8a 3438064i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437874i bk5: 0a 3438082i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437859i bk9: 0a 3438082i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991770
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993724
Bank_Level_Parallism = 1.032598
Bank_Level_Parallism_Col = 1.032845
Bank_Level_Parallism_Ready = 1.003146
write_to_read_ratio_blp_rw_average = 0.987713
GrpLevelPara = 1.032845 

BW Util details:
bwutil = 0.000647 
total_CMD = 3438539 
util_bw = 2225 
Wasted_Col = 2015 
Wasted_Row = 24 
Idle = 3434275 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1937 
rwq = 0 
CCDLc_limit_alone = 1937 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436304 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2209 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 972 
total_req = 2225 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2225 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000647 
Either_Row_CoL_Bus_Util = 0.000650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00321852
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 4579338 -   mf: uid=14531716, sid4294967295:w4294967295, part=4, addr=0xc88480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578738), 
Ready @ 4579339 -   mf: uid=14531719, sid4294967295:w4294967295, part=4, addr=0xc88480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578739), 
Ready @ 4579341 -   mf: uid=14531722, sid4294967295:w4294967295, part=4, addr=0xc88480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578741), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436346 n_act=8 n_pre=2 n_ref_event=0 n_req=963 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2167 bw_util=0.0006349
n_activity=4921 dram_eff=0.4436
bk0: 8a 3437911i bk1: 8a 3438069i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437861i bk5: 0a 3438085i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437882i bk9: 0a 3438082i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991693
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993664
Bank_Level_Parallism = 1.040590
Bank_Level_Parallism_Col = 1.040906
Bank_Level_Parallism_Ready = 1.003207
write_to_read_ratio_blp_rw_average = 0.987339
GrpLevelPara = 1.040906 

BW Util details:
bwutil = 0.000635 
total_CMD = 3438539 
util_bw = 2183 
Wasted_Col = 1932 
Wasted_Row = 24 
Idle = 3434400 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1854 
rwq = 0 
CCDLc_limit_alone = 1854 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436346 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2167 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 963 
total_req = 2183 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2183 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000635 
Either_Row_CoL_Bus_Util = 0.000638 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00295503
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 4579332 -   mf: uid=14531694, sid4294967295:w4294967295, part=5, addr=0xc88580, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578732), 
Ready @ 4579333 -   mf: uid=14531697, sid4294967295:w4294967295, part=5, addr=0xc88580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578733), 
Ready @ 4579334 -   mf: uid=14531701, sid4294967295:w4294967295, part=5, addr=0xc88580, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578734), 
Ready @ 4579335 -   mf: uid=14531704, sid4294967295:w4294967295, part=5, addr=0xc88500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578735), 
Ready @ 4579337 -   mf: uid=14531707, sid4294967295:w4294967295, part=5, addr=0xc88500, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578737), 
Ready @ 4579338 -   mf: uid=14531710, sid4294967295:w4294967295, part=5, addr=0xc88500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578738), 
Ready @ 4579339 -   mf: uid=14531713, sid4294967295:w4294967295, part=5, addr=0xc88500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578739), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436366 n_act=8 n_pre=2 n_ref_event=0 n_req=962 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2147 bw_util=0.000629
n_activity=4853 dram_eff=0.4457
bk0: 8a 3437923i bk1: 8a 3438071i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437875i bk5: 0a 3438091i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437885i bk9: 0a 3438084i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991684
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993658
Bank_Level_Parallism = 1.047888
Bank_Level_Parallism_Col = 1.048267
Bank_Level_Parallism_Ready = 1.002312
write_to_read_ratio_blp_rw_average = 0.987129
GrpLevelPara = 1.048267 

BW Util details:
bwutil = 0.000629 
total_CMD = 3438539 
util_bw = 2163 
Wasted_Col = 1885 
Wasted_Row = 24 
Idle = 3434467 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1807 
rwq = 0 
CCDLc_limit_alone = 1807 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436366 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2147 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 962 
total_req = 2163 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2163 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000629 
Either_Row_CoL_Bus_Util = 0.000632 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00306002
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 4579326 -   mf: uid=14531679, sid4294967295:w4294967295, part=6, addr=0xc88680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578726), 
Ready @ 4579328 -   mf: uid=14531682, sid4294967295:w4294967295, part=6, addr=0xc88600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578728), 
Ready @ 4579329 -   mf: uid=14531685, sid4294967295:w4294967295, part=6, addr=0xc88600, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578729), 
Ready @ 4579330 -   mf: uid=14531688, sid4294967295:w4294967295, part=6, addr=0xc88600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578730), 
Ready @ 4579332 -   mf: uid=14531691, sid4294967295:w4294967295, part=6, addr=0xc88600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578732), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436370 n_act=8 n_pre=2 n_ref_event=0 n_req=958 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2143 bw_util=0.0006279
n_activity=4819 dram_eff=0.448
bk0: 8a 3437918i bk1: 8a 3438076i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437860i bk5: 0a 3438083i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437898i bk9: 0a 3438090i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991641
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993624
Bank_Level_Parallism = 1.048169
Bank_Level_Parallism_Col = 1.048551
Bank_Level_Parallism_Ready = 1.003242
write_to_read_ratio_blp_rw_average = 0.987119
GrpLevelPara = 1.048551 

BW Util details:
bwutil = 0.000628 
total_CMD = 3438539 
util_bw = 2159 
Wasted_Col = 1886 
Wasted_Row = 24 
Idle = 3434470 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1808 
rwq = 0 
CCDLc_limit_alone = 1808 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436370 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2143 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 958 
total_req = 2159 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2159 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000628 
Either_Row_CoL_Bus_Util = 0.000631 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00318973
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436448 n_act=8 n_pre=2 n_ref_event=0 n_req=966 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2065 bw_util=0.0006052
n_activity=4658 dram_eff=0.4468
bk0: 8a 3438052i bk1: 8a 3438127i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437860i bk5: 0a 3438081i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437879i bk9: 0a 3438083i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991675
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.049247
Bank_Level_Parallism_Col = 1.049653
Bank_Level_Parallism_Ready = 1.004325
write_to_read_ratio_blp_rw_average = 0.986622
GrpLevelPara = 1.049653 

BW Util details:
bwutil = 0.000605 
total_CMD = 3438539 
util_bw = 2081 
Wasted_Col = 1814 
Wasted_Row = 24 
Idle = 3434620 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1736 
rwq = 0 
CCDLc_limit_alone = 1736 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436448 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2065 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 966 
total_req = 2081 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2081 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000605 
Either_Row_CoL_Bus_Util = 0.000608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00311499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436439 n_act=8 n_pre=2 n_ref_event=0 n_req=961 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2074 bw_util=0.0006078
n_activity=4663 dram_eff=0.4482
bk0: 8a 3438052i bk1: 8a 3438103i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437866i bk5: 0a 3438099i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437876i bk9: 0a 3438081i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991641
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993624
Bank_Level_Parallism = 1.066079
Bank_Level_Parallism_Col = 1.066632
Bank_Level_Parallism_Ready = 1.006699
write_to_read_ratio_blp_rw_average = 0.986412
GrpLevelPara = 1.066632 

BW Util details:
bwutil = 0.000608 
total_CMD = 3438539 
util_bw = 2090 
Wasted_Col = 1745 
Wasted_Row = 24 
Idle = 3434680 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1667 
rwq = 0 
CCDLc_limit_alone = 1667 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2074 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 961 
total_req = 2090 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2090 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000608 
Either_Row_CoL_Bus_Util = 0.000611 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00283929
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436432 n_act=8 n_pre=2 n_ref_event=0 n_req=963 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2081 bw_util=0.0006099
n_activity=4586 dram_eff=0.4573
bk0: 8a 3438046i bk1: 8a 3438103i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437860i bk5: 0a 3438095i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437866i bk9: 0a 3438097i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991693
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993664
Bank_Level_Parallism = 1.082569
Bank_Level_Parallism_Col = 1.083267
Bank_Level_Parallism_Ready = 1.005246
write_to_read_ratio_blp_rw_average = 0.986254
GrpLevelPara = 1.083267 

BW Util details:
bwutil = 0.000610 
total_CMD = 3438539 
util_bw = 2097 
Wasted_Col = 1694 
Wasted_Row = 24 
Idle = 3434724 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1616 
rwq = 0 
CCDLc_limit_alone = 1616 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436432 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2081 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 963 
total_req = 2097 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2097 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00283144
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436430 n_act=8 n_pre=2 n_ref_event=0 n_req=962 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2083 bw_util=0.0006104
n_activity=4547 dram_eff=0.4616
bk0: 8a 3438052i bk1: 8a 3438100i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437866i bk5: 0a 3438085i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437860i bk9: 0a 3438093i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991684
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993658
Bank_Level_Parallism = 1.088042
Bank_Level_Parallism_Col = 1.088789
Bank_Level_Parallism_Ready = 1.005241
write_to_read_ratio_blp_rw_average = 0.986218
GrpLevelPara = 1.088789 

BW Util details:
bwutil = 0.000610 
total_CMD = 3438539 
util_bw = 2099 
Wasted_Col = 1682 
Wasted_Row = 24 
Idle = 3434734 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1604 
rwq = 0 
CCDLc_limit_alone = 1604 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436430 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2083 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 962 
total_req = 2099 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2099 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000610 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00294049
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436372 n_act=8 n_pre=2 n_ref_event=0 n_req=962 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2141 bw_util=0.0006273
n_activity=4623 dram_eff=0.4666
bk0: 8a 3437935i bk1: 8a 3438104i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437859i bk5: 0a 3438085i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437866i bk9: 0a 3438085i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991684
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993658
Bank_Level_Parallism = 1.076263
Bank_Level_Parallism_Col = 1.076884
Bank_Level_Parallism_Ready = 1.002782
write_to_read_ratio_blp_rw_average = 0.986762
GrpLevelPara = 1.076884 

BW Util details:
bwutil = 0.000627 
total_CMD = 3438539 
util_bw = 2157 
Wasted_Col = 1779 
Wasted_Row = 24 
Idle = 3434579 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1701 
rwq = 0 
CCDLc_limit_alone = 1701 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436372 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2141 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 962 
total_req = 2157 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2157 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00312604
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436380 n_act=8 n_pre=2 n_ref_event=0 n_req=965 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2133 bw_util=0.000625
n_activity=4586 dram_eff=0.4686
bk0: 8a 3437950i bk1: 8a 3438103i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437873i bk5: 0a 3438084i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437859i bk9: 0a 3438085i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991710
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993678
Bank_Level_Parallism = 1.080153
Bank_Level_Parallism_Col = 1.080811
Bank_Level_Parallism_Ready = 1.003257
write_to_read_ratio_blp_rw_average = 0.986660
GrpLevelPara = 1.080811 

BW Util details:
bwutil = 0.000625 
total_CMD = 3438539 
util_bw = 2149 
Wasted_Col = 1757 
Wasted_Row = 24 
Idle = 3434609 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1679 
rwq = 0 
CCDLc_limit_alone = 1679 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436380 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2133 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 965 
total_req = 2149 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2149 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000625 
Either_Row_CoL_Bus_Util = 0.000628 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00315018
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436356 n_act=8 n_pre=2 n_ref_event=0 n_req=961 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2157 bw_util=0.000632
n_activity=4747 dram_eff=0.4578
bk0: 8a 3437921i bk1: 8a 3438101i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437858i bk5: 0a 3438075i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437873i bk9: 0a 3438084i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991675
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993651
Bank_Level_Parallism = 1.069947
Bank_Level_Parallism_Col = 1.069434
Bank_Level_Parallism_Ready = 1.005062
write_to_read_ratio_blp_rw_average = 0.986918
GrpLevelPara = 1.069434 

BW Util details:
bwutil = 0.000632 
total_CMD = 3438539 
util_bw = 2173 
Wasted_Col = 1809 
Wasted_Row = 21 
Idle = 3434536 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1735 
rwq = 0 
CCDLc_limit_alone = 1735 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436356 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2157 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 961 
total_req = 2173 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2173 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000632 
Either_Row_CoL_Bus_Util = 0.000635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00300157
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436352 n_act=8 n_pre=2 n_ref_event=0 n_req=966 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2162 bw_util=0.0006334
n_activity=4784 dram_eff=0.4553
bk0: 8a 3437898i bk1: 8a 3438104i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437872i bk5: 0a 3438089i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437858i bk9: 0a 3438075i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991718
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993684
Bank_Level_Parallism = 1.057494
Bank_Level_Parallism_Col = 1.057688
Bank_Level_Parallism_Ready = 1.005051
write_to_read_ratio_blp_rw_average = 0.987126
GrpLevelPara = 1.057688 

BW Util details:
bwutil = 0.000633 
total_CMD = 3438539 
util_bw = 2178 
Wasted_Col = 1868 
Wasted_Row = 24 
Idle = 3434469 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1799 
rwq = 0 
CCDLc_limit_alone = 1799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436352 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2162 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 966 
total_req = 2178 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2178 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000633 
Either_Row_CoL_Bus_Util = 0.000636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000457 
queue_avg = 0.003195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00319496
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436354 n_act=8 n_pre=2 n_ref_event=0 n_req=965 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2159 bw_util=0.0006325
n_activity=4685 dram_eff=0.4642
bk0: 8a 3437897i bk1: 8a 3438087i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437858i bk5: 0a 3438080i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437876i bk9: 0a 3438089i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991693
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993664
Bank_Level_Parallism = 1.069744
Bank_Level_Parallism_Col = 1.070303
Bank_Level_Parallism_Ready = 1.006437
write_to_read_ratio_blp_rw_average = 0.986990
GrpLevelPara = 1.070303 

BW Util details:
bwutil = 0.000633 
total_CMD = 3438539 
util_bw = 2175 
Wasted_Col = 1830 
Wasted_Row = 24 
Idle = 3434510 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1758 
rwq = 0 
CCDLc_limit_alone = 1758 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436354 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2159 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 965 
total_req = 2175 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2175 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000633 
Either_Row_CoL_Bus_Util = 0.000635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00340377
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436479 n_act=8 n_pre=2 n_ref_event=0 n_req=907 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=2034 bw_util=0.0005962
n_activity=4400 dram_eff=0.4659
bk0: 8a 3438125i bk1: 8a 3438066i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3437859i bk5: 0a 3438080i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437858i bk9: 0a 3438080i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991180
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993266
Bank_Level_Parallism = 1.067086
Bank_Level_Parallism_Col = 1.067653
Bank_Level_Parallism_Ready = 1.004390
write_to_read_ratio_blp_rw_average = 0.986258
GrpLevelPara = 1.067653 

BW Util details:
bwutil = 0.000596 
total_CMD = 3438539 
util_bw = 2050 
Wasted_Col = 1742 
Wasted_Row = 24 
Idle = 3434723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1668 
rwq = 0 
CCDLc_limit_alone = 1668 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436479 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 2034 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 907 
total_req = 2050 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 2050 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000596 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00329181
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436627 n_act=8 n_pre=2 n_ref_event=0 n_req=842 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1886 bw_util=0.0005531
n_activity=4218 dram_eff=0.4509
bk0: 8a 3438126i bk1: 8a 3438065i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438084i bk5: 0a 3438091i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3437859i bk9: 0a 3438080i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990499
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992736
Bank_Level_Parallism = 1.052764
Bank_Level_Parallism_Col = 1.053239
Bank_Level_Parallism_Ready = 1.004206
write_to_read_ratio_blp_rw_average = 0.985352
GrpLevelPara = 1.053239 

BW Util details:
bwutil = 0.000553 
total_CMD = 3438539 
util_bw = 1902 
Wasted_Col = 1656 
Wasted_Row = 24 
Idle = 3434957 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1581 
rwq = 0 
CCDLc_limit_alone = 1581 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436627 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1886 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 842 
total_req = 1902 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1902 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000556 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.00279247
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436782 n_act=8 n_pre=2 n_ref_event=0 n_req=776 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1731 bw_util=0.0005081
n_activity=3971 dram_eff=0.4399
bk0: 8a 3438130i bk1: 8a 3438051i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438091i bk5: 0a 3438098i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438084i bk9: 0a 3438091i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989691
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992105
Bank_Level_Parallism = 1.034637
Bank_Level_Parallism_Col = 1.034971
Bank_Level_Parallism_Ready = 1.002862
write_to_read_ratio_blp_rw_average = 0.984323
GrpLevelPara = 1.034971 

BW Util details:
bwutil = 0.000508 
total_CMD = 3438539 
util_bw = 1747 
Wasted_Col = 1578 
Wasted_Row = 24 
Idle = 3435190 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1500 
rwq = 0 
CCDLc_limit_alone = 1500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436782 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1731 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 776 
total_req = 1747 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1747 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00247867
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 14): 
Ready @ 4579326 -   mf: uid=14531680, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578726), 
Ready @ 4579328 -   mf: uid=14531683, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578728), 
Ready @ 4579329 -   mf: uid=14531686, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578729), 
Ready @ 4579330 -   mf: uid=14531689, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578730), 
Ready @ 4579332 -   mf: uid=14531692, sid4294967295:w4294967295, part=19, addr=0xc85300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578732), 
Ready @ 4579333 -   mf: uid=14531695, sid4294967295:w4294967295, part=19, addr=0xc85300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578733), 
Ready @ 4579334 -   mf: uid=14531698, sid4294967295:w4294967295, part=19, addr=0xc85300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578734), 
Ready @ 4579457 -   mf: uid=14531969, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578857), 
Ready @ 4579458 -   mf: uid=14531971, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578858), 
Ready @ 4579459 -   mf: uid=14531973, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578859), 
Ready @ 4579461 -   mf: uid=14531975, sid4294967295:w4294967295, part=19, addr=0xc85380, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578861), 
Ready @ 4579462 -   mf: uid=14531977, sid4294967295:w4294967295, part=19, addr=0xc85300, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578862), 
Ready @ 4579463 -   mf: uid=14531978, sid4294967295:w4294967295, part=19, addr=0xc85300, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578863), 
Ready @ 4579465 -   mf: uid=14531979, sid4294967295:w4294967295, part=19, addr=0xc85300, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578865), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436816 n_act=8 n_pre=2 n_ref_event=0 n_req=762 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1697 bw_util=0.0004982
n_activity=3863 dram_eff=0.4434
bk0: 8a 3438129i bk1: 8a 3438052i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438091i bk5: 0a 3438084i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438139i bk9: 0a 3438098i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989501
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991957
Bank_Level_Parallism = 1.036552
Bank_Level_Parallism_Col = 1.036912
Bank_Level_Parallism_Ready = 1.001751
write_to_read_ratio_blp_rw_average = 0.984005
GrpLevelPara = 1.036912 

BW Util details:
bwutil = 0.000498 
total_CMD = 3438539 
util_bw = 1713 
Wasted_Col = 1546 
Wasted_Row = 24 
Idle = 3435256 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1468 
rwq = 0 
CCDLc_limit_alone = 1468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436816 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1697 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 762 
total_req = 1713 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1713 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00255021
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 4579326 -   mf: uid=14531674, sid4294967295:w4294967295, part=20, addr=0xc85400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578726), 
Ready @ 4579328 -   mf: uid=14531677, sid4294967295:w4294967295, part=20, addr=0xc85400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578728), 
Ready @ 4579449 -   mf: uid=14531955, sid4294967295:w4294967295, part=20, addr=0xc85480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578849), 
Ready @ 4579450 -   mf: uid=14531957, sid4294967295:w4294967295, part=20, addr=0xc85480, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578850), 
Ready @ 4579451 -   mf: uid=14531959, sid4294967295:w4294967295, part=20, addr=0xc85480, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578851), 
Ready @ 4579453 -   mf: uid=14531961, sid4294967295:w4294967295, part=20, addr=0xc85480, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578853), 
Ready @ 4579454 -   mf: uid=14531963, sid4294967295:w4294967295, part=20, addr=0xc85400, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578854), 
Ready @ 4579455 -   mf: uid=14531965, sid4294967295:w4294967295, part=20, addr=0xc85400, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578855), 
Ready @ 4579457 -   mf: uid=14531967, sid4294967295:w4294967295, part=20, addr=0xc85400, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578857), 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436818 n_act=8 n_pre=2 n_ref_event=0 n_req=769 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1695 bw_util=0.0004976
n_activity=3842 dram_eff=0.4453
bk0: 8a 3438107i bk1: 8a 3438052i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438139i bk5: 0a 3438081i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438135i bk9: 0a 3438084i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989542
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991989
Bank_Level_Parallism = 1.049383
Bank_Level_Parallism_Col = 1.047915
Bank_Level_Parallism_Ready = 1.002338
write_to_read_ratio_blp_rw_average = 0.983821
GrpLevelPara = 1.047915 

BW Util details:
bwutil = 0.000498 
total_CMD = 3438539 
util_bw = 1711 
Wasted_Col = 1510 
Wasted_Row = 19 
Idle = 3435299 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1434 
rwq = 0 
CCDLc_limit_alone = 1434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436818 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1695 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 769 
total_req = 1711 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1711 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000498 
Either_Row_CoL_Bus_Util = 0.000501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00261012
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 4579442 -   mf: uid=14531937, sid4294967295:w4294967295, part=21, addr=0xc85580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578842), 
Ready @ 4579443 -   mf: uid=14531939, sid4294967295:w4294967295, part=21, addr=0xc85580, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578843), 
Ready @ 4579445 -   mf: uid=14531941, sid4294967295:w4294967295, part=21, addr=0xc85580, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578845), 
Ready @ 4579446 -   mf: uid=14531944, sid4294967295:w4294967295, part=21, addr=0xc85580, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578846), 
Ready @ 4579447 -   mf: uid=14531946, sid4294967295:w4294967295, part=21, addr=0xc85500, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578847), 
Ready @ 4579449 -   mf: uid=14531949, sid4294967295:w4294967295, part=21, addr=0xc85500, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578849), 
Ready @ 4579450 -   mf: uid=14531952, sid4294967295:w4294967295, part=21, addr=0xc85500, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578850), 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436857 n_act=8 n_pre=2 n_ref_event=0 n_req=774 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1656 bw_util=0.0004863
n_activity=3703 dram_eff=0.4515
bk0: 8a 3438081i bk1: 8a 3438046i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438207i bk5: 0a 3438081i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438178i bk9: 0a 3438081i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989597
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992032
Bank_Level_Parallism = 1.070441
Bank_Level_Parallism_Col = 1.069782
Bank_Level_Parallism_Ready = 1.005981
write_to_read_ratio_blp_rw_average = 0.983122
GrpLevelPara = 1.069782 

BW Util details:
bwutil = 0.000486 
total_CMD = 3438539 
util_bw = 1672 
Wasted_Col = 1416 
Wasted_Row = 21 
Idle = 3435430 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1347 
rwq = 0 
CCDLc_limit_alone = 1347 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436857 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1656 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 774 
total_req = 1672 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1672 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000486 
Either_Row_CoL_Bus_Util = 0.000489 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00292624
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 4579435 -   mf: uid=14531923, sid4294967295:w4294967295, part=22, addr=0xc85680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578835), 
Ready @ 4579437 -   mf: uid=14531925, sid4294967295:w4294967295, part=22, addr=0xc85680, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578837), 
Ready @ 4579438 -   mf: uid=14531927, sid4294967295:w4294967295, part=22, addr=0xc85680, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578838), 
Ready @ 4579439 -   mf: uid=14531929, sid4294967295:w4294967295, part=22, addr=0xc85680, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578839), 
Ready @ 4579441 -   mf: uid=14531931, sid4294967295:w4294967295, part=22, addr=0xc85600, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578841), 
Ready @ 4579442 -   mf: uid=14531933, sid4294967295:w4294967295, part=22, addr=0xc85600, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578842), 
Ready @ 4579443 -   mf: uid=14531935, sid4294967295:w4294967295, part=22, addr=0xc85600, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578843), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436884 n_act=8 n_pre=2 n_ref_event=0 n_req=774 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1629 bw_util=0.0004784
n_activity=3699 dram_eff=0.4447
bk0: 8a 3438074i bk1: 8a 3438051i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438223i bk5: 0a 3438082i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438242i bk9: 0a 3438081i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989610
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992042
Bank_Level_Parallism = 1.076159
Bank_Level_Parallism_Col = 1.072309
Bank_Level_Parallism_Ready = 1.005471
write_to_read_ratio_blp_rw_average = 0.982672
GrpLevelPara = 1.072309 

BW Util details:
bwutil = 0.000478 
total_CMD = 3438539 
util_bw = 1645 
Wasted_Col = 1363 
Wasted_Row = 12 
Idle = 3435519 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1289 
rwq = 0 
CCDLc_limit_alone = 1289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436884 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1629 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 774 
total_req = 1645 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1645 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00280235
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 15): 
Ready @ 4579395 -   mf: uid=14531838, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578795), 
Ready @ 4579397 -   mf: uid=14531843, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578797), 
Ready @ 4579398 -   mf: uid=14531847, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578798), 
Ready @ 4579433 -   mf: uid=14531917, sid4294967295:w4294967295, part=23, addr=0xc85700, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578833), 
Ready @ 4579434 -   mf: uid=14531919, sid4294967295:w4294967295, part=23, addr=0xc85700, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578834), 
Ready @ 4579435 -   mf: uid=14531921, sid4294967295:w4294967295, part=23, addr=0xc85700, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578835), 
Ready @ 4579493 -   mf: uid=14532009, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578893), 
Ready @ 4579494 -   mf: uid=14532010, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578894), 
Ready @ 4579495 -   mf: uid=14532011, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578895), 
Ready @ 4579557 -   mf: uid=14532042, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578957), 
Ready @ 4579558 -   mf: uid=14532043, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578958), 
Ready @ 4579559 -   mf: uid=14532044, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578959), 
Ready @ 4579620 -   mf: uid=14532075, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579020), 
Ready @ 4579622 -   mf: uid=14532076, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579022), 
Ready @ 4579623 -   mf: uid=14532077, sid4294967295:w4294967295, part=23, addr=0xc85780, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579023), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436884 n_act=8 n_pre=2 n_ref_event=0 n_req=768 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1631 bw_util=0.000479
n_activity=3695 dram_eff=0.4457
bk0: 8a 3438045i bk1: 8a 3438042i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438205i bk5: 0a 3438089i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438263i bk9: 0a 3438082i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989583
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992021
Bank_Level_Parallism = 1.062967
Bank_Level_Parallism_Col = 1.059112
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.983018
GrpLevelPara = 1.059112 

BW Util details:
bwutil = 0.000479 
total_CMD = 3438539 
util_bw = 1647 
Wasted_Col = 1422 
Wasted_Row = 12 
Idle = 3435458 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1353 
rwq = 0 
CCDLc_limit_alone = 1353 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436884 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1631 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 768 
total_req = 1647 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1647 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001208 
queue_avg = 0.003031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.00303123
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 4579389 -   mf: uid=14531818, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578789), 
Ready @ 4579390 -   mf: uid=14531820, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578790), 
Ready @ 4579391 -   mf: uid=14531822, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578791), 
Ready @ 4579393 -   mf: uid=14531824, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578793), 
Ready @ 4579394 -   mf: uid=14531826, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578794), 
Ready @ 4579395 -   mf: uid=14531829, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578795), 
Ready @ 4579397 -   mf: uid=14531832, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578797), 
Ready @ 4579485 -   mf: uid=14532002, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578885), 
Ready @ 4579486 -   mf: uid=14532003, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578886), 
Ready @ 4579487 -   mf: uid=14532004, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578887), 
Ready @ 4579489 -   mf: uid=14532005, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578889), 
Ready @ 4579490 -   mf: uid=14532006, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578890), 
Ready @ 4579491 -   mf: uid=14532007, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578891), 
Ready @ 4579493 -   mf: uid=14532008, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578893), 
Ready @ 4579549 -   mf: uid=14532035, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578949), 
Ready @ 4579550 -   mf: uid=14532036, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578950), 
Ready @ 4579551 -   mf: uid=14532037, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578951), 
Ready @ 4579553 -   mf: uid=14532038, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578953), 
Ready @ 4579554 -   mf: uid=14532039, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578954), 
Ready @ 4579555 -   mf: uid=14532040, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578955), 
Ready @ 4579557 -   mf: uid=14532041, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578957), 
Ready @ 4579613 -   mf: uid=14532068, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579013), 
Ready @ 4579614 -   mf: uid=14532069, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579014), 
Ready @ 4579615 -   mf: uid=14532070, sid4294967295:w4294967295, part=24, addr=0xc85880, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579015), 
Ready @ 4579617 -   mf: uid=14532071, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579017), 
Ready @ 4579618 -   mf: uid=14532072, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579018), 
Ready @ 4579619 -   mf: uid=14532073, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579019), 
Ready @ 4579620 -   mf: uid=14532074, sid4294967295:w4294967295, part=24, addr=0xc85800, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579020), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436910 n_act=8 n_pre=2 n_ref_event=0 n_req=756 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1603 bw_util=0.0004708
n_activity=3661 dram_eff=0.4422
bk0: 8a 3438050i bk1: 8a 3438046i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438207i bk5: 0a 3438084i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438301i bk9: 0a 3438089i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989418
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991892
Bank_Level_Parallism = 1.057256
Bank_Level_Parallism_Col = 1.053660
Bank_Level_Parallism_Ready = 1.003706
write_to_read_ratio_blp_rw_average = 0.982776
GrpLevelPara = 1.053660 

BW Util details:
bwutil = 0.000471 
total_CMD = 3438539 
util_bw = 1619 
Wasted_Col = 1407 
Wasted_Row = 13 
Idle = 3435500 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1338 
rwq = 0 
CCDLc_limit_alone = 1338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436910 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1603 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 756 
total_req = 1619 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1619 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00245395
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 4579381 -   mf: uid=14531802, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578781), 
Ready @ 4579382 -   mf: uid=14531804, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578782), 
Ready @ 4579383 -   mf: uid=14531806, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578783), 
Ready @ 4579385 -   mf: uid=14531808, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578785), 
Ready @ 4579386 -   mf: uid=14531810, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578786), 
Ready @ 4579387 -   mf: uid=14531812, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578787), 
Ready @ 4579389 -   mf: uid=14531814, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578789), 
Ready @ 4579390 -   mf: uid=14531816, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578790), 
Ready @ 4579478 -   mf: uid=14531995, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578878), 
Ready @ 4579479 -   mf: uid=14531996, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578879), 
Ready @ 4579481 -   mf: uid=14531997, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578881), 
Ready @ 4579482 -   mf: uid=14531998, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578882), 
Ready @ 4579483 -   mf: uid=14531999, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578883), 
Ready @ 4579485 -   mf: uid=14532000, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578885), 
Ready @ 4579486 -   mf: uid=14532001, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578886), 
Ready @ 4579542 -   mf: uid=14532028, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578942), 
Ready @ 4579543 -   mf: uid=14532029, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578943), 
Ready @ 4579545 -   mf: uid=14532030, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578945), 
Ready @ 4579546 -   mf: uid=14532031, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578946), 
Ready @ 4579547 -   mf: uid=14532032, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578947), 
Ready @ 4579549 -   mf: uid=14532033, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578949), 
Ready @ 4579550 -   mf: uid=14532034, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578950), 
Ready @ 4579606 -   mf: uid=14532060, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579006), 
Ready @ 4579607 -   mf: uid=14532061, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579007), 
Ready @ 4579609 -   mf: uid=14532062, sid4294967295:w4294967295, part=25, addr=0xc85980, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579009), 
Ready @ 4579610 -   mf: uid=14532063, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579010), 
Ready @ 4579611 -   mf: uid=14532064, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579011), 
Ready @ 4579613 -   mf: uid=14532066, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579013), 
Ready @ 4579614 -   mf: uid=14532067, sid4294967295:w4294967295, part=25, addr=0xc85900, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579014), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436915 n_act=8 n_pre=2 n_ref_event=0 n_req=754 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1598 bw_util=0.0004694
n_activity=3688 dram_eff=0.4376
bk0: 8a 3438050i bk1: 8a 3438057i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438205i bk5: 0a 3438084i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438310i bk9: 0a 3438084i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989390
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991870
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.050083
Bank_Level_Parallism_Ready = 1.003717
write_to_read_ratio_blp_rw_average = 0.982753
GrpLevelPara = 1.050083 

BW Util details:
bwutil = 0.000469 
total_CMD = 3438539 
util_bw = 1614 
Wasted_Col = 1408 
Wasted_Row = 12 
Idle = 3435505 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1339 
rwq = 0 
CCDLc_limit_alone = 1339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436915 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1598 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 754 
total_req = 1614 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1614 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00232424
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 4579373 -   mf: uid=14531786, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578773), 
Ready @ 4579374 -   mf: uid=14531788, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578774), 
Ready @ 4579375 -   mf: uid=14531790, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578775), 
Ready @ 4579377 -   mf: uid=14531792, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578777), 
Ready @ 4579378 -   mf: uid=14531795, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578778), 
Ready @ 4579379 -   mf: uid=14531798, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578779), 
Ready @ 4579381 -   mf: uid=14531800, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578781), 
Ready @ 4579470 -   mf: uid=14531987, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578870), 
Ready @ 4579471 -   mf: uid=14531988, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578871), 
Ready @ 4579473 -   mf: uid=14531989, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578873), 
Ready @ 4579474 -   mf: uid=14531990, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578874), 
Ready @ 4579475 -   mf: uid=14531991, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578875), 
Ready @ 4579477 -   mf: uid=14531992, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578877), 
Ready @ 4579478 -   mf: uid=14531993, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578878), 
Ready @ 4579479 -   mf: uid=14531994, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578879), 
Ready @ 4579535 -   mf: uid=14532020, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578935), 
Ready @ 4579537 -   mf: uid=14532021, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578937), 
Ready @ 4579538 -   mf: uid=14532022, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578938), 
Ready @ 4579539 -   mf: uid=14532024, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578939), 
Ready @ 4579541 -   mf: uid=14532025, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578941), 
Ready @ 4579542 -   mf: uid=14532026, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578942), 
Ready @ 4579543 -   mf: uid=14532027, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578943), 
Ready @ 4579599 -   mf: uid=14532053, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578999), 
Ready @ 4579601 -   mf: uid=14532054, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579001), 
Ready @ 4579602 -   mf: uid=14532055, sid4294967295:w4294967295, part=26, addr=0xc85a80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579002), 
Ready @ 4579603 -   mf: uid=14532056, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579003), 
Ready @ 4579605 -   mf: uid=14532057, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579005), 
Ready @ 4579606 -   mf: uid=14532058, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579006), 
Ready @ 4579607 -   mf: uid=14532059, sid4294967295:w4294967295, part=26, addr=0xc85a00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579007), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436883 n_act=8 n_pre=2 n_ref_event=0 n_req=755 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1632 bw_util=0.0004793
n_activity=3676 dram_eff=0.4483
bk0: 8a 3438049i bk1: 8a 3438049i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438139i bk5: 0a 3438099i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438308i bk9: 0a 3438084i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989404
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991881
Bank_Level_Parallism = 1.070936
Bank_Level_Parallism_Col = 1.067085
Bank_Level_Parallism_Ready = 1.003034
write_to_read_ratio_blp_rw_average = 0.982816
GrpLevelPara = 1.067085 

BW Util details:
bwutil = 0.000479 
total_CMD = 3438539 
util_bw = 1648 
Wasted_Col = 1385 
Wasted_Row = 12 
Idle = 3435494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 49 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1316 
rwq = 0 
CCDLc_limit_alone = 1316 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436883 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1632 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 755 
total_req = 1648 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1648 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000479 
Either_Row_CoL_Bus_Util = 0.000482 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001208 
queue_avg = 0.002400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00239986
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 4579366 -   mf: uid=14531772, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578766), 
Ready @ 4579367 -   mf: uid=14531774, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578767), 
Ready @ 4579369 -   mf: uid=14531776, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578769), 
Ready @ 4579370 -   mf: uid=14531778, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578770), 
Ready @ 4579371 -   mf: uid=14531780, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578771), 
Ready @ 4579373 -   mf: uid=14531782, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578773), 
Ready @ 4579374 -   mf: uid=14531784, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578774), 
Ready @ 4579463 -   mf: uid=14531980, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578863), 
Ready @ 4579465 -   mf: uid=14531981, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578865), 
Ready @ 4579466 -   mf: uid=14531982, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578866), 
Ready @ 4579467 -   mf: uid=14531983, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578867), 
Ready @ 4579469 -   mf: uid=14531984, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578869), 
Ready @ 4579470 -   mf: uid=14531985, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578870), 
Ready @ 4579471 -   mf: uid=14531986, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578871), 
Ready @ 4579527 -   mf: uid=14532012, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578927), 
Ready @ 4579529 -   mf: uid=14532013, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578929), 
Ready @ 4579530 -   mf: uid=14532014, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578930), 
Ready @ 4579531 -   mf: uid=14532015, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578931), 
Ready @ 4579533 -   mf: uid=14532016, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578933), 
Ready @ 4579534 -   mf: uid=14532017, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578934), 
Ready @ 4579535 -   mf: uid=14532018, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578935), 
Ready @ 4579537 -   mf: uid=14532019, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578937), 
Ready @ 4579593 -   mf: uid=14532046, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578993), 
Ready @ 4579594 -   mf: uid=14532047, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578994), 
Ready @ 4579595 -   mf: uid=14532048, sid4294967295:w4294967295, part=27, addr=0xc85b80, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578995), 
Ready @ 4579597 -   mf: uid=14532049, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578997), 
Ready @ 4579598 -   mf: uid=14532050, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=96, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578998), 
Ready @ 4579599 -   mf: uid=14532051, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=64, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578999), 
Ready @ 4579601 -   mf: uid=14532052, sid4294967295:w4294967295, part=27, addr=0xc85b00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4579001), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436836 n_act=8 n_pre=2 n_ref_event=0 n_req=753 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1677 bw_util=0.0004924
n_activity=3848 dram_eff=0.44
bk0: 8a 3438055i bk1: 8a 3438045i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438090i bk5: 0a 3438097i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438242i bk9: 0a 3438099i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989376
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.991859
Bank_Level_Parallism = 1.037369
Bank_Level_Parallism_Col = 1.037742
Bank_Level_Parallism_Ready = 1.005316
write_to_read_ratio_blp_rw_average = 0.983780
GrpLevelPara = 1.037742 

BW Util details:
bwutil = 0.000492 
total_CMD = 3438539 
util_bw = 1693 
Wasted_Col = 1521 
Wasted_Row = 24 
Idle = 3435301 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1443 
rwq = 0 
CCDLc_limit_alone = 1443 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436836 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1677 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 753 
total_req = 1693 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1693 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000492 
Either_Row_CoL_Bus_Util = 0.000495 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00250135
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 4579591 -   mf: uid=14532045, sid4294967295:w4294967295, part=28, addr=0xc85c00, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (4578991), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436741 n_act=8 n_pre=2 n_ref_event=0 n_req=781 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1772 bw_util=0.00052
n_activity=3874 dram_eff=0.4615
bk0: 8a 3438043i bk1: 8a 3438045i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438092i bk5: 0a 3438079i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438090i bk9: 0a 3438097i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989757
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.064737
Bank_Level_Parallism_Col = 1.065361
Bank_Level_Parallism_Ready = 1.006711
write_to_read_ratio_blp_rw_average = 0.984337
GrpLevelPara = 1.065361 

BW Util details:
bwutil = 0.000520 
total_CMD = 3438539 
util_bw = 1788 
Wasted_Col = 1540 
Wasted_Row = 24 
Idle = 3435187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1462 
rwq = 0 
CCDLc_limit_alone = 1462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436741 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1772 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 781 
total_req = 1788 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1788 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000520 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00275902
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436736 n_act=8 n_pre=2 n_ref_event=0 n_req=782 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1777 bw_util=0.0005214
n_activity=3733 dram_eff=0.4803
bk0: 8a 3438049i bk1: 8a 3438048i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438083i bk5: 0a 3438078i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438092i bk9: 0a 3438079i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989770
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992167
Bank_Level_Parallism = 1.093931
Bank_Level_Parallism_Col = 1.094857
Bank_Level_Parallism_Ready = 1.008366
write_to_read_ratio_blp_rw_average = 0.983985
GrpLevelPara = 1.094857 

BW Util details:
bwutil = 0.000521 
total_CMD = 3438539 
util_bw = 1793 
Wasted_Col = 1462 
Wasted_Row = 24 
Idle = 3435260 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436736 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1777 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 782 
total_req = 1793 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1793 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000521 
Either_Row_CoL_Bus_Util = 0.000524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00284249
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436758 n_act=8 n_pre=2 n_ref_event=0 n_req=780 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1755 bw_util=0.000515
n_activity=3709 dram_eff=0.4775
bk0: 8a 3438093i bk1: 8a 3438055i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438084i bk5: 0a 3438081i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438083i bk9: 0a 3438078i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992147
Bank_Level_Parallism = 1.084891
Bank_Level_Parallism_Col = 1.085732
Bank_Level_Parallism_Ready = 1.007905
write_to_read_ratio_blp_rw_average = 0.983906
GrpLevelPara = 1.085732 

BW Util details:
bwutil = 0.000515 
total_CMD = 3438539 
util_bw = 1771 
Wasted_Col = 1468 
Wasted_Row = 24 
Idle = 3435276 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1390 
rwq = 0 
CCDLc_limit_alone = 1390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436758 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1755 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 780 
total_req = 1771 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1771 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000515 
Either_Row_CoL_Bus_Util = 0.000518 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002820 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00281951
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3438539 n_nop=3436781 n_act=8 n_pre=2 n_ref_event=0 n_req=776 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1732 bw_util=0.0005084
n_activity=3919 dram_eff=0.446
bk0: 8a 3438080i bk1: 8a 3438059i bk2: 0a 3438539i bk3: 0a 3438539i bk4: 0a 3438164i bk5: 0a 3438088i bk6: 0a 3438539i bk7: 0a 3438539i bk8: 0a 3438084i bk9: 0a 3438081i bk10: 0a 3438539i bk11: 0a 3438539i bk12: 0a 3438539i bk13: 0a 3438539i bk14: 0a 3438539i bk15: 0a 3438539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989691
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992105
Bank_Level_Parallism = 1.060160
Bank_Level_Parallism_Col = 1.060756
Bank_Level_Parallism_Ready = 1.007437
write_to_read_ratio_blp_rw_average = 0.983881
GrpLevelPara = 1.060756 

BW Util details:
bwutil = 0.000508 
total_CMD = 3438539 
util_bw = 1748 
Wasted_Col = 1486 
Wasted_Row = 24 
Idle = 3435281 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1408 
rwq = 0 
CCDLc_limit_alone = 1408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3438539 
n_nop = 3436781 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1732 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 776 
total_req = 1748 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1748 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000511 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002230 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00222973

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2014, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 2190, Miss = 36, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 2354, Miss = 8, Miss_rate = 0.003, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 1122, Miss = 8, Miss_rate = 0.007, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 994, Miss = 8, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 866, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 64644
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.0084
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55316
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 55344
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=64644
icnt_total_pkts_simt_to_mem=64644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 64644
Req_Network_cycles = 4579327
Req_Network_injected_packets_per_cycle =       0.0141 
Req_Network_conflicts_per_cycle =       0.0038
Req_Network_conflicts_per_cycle_util =       0.7317
Req_Bank_Level_Parallism =       2.7231
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0024
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 64644
Reply_Network_cycles = 4579327
Reply_Network_injected_packets_per_cycle =        0.0141
Reply_Network_conflicts_per_cycle =        0.0699
Reply_Network_conflicts_per_cycle_util =      13.0547
Reply_Bank_Level_Parallism =       2.6361
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0072
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 46 min, 0 sec (13560 sec)
gpgpu_simulation_rate = 61230 (inst/sec)
gpgpu_simulation_rate = 337 (cycle/sec)
gpgpu_silicon_slowdown = 3359050x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
