static void __init exynos5260_clk_aud_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = aud_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(aud_mux_clks);\r\ncmu.div_clks = aud_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(aud_div_clks);\r\ncmu.gate_clks = aud_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(aud_gate_clks);\r\ncmu.nr_clk_ids = AUD_NR_CLK;\r\ncmu.clk_regs = aud_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(aud_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_disp_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = disp_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(disp_mux_clks);\r\ncmu.div_clks = disp_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(disp_div_clks);\r\ncmu.gate_clks = disp_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(disp_gate_clks);\r\ncmu.nr_clk_ids = DISP_NR_CLK;\r\ncmu.clk_regs = disp_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(disp_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_egl_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.pll_clks = egl_pll_clks;\r\ncmu.nr_pll_clks = ARRAY_SIZE(egl_pll_clks);\r\ncmu.mux_clks = egl_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(egl_mux_clks);\r\ncmu.div_clks = egl_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(egl_div_clks);\r\ncmu.nr_clk_ids = EGL_NR_CLK;\r\ncmu.clk_regs = egl_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(egl_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_fsys_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = fsys_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(fsys_mux_clks);\r\ncmu.gate_clks = fsys_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(fsys_gate_clks);\r\ncmu.nr_clk_ids = FSYS_NR_CLK;\r\ncmu.clk_regs = fsys_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(fsys_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_g2d_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = g2d_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(g2d_mux_clks);\r\ncmu.div_clks = g2d_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(g2d_div_clks);\r\ncmu.gate_clks = g2d_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(g2d_gate_clks);\r\ncmu.nr_clk_ids = G2D_NR_CLK;\r\ncmu.clk_regs = g2d_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(g2d_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_g3d_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.pll_clks = g3d_pll_clks;\r\ncmu.nr_pll_clks = ARRAY_SIZE(g3d_pll_clks);\r\ncmu.mux_clks = g3d_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(g3d_mux_clks);\r\ncmu.div_clks = g3d_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(g3d_div_clks);\r\ncmu.gate_clks = g3d_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(g3d_gate_clks);\r\ncmu.nr_clk_ids = G3D_NR_CLK;\r\ncmu.clk_regs = g3d_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(g3d_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_gscl_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = gscl_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(gscl_mux_clks);\r\ncmu.div_clks = gscl_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(gscl_div_clks);\r\ncmu.gate_clks = gscl_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(gscl_gate_clks);\r\ncmu.nr_clk_ids = GSCL_NR_CLK;\r\ncmu.clk_regs = gscl_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(gscl_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_isp_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = isp_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(isp_mux_clks);\r\ncmu.div_clks = isp_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(isp_div_clks);\r\ncmu.gate_clks = isp_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(isp_gate_clks);\r\ncmu.nr_clk_ids = ISP_NR_CLK;\r\ncmu.clk_regs = isp_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(isp_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_kfc_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.pll_clks = kfc_pll_clks;\r\ncmu.nr_pll_clks = ARRAY_SIZE(kfc_pll_clks);\r\ncmu.mux_clks = kfc_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(kfc_mux_clks);\r\ncmu.div_clks = kfc_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(kfc_div_clks);\r\ncmu.nr_clk_ids = KFC_NR_CLK;\r\ncmu.clk_regs = kfc_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(kfc_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_mfc_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = mfc_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(mfc_mux_clks);\r\ncmu.div_clks = mfc_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(mfc_div_clks);\r\ncmu.gate_clks = mfc_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(mfc_gate_clks);\r\ncmu.nr_clk_ids = MFC_NR_CLK;\r\ncmu.clk_regs = mfc_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(mfc_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_mif_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.pll_clks = mif_pll_clks;\r\ncmu.nr_pll_clks = ARRAY_SIZE(mif_pll_clks);\r\ncmu.mux_clks = mif_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(mif_mux_clks);\r\ncmu.div_clks = mif_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(mif_div_clks);\r\ncmu.gate_clks = mif_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(mif_gate_clks);\r\ncmu.nr_clk_ids = MIF_NR_CLK;\r\ncmu.clk_regs = mif_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(mif_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_peri_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.mux_clks = peri_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(peri_mux_clks);\r\ncmu.div_clks = peri_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(peri_div_clks);\r\ncmu.gate_clks = peri_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(peri_gate_clks);\r\ncmu.nr_clk_ids = PERI_NR_CLK;\r\ncmu.clk_regs = peri_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(peri_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}\r\nstatic void __init exynos5260_clk_top_init(struct device_node *np)\r\n{\r\nstruct samsung_cmu_info cmu = { NULL };\r\ncmu.pll_clks = top_pll_clks;\r\ncmu.nr_pll_clks = ARRAY_SIZE(top_pll_clks);\r\ncmu.mux_clks = top_mux_clks;\r\ncmu.nr_mux_clks = ARRAY_SIZE(top_mux_clks);\r\ncmu.div_clks = top_div_clks;\r\ncmu.nr_div_clks = ARRAY_SIZE(top_div_clks);\r\ncmu.gate_clks = top_gate_clks;\r\ncmu.nr_gate_clks = ARRAY_SIZE(top_gate_clks);\r\ncmu.fixed_clks = fixed_rate_clks;\r\ncmu.nr_fixed_clks = ARRAY_SIZE(fixed_rate_clks);\r\ncmu.nr_clk_ids = TOP_NR_CLK;\r\ncmu.clk_regs = top_clk_regs;\r\ncmu.nr_clk_regs = ARRAY_SIZE(top_clk_regs);\r\nsamsung_cmu_register_one(np, &cmu);\r\n}
