// Seed: 2864355812
module module_0;
  always wait (1) $display(id_1 & id_1, 1, 1'd0 + id_1, 1);
  initial id_1 <= id_1;
  assign id_1 = 1'b0;
  id_4 :
  assert property (@* id_3) @(1 || id_2 == id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  xor primCall (id_2, id_3, id_4, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  id_10(
      (id_8), id_9
  );
endmodule
