<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r21093 - in	haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139: . pci
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2007-May/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r21093%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139%3A%20.%20pci&In-Reply-To=%3C200705091528.l49FSAUX003179%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002226.html">
   <LINK REL="Next"  HREF="002230.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r21093 - in	haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139: . pci</H1>
    <B>hugosantos at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r21093%20-%20in%0A%09haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139%3A%20.%20pci&In-Reply-To=%3C200705091528.l49FSAUX003179%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r21093 - in	haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139: . pci">hugosantos at mail.berlios.de
       </A><BR>
    <I>Wed May  9 17:28:10 CEST 2007</I>
    <P><UL>
        <LI>Previous message: <A HREF="002226.html">[Haiku-commits] r21092 - in haiku/trunk/src:	add-ons/kernel/drivers/network/ipro1000/dev/em	add-ons/kernel/drivers/network/pcnet/dev/le	libs/compat/freebsd_network	libs/compat/freebsd_network/compat/dev/mii	libs/compat/freebsd_network/compat/sys
</A></li>
        <LI>Next message: <A HREF="002230.html">[Haiku-commits] r21094 - in	haiku/trunk/src/libs/compat/freebsd_network: . compat/sys
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2227">[ date ]</a>
              <a href="thread.html#2227">[ thread ]</a>
              <a href="subject.html#2227">[ subject ]</a>
              <a href="author.html#2227">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: hugosantos
Date: 2007-05-09 17:27:48 +0200 (Wed, 09 May 2007)
New Revision: 21093
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=21093&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=21093&amp;view=rev</A>

Added:
   haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/
   haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/Jamfile
   haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/glue.c
   haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/if_rl.c
   haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/if_rlreg.h
Modified:
   haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/Jamfile
Log:
added FreeBSD 6.2's if_rl (rtl 8139) driver. Mostly original source, just a minimal change to protect the interrupt mask register to more freely enable and disable device interrupts. This driver is still not working, MII support is left, should come soon.


Modified: haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/Jamfile	2007-05-09 15:27:13 UTC (rev 21092)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/Jamfile	2007-05-09 15:27:48 UTC (rev 21093)
@@ -55,4 +55,4 @@
 #	rtl8139.settings :
 #	boot home config settings kernel drivers sample ;
 
-
+SubInclude HAIKU_TOP src add-ons kernel drivers network rtl8139 pci ;

Added: haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/Jamfile
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/Jamfile	2007-05-09 15:27:13 UTC (rev 21092)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/Jamfile	2007-05-09 15:27:48 UTC (rev 21093)
@@ -0,0 +1,15 @@
+SubDir HAIKU_TOP src add-ons kernel drivers network rtl8139 pci ;
+
+UsePrivateHeaders kernel net ;
+
+UseHeaders [ FDirName $(SUBDIR) .. ] : true ;
+UseHeaders [ FDirName $(HAIKU_TOP) src libs compat freebsd_network compat ] : true ;
+
+SubDirCcFlags [ FDefines _KERNEL=1 FBSD_DRIVER=1 ] ;
+
+KernelAddon rtl8139exp :
+	if_rl.c
+	glue.c
+	: libfreebsd_network.a
+	;
+

Added: haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/glue.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/glue.c	2007-05-09 15:27:13 UTC (rev 21092)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/glue.c	2007-05-09 15:27:48 UTC (rev 21093)
@@ -0,0 +1,23 @@
+#include &lt;sys/bus.h&gt;
+
+#include &lt;pci/if_rlreg.h&gt;
+
+HAIKU_FBSD_DRIVER_GLUE(rtl8139exp, rl, pci);
+HAIKU_DRIVER_REQUIREMENTS(0);
+
+int
+HAIKU_CHECK_DISABLE_INTERRUPTS(device_t dev) {
+	struct rl_softc *sc = device_get_softc(dev);
+
+	HAIKU_PROTECT_INTR_REGISTER(CSR_WRITE_2(sc, RL_IMR, 0));
+
+	/* we don't read the status register, so we just assume it was for us. */
+	return 1;
+}
+
+void
+HAIKU_REENABLE_INTERRUPTS(device_t dev)
+{
+	struct rl_softc *sc = device_get_softc(dev);
+	HAIKU_PROTECT_INTR_REGISTER(CSR_WRITE_2(sc, RL_IMR, RL_INTRS));
+}

Added: haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/if_rl.c
===================================================================
--- haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/if_rl.c	2007-05-09 15:27:13 UTC (rev 21092)
+++ haiku/trunk/src/add-ons/kernel/drivers/network/rtl8139/pci/if_rl.c	2007-05-09 15:27:48 UTC (rev 21093)
@@ -0,0 +1,1808 @@
+/*-
+ * Copyright (c) 1997, 1998
+ *	Bill Paul &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">wpaul at ctr.columbia.edu</A>&gt;.  All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice, this list of conditions and the following disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ * 3. All advertising materials mentioning features or use of this software
+ *    must display the following acknowledgement:
+ *	This product includes software developed by Bill Paul.
+ * 4. Neither the name of the author nor the names of any co-contributors
+ *    may be used to endorse or promote products derived from this software
+ *    without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD
+ * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
+ * THE POSSIBILITY OF SUCH DAMAGE.
+ */
+
+#include &lt;sys/cdefs.h&gt;
+__FBSDID(&quot;$FreeBSD: src/sys/pci/if_rl.c,v 1.152.2.6 2006/10/13 07:39:25 glebius Exp $&quot;);
+
+/*
+ * RealTek 8129/8139 PCI NIC driver
+ *
+ * Supports several extremely cheap PCI 10/100 adapters based on
+ * the RealTek chipset. Datasheets can be obtained from
+ * www.realtek.com.tw.
+ *
+ * Written by Bill Paul &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">wpaul at ctr.columbia.edu</A>&gt;
+ * Electrical Engineering Department
+ * Columbia University, New York City
+ */
+/*
+ * The RealTek 8139 PCI NIC redefines the meaning of 'low end.' This is
+ * probably the worst PCI ethernet controller ever made, with the possible
+ * exception of the FEAST chip made by SMC. The 8139 supports bus-master
+ * DMA, but it has a terrible interface that nullifies any performance
+ * gains that bus-master DMA usually offers.
+ *
+ * For transmission, the chip offers a series of four TX descriptor
+ * registers. Each transmit frame must be in a contiguous buffer, aligned
+ * on a longword (32-bit) boundary. This means we almost always have to
+ * do mbuf copies in order to transmit a frame, except in the unlikely
+ * case where a) the packet fits into a single mbuf, and b) the packet
+ * is 32-bit aligned within the mbuf's data area. The presence of only
+ * four descriptor registers means that we can never have more than four
+ * packets queued for transmission at any one time.
+ *
+ * Reception is not much better. The driver has to allocate a single large
+ * buffer area (up to 64K in size) into which the chip will DMA received
+ * frames. Because we don't know where within this region received packets
+ * will begin or end, we have no choice but to copy data from the buffer
+ * area into mbufs in order to pass the packets up to the higher protocol
+ * levels.
+ *
+ * It's impossible given this rotten design to really achieve decent
+ * performance at 100Mbps, unless you happen to have a 400Mhz PII or
+ * some equally overmuscled CPU to drive it.
+ *
+ * On the bright side, the 8139 does have a built-in PHY, although
+ * rather than using an MDIO serial interface like most other NICs, the
+ * PHY registers are directly accessible through the 8139's register
+ * space. The 8139 supports autonegotiation, as well as a 64-bit multicast
+ * filter.
+ *
+ * The 8129 chip is an older version of the 8139 that uses an external PHY
+ * chip. The 8129 has a serial MDIO interface for accessing the MII where
+ * the 8139 lets you directly access the on-board PHY registers. We need
+ * to select which interface to use depending on the chip type.
+ */
+
+#ifdef HAVE_KERNEL_OPTION_HEADERS
+#include &quot;opt_device_polling.h&quot;
+#endif
+
+#include &lt;sys/param.h&gt;
+#include &lt;sys/endian.h&gt;
+#include &lt;sys/systm.h&gt;
+#include &lt;sys/sockio.h&gt;
+#include &lt;sys/mbuf.h&gt;
+#include &lt;sys/malloc.h&gt;
+#include &lt;sys/kernel.h&gt;
+#include &lt;sys/module.h&gt;
+#include &lt;sys/socket.h&gt;
+
+#include &lt;net/if.h&gt;
+#include &lt;net/if_arp.h&gt;
+#include &lt;net/ethernet.h&gt;
+#include &lt;net/if_dl.h&gt;
+#include &lt;net/if_media.h&gt;
+#include &lt;net/if_types.h&gt;
+
+#include &lt;net/bpf.h&gt;
+
+#include &lt;machine/bus.h&gt;
+#include &lt;machine/resource.h&gt;
+#include &lt;sys/bus.h&gt;
+#include &lt;sys/rman.h&gt;
+
+#include &lt;dev/mii/mii.h&gt;
+#include &lt;dev/mii/miivar.h&gt;
+
+#include &lt;dev/pci/pcireg.h&gt;
+#include &lt;dev/pci/pcivar.h&gt;
+
+MODULE_DEPEND(rl, pci, 1, 1, 1);
+MODULE_DEPEND(rl, ether, 1, 1, 1);
+MODULE_DEPEND(rl, miibus, 1, 1, 1);
+
+/* &quot;controller miibus0&quot; required.  See GENERIC if you get errors here. */
+#include &quot;miibus_if.h&quot;
+
+/*
+ * Default to using PIO access for this driver. On SMP systems,
+ * there appear to be problems with memory mapped mode: it looks like
+ * doing too many memory mapped access back to back in rapid succession
+ * can hang the bus. I'm inclined to blame this on crummy design/construction
+ * on the part of RealTek. Memory mapped mode does appear to work on
+ * uniprocessor systems though.
+ */
+#define RL_USEIOSPACE
+
+#include &lt;pci/if_rlreg.h&gt;
+
+/*
+ * Various supported device vendors/types and their names.
+ */
+static struct rl_type rl_devs[] = {
+	{ RT_VENDORID, RT_DEVICEID_8129, RL_8129,
+		&quot;RealTek 8129 10/100BaseTX&quot; },
+	{ RT_VENDORID, RT_DEVICEID_8139, RL_8139,
+		&quot;RealTek 8139 10/100BaseTX&quot; },
+	{ RT_VENDORID, RT_DEVICEID_8138, RL_8139,
+		&quot;RealTek 8139 10/100BaseTX CardBus&quot; },
+	{ RT_VENDORID, RT_DEVICEID_8100, RL_8139,
+		&quot;RealTek 8100 10/100BaseTX&quot; },
+	{ ACCTON_VENDORID, ACCTON_DEVICEID_5030, RL_8139,
+		&quot;Accton MPX 5030/5038 10/100BaseTX&quot; },
+	{ DELTA_VENDORID, DELTA_DEVICEID_8139, RL_8139,
+		&quot;Delta Electronics 8139 10/100BaseTX&quot; },
+	{ ADDTRON_VENDORID, ADDTRON_DEVICEID_8139, RL_8139,
+		&quot;Addtron Technolgy 8139 10/100BaseTX&quot; },
+	{ DLINK_VENDORID, DLINK_DEVICEID_530TXPLUS, RL_8139,
+		&quot;D-Link DFE-530TX+ 10/100BaseTX&quot; },
+	{ DLINK_VENDORID, DLINK_DEVICEID_690TXD, RL_8139,
+		&quot;D-Link DFE-690TXD 10/100BaseTX&quot; },
+	{ NORTEL_VENDORID, ACCTON_DEVICEID_5030, RL_8139,
+		&quot;Nortel Networks 10/100BaseTX&quot; },
+	{ COREGA_VENDORID, COREGA_DEVICEID_FETHERCBTXD, RL_8139,
+		&quot;Corega FEther CB-TXD&quot; },
+	{ COREGA_VENDORID, COREGA_DEVICEID_FETHERIICBTXD, RL_8139,
+		&quot;Corega FEtherII CB-TXD&quot; },
+	{ PEPPERCON_VENDORID, PEPPERCON_DEVICEID_ROLF, RL_8139,
+		&quot;Peppercon AG ROL-F&quot; },
+	{ PLANEX_VENDORID, PLANEX_DEVICEID_FNW3800TX, RL_8139,
+		&quot;Planex FNW-3800-TX&quot; },
+	{ CP_VENDORID, RT_DEVICEID_8139, RL_8139,
+		&quot;Compaq HNE-300&quot; },
+	{ LEVEL1_VENDORID, LEVEL1_DEVICEID_FPC0106TX, RL_8139,
+		&quot;LevelOne FPC-0106TX&quot; },
+	{ EDIMAX_VENDORID, EDIMAX_DEVICEID_EP4103DL, RL_8139,
+		&quot;Edimax EP-4103DL CardBus&quot; },
+	{ 0, 0, 0, NULL }
+};
+
+static int rl_attach(device_t);
+static int rl_detach(device_t);
+static void rl_dma_map_rxbuf(void *, bus_dma_segment_t *, int, int);
+static void rl_dma_map_txbuf(void *, bus_dma_segment_t *, int, int);
+static void rl_eeprom_putbyte(struct rl_softc *, int);
+static void rl_eeprom_getword(struct rl_softc *, int, uint16_t *);
+static int rl_encap(struct rl_softc *, struct mbuf * );
+static int rl_list_tx_init(struct rl_softc *);
+static int rl_ifmedia_upd(struct ifnet *);
+static void rl_ifmedia_sts(struct ifnet *, struct ifmediareq *);
+static int rl_ioctl(struct ifnet *, u_long, caddr_t);
+static void rl_intr(void *);
+static void rl_init(void *);
+static void rl_init_locked(struct rl_softc *sc);
+static void rl_mii_send(struct rl_softc *, uint32_t, int);
+static void rl_mii_sync(struct rl_softc *);
+static int rl_mii_readreg(struct rl_softc *, struct rl_mii_frame *);
+static int rl_mii_writereg(struct rl_softc *, struct rl_mii_frame *);
+static int rl_miibus_readreg(device_t, int, int);
+static void rl_miibus_statchg(device_t);
+static int rl_miibus_writereg(device_t, int, int, int);
+#ifdef DEVICE_POLLING
+static void rl_poll(struct ifnet *ifp, enum poll_cmd cmd, int count);
+static void rl_poll_locked(struct ifnet *ifp, enum poll_cmd cmd, int count);
+#endif
+static int rl_probe(device_t);
+static void rl_read_eeprom(struct rl_softc *, uint8_t *, int, int, int);
+static void rl_reset(struct rl_softc *);
+static int rl_resume(device_t);
+static void rl_rxeof(struct rl_softc *);
+static void rl_setmulti(struct rl_softc *);
+static void rl_shutdown(device_t);
+static void rl_start(struct ifnet *);
+static void rl_start_locked(struct ifnet *);
+static void rl_stop(struct rl_softc *);
+static int rl_suspend(device_t);
+static void rl_tick(void *);
+static void rl_txeof(struct rl_softc *);
+static void rl_watchdog(struct ifnet *);
+
+#ifdef RL_USEIOSPACE
+#define RL_RES			SYS_RES_IOPORT
+#define RL_RID			RL_PCI_LOIO
+#else
+#define RL_RES			SYS_RES_MEMORY
+#define RL_RID			RL_PCI_LOMEM
+#endif
+
+static device_method_t rl_methods[] = {
+	/* Device interface */
+	DEVMETHOD(device_probe,		rl_probe),
+	DEVMETHOD(device_attach,	rl_attach),
+	DEVMETHOD(device_detach,	rl_detach),
+	DEVMETHOD(device_suspend,	rl_suspend),
+	DEVMETHOD(device_resume,	rl_resume),
+	DEVMETHOD(device_shutdown,	rl_shutdown),
+
+	/* bus interface */
+	DEVMETHOD(bus_print_child,	bus_generic_print_child),
+	DEVMETHOD(bus_driver_added,	bus_generic_driver_added),
+
+	/* MII interface */
+	DEVMETHOD(miibus_readreg,	rl_miibus_readreg),
+	DEVMETHOD(miibus_writereg,	rl_miibus_writereg),
+	DEVMETHOD(miibus_statchg,	rl_miibus_statchg),
+
+	{ 0, 0 }
+};
+
+static driver_t rl_driver = {
+	&quot;rl&quot;,
+	rl_methods,
+	sizeof(struct rl_softc)
+};
+
+static devclass_t rl_devclass;
+
+DRIVER_MODULE(rl, pci, rl_driver, rl_devclass, 0, 0);
+DRIVER_MODULE(rl, cardbus, rl_driver, rl_devclass, 0, 0);
+DRIVER_MODULE(miibus, rl, miibus_driver, miibus_devclass, 0, 0);
+
+#define EE_SET(x)					\
+	CSR_WRITE_1(sc, RL_EECMD,			\
+		CSR_READ_1(sc, RL_EECMD) | x)
+
+#define EE_CLR(x)					\
+	CSR_WRITE_1(sc, RL_EECMD,			\
+		CSR_READ_1(sc, RL_EECMD) &amp; ~x)
+
+static void
+rl_dma_map_rxbuf(void *arg, bus_dma_segment_t *segs, int nseg, int error)
+{
+	struct rl_softc *sc = arg;
+
+	CSR_WRITE_4(sc, RL_RXADDR, segs-&gt;ds_addr &amp; 0xFFFFFFFF);
+}
+
+static void
+rl_dma_map_txbuf(void *arg, bus_dma_segment_t *segs, int nseg, int error)
+{
+	struct rl_softc *sc = arg;
+
+	CSR_WRITE_4(sc, RL_CUR_TXADDR(sc), segs-&gt;ds_addr &amp; 0xFFFFFFFF);
+}
+
+/*
+ * Send a read command and address to the EEPROM, check for ACK.
+ */
+static void
+rl_eeprom_putbyte(struct rl_softc *sc, int addr)
+{
+	register int		d, i;
+
+	d = addr | sc-&gt;rl_eecmd_read;
+
+	/*
+	 * Feed in each bit and strobe the clock.
+	 */
+	for (i = 0x400; i; i &gt;&gt;= 1) {
+		if (d &amp; i) {
+			EE_SET(RL_EE_DATAIN);
+		} else {
+			EE_CLR(RL_EE_DATAIN);
+		}
+		DELAY(100);
+		EE_SET(RL_EE_CLK);
+		DELAY(150);
+		EE_CLR(RL_EE_CLK);
+		DELAY(100);
+	}
+}
+
+/*
+ * Read a word of data stored in the EEPROM at address 'addr.'
+ */
+static void
+rl_eeprom_getword(struct rl_softc *sc, int addr, uint16_t *dest)
+{
+	register int		i;
+	uint16_t		word = 0;
+
+	/* Enter EEPROM access mode. */
+	CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_PROGRAM|RL_EE_SEL);
+
+	/*
+	 * Send address of word we want to read.
+	 */
+	rl_eeprom_putbyte(sc, addr);
+
+	CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_PROGRAM|RL_EE_SEL);
+
+	/*
+	 * Start reading bits from EEPROM.
+	 */
+	for (i = 0x8000; i; i &gt;&gt;= 1) {
+		EE_SET(RL_EE_CLK);
+		DELAY(100);
+		if (CSR_READ_1(sc, RL_EECMD) &amp; RL_EE_DATAOUT)
+			word |= i;
+		EE_CLR(RL_EE_CLK);
+		DELAY(100);
+	}
+
+	/* Turn off EEPROM access mode. */
+	CSR_WRITE_1(sc, RL_EECMD, RL_EEMODE_OFF);
+
+	*dest = word;
+}
+
+/*
+ * Read a sequence of words from the EEPROM.
+ */
+static void
+rl_read_eeprom(struct rl_softc *sc, uint8_t *dest, int off, int cnt, int swap)
+{
+	int			i;
+	uint16_t		word = 0, *ptr;
+
+	for (i = 0; i &lt; cnt; i++) {
+		rl_eeprom_getword(sc, off + i, &amp;word);
+		ptr = (uint16_t *)(dest + (i * 2));
+		if (swap)
+			*ptr = ntohs(word);
+		else
+			*ptr = word;
+	}
+}
+
+/*
+ * MII access routines are provided for the 8129, which
+ * doesn't have a built-in PHY. For the 8139, we fake things
+ * up by diverting rl_phy_readreg()/rl_phy_writereg() to the
+ * direct access PHY registers.
+ */
+#define MII_SET(x)					\
+	CSR_WRITE_1(sc, RL_MII,				\
+		CSR_READ_1(sc, RL_MII) | (x))
+
+#define MII_CLR(x)					\
+	CSR_WRITE_1(sc, RL_MII,				\
+		CSR_READ_1(sc, RL_MII) &amp; ~(x))
+
+/*
+ * Sync the PHYs by setting data bit and strobing the clock 32 times.
+ */
+static void
+rl_mii_sync(struct rl_softc *sc)
+{
+	register int		i;
+
+	MII_SET(RL_MII_DIR|RL_MII_DATAOUT);
+
+	for (i = 0; i &lt; 32; i++) {
+		MII_SET(RL_MII_CLK);
+		DELAY(1);
+		MII_CLR(RL_MII_CLK);
+		DELAY(1);
+	}
+}
+
+/*
+ * Clock a series of bits through the MII.
+ */
+static void
+rl_mii_send(struct rl_softc *sc, uint32_t bits, int cnt)
+{
+	int			i;
+
+	MII_CLR(RL_MII_CLK);
+
+	for (i = (0x1 &lt;&lt; (cnt - 1)); i; i &gt;&gt;= 1) {
+		if (bits &amp; i) {
+			MII_SET(RL_MII_DATAOUT);
+		} else {
+			MII_CLR(RL_MII_DATAOUT);
+		}
+		DELAY(1);
+		MII_CLR(RL_MII_CLK);
+		DELAY(1);
+		MII_SET(RL_MII_CLK);
+	}
+}
+
+/*
+ * Read an PHY register through the MII.
+ */
+static int
+rl_mii_readreg(struct rl_softc *sc, struct rl_mii_frame *frame)
+{
+	int			i, ack;
+
+	/* Set up frame for RX. */
+	frame-&gt;mii_stdelim = RL_MII_STARTDELIM;
+	frame-&gt;mii_opcode = RL_MII_READOP;
+	frame-&gt;mii_turnaround = 0;
+	frame-&gt;mii_data = 0;
+
+	CSR_WRITE_2(sc, RL_MII, 0);
+
+	/* Turn on data xmit. */
+	MII_SET(RL_MII_DIR);
+
+	rl_mii_sync(sc);
+
+	/* Send command/address info. */
+	rl_mii_send(sc, frame-&gt;mii_stdelim, 2);
+	rl_mii_send(sc, frame-&gt;mii_opcode, 2);
+	rl_mii_send(sc, frame-&gt;mii_phyaddr, 5);
+	rl_mii_send(sc, frame-&gt;mii_regaddr, 5);
+
+	/* Idle bit */
+	MII_CLR((RL_MII_CLK|RL_MII_DATAOUT));
+	DELAY(1);
+	MII_SET(RL_MII_CLK);
+	DELAY(1);
+
+	/* Turn off xmit. */
+	MII_CLR(RL_MII_DIR);
+
+	/* Check for ack */
+	MII_CLR(RL_MII_CLK);
+	DELAY(1);
+	ack = CSR_READ_2(sc, RL_MII) &amp; RL_MII_DATAIN;
+	MII_SET(RL_MII_CLK);
+	DELAY(1);
+
+	/*
+	 * Now try reading data bits. If the ack failed, we still
+	 * need to clock through 16 cycles to keep the PHY(s) in sync.
+	 */
+	if (ack) {
+		for(i = 0; i &lt; 16; i++) {
+			MII_CLR(RL_MII_CLK);
+			DELAY(1);
+			MII_SET(RL_MII_CLK);
+			DELAY(1);
+		}
+		goto fail;
+	}
+
+	for (i = 0x8000; i; i &gt;&gt;= 1) {
+		MII_CLR(RL_MII_CLK);
+		DELAY(1);
+		if (!ack) {
+			if (CSR_READ_2(sc, RL_MII) &amp; RL_MII_DATAIN)
+				frame-&gt;mii_data |= i;
+			DELAY(1);
+		}
+		MII_SET(RL_MII_CLK);
+		DELAY(1);
+	}
+
+fail:
+	MII_CLR(RL_MII_CLK);
+	DELAY(1);
+	MII_SET(RL_MII_CLK);
+	DELAY(1);
+
+	return (ack ? 1 : 0);
+}
+
+/*
+ * Write to a PHY register through the MII.
+ */
+static int
+rl_mii_writereg(struct rl_softc *sc, struct rl_mii_frame *frame)
+{
+
+	/* Set up frame for TX. */
+	frame-&gt;mii_stdelim = RL_MII_STARTDELIM;
+	frame-&gt;mii_opcode = RL_MII_WRITEOP;
+	frame-&gt;mii_turnaround = RL_MII_TURNAROUND;
+
+	/* Turn on data output. */
+	MII_SET(RL_MII_DIR);
+
+	rl_mii_sync(sc);
+
+	rl_mii_send(sc, frame-&gt;mii_stdelim, 2);
+	rl_mii_send(sc, frame-&gt;mii_opcode, 2);
+	rl_mii_send(sc, frame-&gt;mii_phyaddr, 5);
+	rl_mii_send(sc, frame-&gt;mii_regaddr, 5);
+	rl_mii_send(sc, frame-&gt;mii_turnaround, 2);
+	rl_mii_send(sc, frame-&gt;mii_data, 16);
+
+	/* Idle bit. */
+	MII_SET(RL_MII_CLK);
+	DELAY(1);
+	MII_CLR(RL_MII_CLK);
+	DELAY(1);
+
+	/* Turn off xmit. */
+	MII_CLR(RL_MII_DIR);
+
+	return (0);
+}
+
+static int
+rl_miibus_readreg(device_t dev, int phy, int reg)
+{
+	struct rl_softc		*sc;
+	struct rl_mii_frame	frame;
+	uint16_t		rval = 0;
+	uint16_t		rl8139_reg = 0;
+
+	sc = device_get_softc(dev);
+
+	if (sc-&gt;rl_type == RL_8139) {
+		/* Pretend the internal PHY is only at address 0 */
+		if (phy) {
+			return (0);
+		}
+		switch (reg) {
+		case MII_BMCR:
+			rl8139_reg = RL_BMCR;
+			break;
+		case MII_BMSR:
+			rl8139_reg = RL_BMSR;
+			break;
+		case MII_ANAR:
+			rl8139_reg = RL_ANAR;
+			break;
+		case MII_ANER:
+			rl8139_reg = RL_ANER;
+			break;
+		case MII_ANLPAR:
+			rl8139_reg = RL_LPAR;
+			break;
+		case MII_PHYIDR1:
+		case MII_PHYIDR2:
+			return (0);
+		/*
+		 * Allow the rlphy driver to read the media status
+		 * register. If we have a link partner which does not
+		 * support NWAY, this is the register which will tell
+		 * us the results of parallel detection.
+		 */
+		case RL_MEDIASTAT:
+			rval = CSR_READ_1(sc, RL_MEDIASTAT);
+			return (rval);
+		default:
+			device_printf(sc-&gt;rl_dev, &quot;bad phy register\n&quot;);
+			return (0);
+		}
+		rval = CSR_READ_2(sc, rl8139_reg);
+		return (rval);
+	}
+
+	bzero((char *)&amp;frame, sizeof(frame));
+	frame.mii_phyaddr = phy;
+	frame.mii_regaddr = reg;
+	rl_mii_readreg(sc, &amp;frame);
+
+	return (frame.mii_data);
+}
+
+static int
+rl_miibus_writereg(device_t dev, int phy, int reg, int data)
+{
+	struct rl_softc		*sc;
+	struct rl_mii_frame	frame;
+	uint16_t		rl8139_reg = 0;
+
+	sc = device_get_softc(dev);
+
+	if (sc-&gt;rl_type == RL_8139) {
+		/* Pretend the internal PHY is only at address 0 */
+		if (phy) {
+			return (0);
+		}
+		switch (reg) {
+		case MII_BMCR:
+			rl8139_reg = RL_BMCR;
+			break;
+		case MII_BMSR:
+			rl8139_reg = RL_BMSR;
+			break;
+		case MII_ANAR:
+			rl8139_reg = RL_ANAR;
+			break;
+		case MII_ANER:
+			rl8139_reg = RL_ANER;
+			break;
+		case MII_ANLPAR:
+			rl8139_reg = RL_LPAR;
+			break;
+		case MII_PHYIDR1:
+		case MII_PHYIDR2:
+			return (0);
+			break;
+		default:
+			device_printf(sc-&gt;rl_dev, &quot;bad phy register\n&quot;);
+			return (0);
+		}
+		CSR_WRITE_2(sc, rl8139_reg, data);
+		return (0);
+	}
+
+	bzero((char *)&amp;frame, sizeof(frame));
+	frame.mii_phyaddr = phy;
+	frame.mii_regaddr = reg;
+	frame.mii_data = data;
+	rl_mii_writereg(sc, &amp;frame);
+
+	return (0);
+}
+
+static void
+rl_miibus_statchg(device_t dev)
+{
+}
+
+/*
+ * Program the 64-bit multicast hash filter.
+ */
+static void
+rl_setmulti(struct rl_softc *sc)
+{
+	struct ifnet		*ifp = sc-&gt;rl_ifp;
+	int			h = 0;
+	uint32_t		hashes[2] = { 0, 0 };
+	struct ifmultiaddr	*ifma;
+	uint32_t		rxfilt;
+	int			mcnt = 0;
+
+	RL_LOCK_ASSERT(sc);
+
+	rxfilt = CSR_READ_4(sc, RL_RXCFG);
+
+	if (ifp-&gt;if_flags &amp; IFF_ALLMULTI || ifp-&gt;if_flags &amp; IFF_PROMISC) {
+		rxfilt |= RL_RXCFG_RX_MULTI;
+		CSR_WRITE_4(sc, RL_RXCFG, rxfilt);
+		CSR_WRITE_4(sc, RL_MAR0, 0xFFFFFFFF);
+		CSR_WRITE_4(sc, RL_MAR4, 0xFFFFFFFF);
+		return;
+	}
+
+	/* first, zot all the existing hash bits */
+	CSR_WRITE_4(sc, RL_MAR0, 0);
+	CSR_WRITE_4(sc, RL_MAR4, 0);
+
+	/* now program new ones */
+	IF_ADDR_LOCK(ifp);
+	TAILQ_FOREACH(ifma, &amp;ifp-&gt;if_multiaddrs, ifma_link) {
+		if (ifma-&gt;ifma_addr-&gt;sa_family != AF_LINK)
+			continue;
+		h = ether_crc32_be(LLADDR((struct sockaddr_dl *)
+		    ifma-&gt;ifma_addr), ETHER_ADDR_LEN) &gt;&gt; 26;
+		if (h &lt; 32)
+			hashes[0] |= (1 &lt;&lt; h);
+		else
+			hashes[1] |= (1 &lt;&lt; (h - 32));
+		mcnt++;
+	}
+	IF_ADDR_UNLOCK(ifp);
+
+	if (mcnt)
+		rxfilt |= RL_RXCFG_RX_MULTI;
+	else
+		rxfilt &amp;= ~RL_RXCFG_RX_MULTI;
+
+	CSR_WRITE_4(sc, RL_RXCFG, rxfilt);
+	CSR_WRITE_4(sc, RL_MAR0, hashes[0]);
+	CSR_WRITE_4(sc, RL_MAR4, hashes[1]);
+}
+
+static void
+rl_reset(struct rl_softc *sc)
+{
+	register int		i;
+
+	RL_LOCK_ASSERT(sc);
+
+	CSR_WRITE_1(sc, RL_COMMAND, RL_CMD_RESET);
+
+	for (i = 0; i &lt; RL_TIMEOUT; i++) {
+		DELAY(10);
+		if (!(CSR_READ_1(sc, RL_COMMAND) &amp; RL_CMD_RESET))
+			break;
+	}
+	if (i == RL_TIMEOUT)
+		device_printf(sc-&gt;rl_dev, &quot;reset never completed!\n&quot;);
+}
+
+/*
+ * Probe for a RealTek 8129/8139 chip. Check the PCI vendor and device
+ * IDs against our list and return a device name if we find a match.
+ */
+static int
+rl_probe(device_t dev)
+{
+	struct rl_softc		*sc;
+	struct rl_type		*t = rl_devs;
+	int			rid;
+	uint32_t		hwrev;
+
+	sc = device_get_softc(dev);
+
+	while (t-&gt;rl_name != NULL) {
+		if ((pci_get_vendor(dev) == t-&gt;rl_vid) &amp;&amp;
+		    (pci_get_device(dev) == t-&gt;rl_did)) {
+			/*
+			 * Temporarily map the I/O space
+			 * so we can read the chip ID register.
+			 */
+			rid = RL_RID;
+			sc-&gt;rl_res = bus_alloc_resource_any(dev, RL_RES, &amp;rid,
+			    RF_ACTIVE);
+			if (sc-&gt;rl_res == NULL) {
+				device_printf(dev,
+				    &quot;couldn't map ports/memory\n&quot;);
+				return (ENXIO);
+			}
+			sc-&gt;rl_btag = rman_get_bustag(sc-&gt;rl_res);
+			sc-&gt;rl_bhandle = rman_get_bushandle(sc-&gt;rl_res);
+
+			hwrev = CSR_READ_4(sc, RL_TXCFG) &amp; RL_TXCFG_HWREV;
+			bus_release_resource(dev, RL_RES, RL_RID, sc-&gt;rl_res);
+
+			/* Don't attach to 8139C+ or 8169/8110 chips. */
+			if (hwrev == RL_HWREV_8139CPLUS ||
+			    (hwrev == RL_HWREV_8169 &amp;&amp;
+			    t-&gt;rl_did == RT_DEVICEID_8169) ||
+			    hwrev == RL_HWREV_8169S ||
+			    hwrev == RL_HWREV_8110S) {
+				t++;
+				continue;
+			}
+
+			device_set_desc(dev, t-&gt;rl_name);
+			return (BUS_PROBE_DEFAULT);
+		}
+		t++;
+	}
+
+	return (ENXIO);
+}
+
+/*
+ * Attach the interface. Allocate softc structures, do ifmedia
+ * setup and ethernet/BPF attach.
+ */
+static int
+rl_attach(device_t dev)
+{
+	uint8_t			eaddr[ETHER_ADDR_LEN];
+	uint16_t		as[3];
+	struct ifnet		*ifp;
+	struct rl_softc		*sc;
+	struct rl_type		*t;
+	int			error = 0, i, rid;
+	int			unit;
+	uint16_t		rl_did = 0;
+
+	sc = device_get_softc(dev);
+	unit = device_get_unit(dev);
+	sc-&gt;rl_dev = dev;
+
+	mtx_init(&amp;sc-&gt;rl_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK,
+	    MTX_DEF);
+	callout_init_mtx(&amp;sc-&gt;rl_stat_callout, &amp;sc-&gt;rl_mtx, 0);
+
+	pci_enable_busmaster(dev);
+
+	/* Map control/status registers. */
+	rid = RL_RID;
+	sc-&gt;rl_res = bus_alloc_resource_any(dev, RL_RES, &amp;rid, RF_ACTIVE);
+
+	if (sc-&gt;rl_res == NULL) {
+		device_printf(dev, &quot;couldn't map ports/memory\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+#ifdef notdef
+	/*
+	 * Detect the Realtek 8139B. For some reason, this chip is very
+	 * unstable when left to autoselect the media
+	 * The best workaround is to set the device to the required
+	 * media type or to set it to the 10 Meg speed.
+	 */
+	if ((rman_get_end(sc-&gt;rl_res) - rman_get_start(sc-&gt;rl_res)) == 0xFF)
+		device_printf(dev,
+&quot;Realtek 8139B detected. Warning, this may be unstable in autoselect mode\n&quot;);
+#endif
+
+	sc-&gt;rl_btag = rman_get_bustag(sc-&gt;rl_res);
+	sc-&gt;rl_bhandle = rman_get_bushandle(sc-&gt;rl_res);
+
+	/* Allocate interrupt */
+	rid = 0;
+	sc-&gt;rl_irq = bus_alloc_resource_any(dev, SYS_RES_IRQ, &amp;rid,
+	    RF_SHAREABLE | RF_ACTIVE);
+
+	if (sc-&gt;rl_irq == NULL) {
+		device_printf(dev, &quot;couldn't map interrupt\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	/*
+	 * Reset the adapter. Only take the lock here as it's needed in
+	 * order to call rl_reset().
+	 */
+	RL_LOCK(sc);
+	rl_reset(sc);
+	RL_UNLOCK(sc);
+
+	sc-&gt;rl_eecmd_read = RL_EECMD_READ_6BIT;
+	rl_read_eeprom(sc, (uint8_t *)&amp;rl_did, 0, 1, 0);
+	if (rl_did != 0x8129)
+		sc-&gt;rl_eecmd_read = RL_EECMD_READ_8BIT;
+
+	/*
+	 * Get station address from the EEPROM.
+	 */
+	rl_read_eeprom(sc, (uint8_t *)as, RL_EE_EADDR, 3, 0);
+	for (i = 0; i &lt; 3; i++) {
+		eaddr[(i * 2) + 0] = as[i] &amp; 0xff;
+		eaddr[(i * 2) + 1] = as[i] &gt;&gt; 8;
+	}
+
+	/*
+	 * Now read the exact device type from the EEPROM to find
+	 * out if it's an 8129 or 8139.
+	 */
+	rl_read_eeprom(sc, (uint8_t *)&amp;rl_did, RL_EE_PCI_DID, 1, 0);
+
+	t = rl_devs;
+	sc-&gt;rl_type = 0;
+	while(t-&gt;rl_name != NULL) {
+		if (rl_did == t-&gt;rl_did) {
+			sc-&gt;rl_type = t-&gt;rl_basetype;
+			break;
+		}
+		t++;
+	}
+
+	if (sc-&gt;rl_type == 0) {
+		device_printf(dev, &quot;unknown device ID: %x\n&quot;, rl_did);
+		error = ENXIO;
+		goto fail;
+	}
+
+	/*
+	 * Allocate the parent bus DMA tag appropriate for PCI.
+	 */
+#define RL_NSEG_NEW 32
+	error = bus_dma_tag_create(NULL,	/* parent */
+			1, 0,			/* alignment, boundary */
+			BUS_SPACE_MAXADDR_32BIT,/* lowaddr */
+			BUS_SPACE_MAXADDR,	/* highaddr */
+			NULL, NULL,		/* filter, filterarg */
+			MAXBSIZE, RL_NSEG_NEW,	/* maxsize, nsegments */
+			BUS_SPACE_MAXSIZE_32BIT,/* maxsegsize */
+			BUS_DMA_ALLOCNOW,	/* flags */
+			NULL, NULL,		/* lockfunc, lockarg */
+			&amp;sc-&gt;rl_parent_tag);
+	if (error)
+		goto fail;
+
+	/*
+	 * Now allocate a tag for the DMA descriptor lists.
+	 * All of our lists are allocated as a contiguous block
+	 * of memory.
+	 */
+	error = bus_dma_tag_create(sc-&gt;rl_parent_tag,	/* parent */
+			1, 0,			/* alignment, boundary */
+			BUS_SPACE_MAXADDR,	/* lowaddr */
+			BUS_SPACE_MAXADDR,	/* highaddr */
+			NULL, NULL,		/* filter, filterarg */
+			RL_RXBUFLEN + 1518, 1,	/* maxsize,nsegments */
+			BUS_SPACE_MAXSIZE_32BIT,/* maxsegsize */
+			BUS_DMA_ALLOCNOW,		/* flags */
+			NULL, NULL,		/* lockfunc, lockarg */
+			&amp;sc-&gt;rl_tag);
+	if (error)
+		goto fail;
+
+	/*
+	 * Now allocate a chunk of DMA-able memory based on the
+	 * tag we just created.
+	 */
+	error = bus_dmamem_alloc(sc-&gt;rl_tag,
+	    (void **)&amp;sc-&gt;rl_cdata.rl_rx_buf, BUS_DMA_NOWAIT | BUS_DMA_ZERO,
+	    &amp;sc-&gt;rl_cdata.rl_rx_dmamap);
+	if (error) {
+		device_printf(dev, &quot;no memory for list buffers!\n&quot;);
+		bus_dma_tag_destroy(sc-&gt;rl_tag);
+		sc-&gt;rl_tag = NULL;
+		goto fail;
+	}
+
+	/* Leave a few bytes before the start of the RX ring buffer. */
+	sc-&gt;rl_cdata.rl_rx_buf_ptr = sc-&gt;rl_cdata.rl_rx_buf;

[... truncated: 1863 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002226.html">[Haiku-commits] r21092 - in haiku/trunk/src:	add-ons/kernel/drivers/network/ipro1000/dev/em	add-ons/kernel/drivers/network/pcnet/dev/le	libs/compat/freebsd_network	libs/compat/freebsd_network/compat/dev/mii	libs/compat/freebsd_network/compat/sys
</A></li>
	<LI>Next message: <A HREF="002230.html">[Haiku-commits] r21094 - in	haiku/trunk/src/libs/compat/freebsd_network: . compat/sys
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2227">[ date ]</a>
              <a href="thread.html#2227">[ thread ]</a>
              <a href="subject.html#2227">[ subject ]</a>
              <a href="author.html#2227">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
