Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 10 20:50:41 2023
| Host         : Rojin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sseg/dispClk/counterout_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.519        0.000                      0                   17        0.096        0.000                      0                   17        3.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.519        0.000                      0                   17        0.096        0.000                      0                   17        3.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.695ns (73.253%)  route 0.619ns (26.747%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.482    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.705 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.705    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    14.922    sseg/dispClk/CLK
    SLICE_X43Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.062    15.225    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.701 r  sseg/dispClk/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.701    sseg/dispClk/counterout_reg[12]_i_1_n_6
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[13]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.671ns (72.994%)  route 0.618ns (27.006%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.680 r  sseg/dispClk/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.680    sseg/dispClk/counterout_reg[12]_i_1_n_4
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[15]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.597ns (72.092%)  route 0.618ns (27.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.606 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.606    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.581ns (71.889%)  route 0.618ns (28.111%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  sseg/dispClk/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.367    sseg/dispClk/counterout_reg[8]_i_1_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.590 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.590    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.578ns (71.851%)  route 0.618ns (28.149%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.587 r  sseg/dispClk/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.587    sseg/dispClk/counterout_reg[8]_i_1_n_6
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[9]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.557ns (71.579%)  route 0.618ns (28.421%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.566 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.566    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.483ns (70.578%)  route 0.618ns (29.422%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.492 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.492    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.467ns (70.352%)  route 0.618ns (29.648%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  sseg/dispClk/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.253    sseg/dispClk/counterout_reg[4]_i_1_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.476 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.476    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y48         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.920ns  (required time - arrival time)
  Source:                 sseg/dispClk/counterout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.464ns (70.310%)  route 0.618ns (29.690%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.391ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  sseg/dispClk/counterout_reg[1]/Q
                         net (fo=1, routed)           0.618     6.465    sseg/dispClk/counterout_reg_n_0_[1]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.139 r  sseg/dispClk/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.139    sseg/dispClk/counterout_reg[0]_i_1_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  sseg/dispClk/counterout_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.473    sseg/dispClk/counterout_reg[4]_i_1_n_6
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.580    14.938    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[5]/C
                         clock pessimism              0.429    15.367    
                         clock uncertainty           -0.035    15.332    
    SLICE_X43Y47         FDRE (Setup_fdre_C_D)        0.062    15.394    sseg/dispClk/counterout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.355ns (76.332%)  route 0.110ns (23.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.109     1.723    sseg/dispClk/counterout_reg_n_0_[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.883 r  sseg/dispClk/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.884    sseg/dispClk/counterout_reg[12]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.938 r  sseg/dispClk/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    sseg/dispClk/counterout_reg[16]_i_1_n_7
    SLICE_X43Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     1.984    sseg/dispClk/CLK
    SLICE_X43Y50         FDRE                                         r  sseg/dispClk/counterout_reg[16]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    sseg/dispClk/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    sseg/dispClk/counterout_reg_n_0_[11]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  sseg/dispClk/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    sseg/dispClk/counterout_reg[8]_i_1_n_4
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[11]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sseg/dispClk/counterout_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    sseg/dispClk/counterout_reg_n_0_[3]
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  sseg/dispClk/counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    sseg/dispClk/counterout_reg[0]_i_1_n_4
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    sseg/dispClk/CLK
    SLICE_X43Y46         FDRE                                         r  sseg/dispClk/counterout_reg[3]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.105     1.577    sseg/dispClk/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    sseg/dispClk/counterout_reg_n_0_[7]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  sseg/dispClk/counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    sseg/dispClk/counterout_reg[4]_i_1_n_4
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[7]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[12]/Q
                         net (fo=1, routed)           0.105     1.719    sseg/dispClk/counterout_reg_n_0_[12]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  sseg/dispClk/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    sseg/dispClk/counterout_reg[12]_i_1_n_7
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[12]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    sseg/dispClk/counterout_reg_n_0_[4]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  sseg/dispClk/counterout_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    sseg/dispClk/counterout_reg[4]_i_1_n_7
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[4]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[8]/Q
                         net (fo=1, routed)           0.105     1.719    sseg/dispClk/counterout_reg_n_0_[8]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  sseg/dispClk/counterout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    sseg/dispClk/counterout_reg[8]_i_1_n_7
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[8]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[10]/Q
                         net (fo=1, routed)           0.109     1.723    sseg/dispClk/counterout_reg_n_0_[10]
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  sseg/dispClk/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    sseg/dispClk/counterout_reg[8]_i_1_n_5
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y48         FDRE                                         r  sseg/dispClk/counterout_reg[10]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[14]/Q
                         net (fo=1, routed)           0.109     1.723    sseg/dispClk/counterout_reg_n_0_[14]
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  sseg/dispClk/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    sseg/dispClk/counterout_reg[12]_i_1_n_5
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y49         FDRE                                         r  sseg/dispClk/counterout_reg[14]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sseg/dispClk/counterout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg/dispClk/counterout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.595     1.473    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sseg/dispClk/counterout_reg[6]/Q
                         net (fo=1, routed)           0.109     1.723    sseg/dispClk/counterout_reg_n_0_[6]
    SLICE_X43Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.834 r  sseg/dispClk/counterout_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    sseg/dispClk/counterout_reg[4]_i_1_n_5
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.864     1.989    sseg/dispClk/CLK
    SLICE_X43Y47         FDRE                                         r  sseg/dispClk/counterout_reg[6]/C
                         clock pessimism             -0.516     1.473    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.105     1.578    sseg/dispClk/counterout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43    num1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43    num1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43    num1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45    num1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43    num1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43    num1_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46    num1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y46    num1_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44    num2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y43    num1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y43    num1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y43    num1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y43    num1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y43    num1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y43    num1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y45    num1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y45    num1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y43    num1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X40Y43    num1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    num1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    num1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    num1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    num1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43    num1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43    num1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    num1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y45    num1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    num1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y43    num1_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 4.486ns (43.984%)  route 5.713ns (56.016%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.020     1.538    sseg/dispClk/out[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.662 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.832     2.494    sseg/dispClk/seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.618 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966     3.584    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.124     3.708 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.895     6.603    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    10.198 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.198    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.941ns  (logic 4.650ns (46.772%)  route 5.291ns (53.228%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.020     1.538    sseg/dispClk/out[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.832     2.494    sseg/dispClk/seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.618 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.971     3.589    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.146     3.735 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.468     6.203    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.738     9.941 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.941    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.872ns  (logic 4.656ns (47.163%)  route 5.216ns (52.837%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.020     1.538    sseg/dispClk/out[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.832     2.494    sseg/dispClk/seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.618 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966     3.584    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.153     3.737 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.398     6.135    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.737     9.872 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.872    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.185ns  (logic 4.451ns (48.461%)  route 4.734ns (51.539%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.020     1.538    sseg/dispClk/out[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.662 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.832     2.494    sseg/dispClk/seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.618 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.971     3.589    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.124     3.713 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.911     5.624    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561     9.185 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.185    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 4.530ns (49.372%)  route 4.645ns (50.628%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=12, routed)          0.691     1.209    sseg/dispClk/out[1]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.333 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_53/O
                         net (fo=1, routed)           0.284     1.617    sseg/dispClk/seg_cat_OBUF[6]_inst_i_53_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.741 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.622     2.363    sseg/dispClk/seg_cat_OBUF[6]_inst_i_19_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.124     2.487 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.993     3.480    sseg/dispClk/sel0[2]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.124     3.604 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.055     5.659    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     9.174 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.174    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.663ns (51.013%)  route 4.478ns (48.987%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.020     1.538    sseg/dispClk/out[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.832     2.494    sseg/dispClk/seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.618 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     3.581    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.152     3.733 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663     5.396    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.745     9.141 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.141    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.885ns  (logic 4.403ns (49.558%)  route 4.482ns (50.442%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.020     1.538    sseg/dispClk/out[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.662 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.832     2.494    sseg/dispClk/seg_cat_OBUF[6]_inst_i_20_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.618 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     3.581    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.124     3.705 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.372    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     8.885 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.885    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.440ns (55.815%)  route 3.515ns (44.185%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/dispClk/out_reg[1]/Q
                         net (fo=12, routed)          1.655     2.173    sseg/dispClk/out[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.152     2.325 r  sseg/dispClk/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.860     4.185    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.770     7.955 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.955    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.383ns (56.033%)  route 3.440ns (43.967%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          1.577     2.095    sseg/dispClk/out[0]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.148     2.243 r  sseg/dispClk/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.863     4.106    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.717     7.823 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.823    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 4.231ns (54.599%)  route 3.519ns (45.401%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sseg/dispClk/out_reg[1]/Q
                         net (fo=12, routed)          1.655     2.173    sseg/dispClk/out[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.297 r  sseg/dispClk/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.161    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589     7.750 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.750    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/dispClk/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.207ns (37.775%)  route 0.341ns (62.225%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.225     0.389    sseg/dispClk/out[0]
    SLICE_X42Y49         LUT1 (Prop_lut1_I0_O)        0.043     0.432 r  sseg/dispClk/out[0]_i_1/O
                         net (fo=1, routed)           0.116     0.548    sseg/dispClk/p_1_in[0]
    SLICE_X42Y49         FDRE                                         r  sseg/dispClk/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg/dispClk/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.209ns (27.453%)  route 0.552ns (72.547%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.225     0.389    sseg/dispClk/out[0]
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.434 r  sseg/dispClk/out[1]_i_1/O
                         net (fo=1, routed)           0.327     0.761    sseg/dispClk/p_1_in[1]
    SLICE_X42Y49         FDRE                                         r  sseg/dispClk/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.468ns (64.859%)  route 0.795ns (35.141%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.179     0.343    sseg/dispClk/out[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.388 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     0.670    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.715 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.049    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     2.264 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.264    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.471ns (62.898%)  route 0.867ns (37.102%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.179     0.343    sseg/dispClk/out[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.388 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.195     0.583    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.628 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.494     1.121    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     2.338 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.338    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.551ns (66.232%)  route 0.791ns (33.768%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.179     0.343    sseg/dispClk/out[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.388 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     0.670    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.047     0.717 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.047    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.295     2.342 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.342    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.516ns (62.458%)  route 0.911ns (37.542%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.179     0.343    sseg/dispClk/out[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.388 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.290     0.678    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.165    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     2.427 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.427    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.453ns (58.610%)  route 1.026ns (41.390%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=12, routed)          0.608     0.772    sseg/dispClk/out[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.817 r  sseg/dispClk/seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.235    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.244     2.478 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.478    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.490ns (59.426%)  route 1.018ns (40.574%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[1]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[1]/Q
                         net (fo=12, routed)          0.608     0.772    sseg/dispClk/out[1]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.046     0.818 r  sseg/dispClk/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.228    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.280     2.508 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.508    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.499ns (57.485%)  route 1.108ns (42.515%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.685     0.849    sseg/dispClk/out[0]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.045     0.894 r  sseg/dispClk/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.317    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.290     2.607 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.607    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sseg/dispClk/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.527ns (58.062%)  route 1.103ns (41.938%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE                         0.000     0.000 r  sseg/dispClk/out_reg[0]/C
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  sseg/dispClk/out_reg[0]/Q
                         net (fo=13, routed)          0.685     0.849    sseg/dispClk/out[0]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.043     0.892 r  sseg/dispClk/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.310    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.320     2.630 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.630    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.997ns  (logic 8.002ns (34.795%)  route 14.995ns (65.205%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.964    19.699    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.328    20.027 f  seg_cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.656    20.684    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_5
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    20.808 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966    21.774    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.124    21.898 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.895    24.792    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    28.388 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    28.388    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.800ns  (logic 8.398ns (36.831%)  route 14.403ns (63.169%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.771    19.506    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.354    19.860 f  seg_cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.649    20.508    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_9
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.326    20.834 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001    21.836    sseg/dispClk/sel0[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.150    21.986 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.468    24.454    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.738    28.191 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.191    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.671ns  (logic 8.172ns (36.047%)  route 14.499ns (63.953%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.964    19.699    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.328    20.027 r  seg_cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.656    20.684    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_5
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.124    20.808 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.966    21.774    sseg/dispClk/sel0[1]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.153    21.927 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.398    24.325    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.737    28.062 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.062    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.040ns  (logic 8.195ns (37.182%)  route 13.845ns (62.818%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.771    19.506    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.354    19.860 r  seg_cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.649    20.508    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_9
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.326    20.834 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001    21.836    sseg/dispClk/sel0[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.124    21.960 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.911    23.870    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    27.431 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.431    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.038ns  (logic 7.922ns (35.945%)  route 14.116ns (64.055%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           1.136    19.871    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I5_O)        0.328    20.199 r  seg_cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.419    20.618    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.742 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.993    21.735    sseg/dispClk/sel0[2]
    SLICE_X42Y51         LUT4 (Prop_lut4_I2_O)        0.124    21.859 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.055    23.914    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    27.429 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.429    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.995ns  (logic 8.407ns (38.224%)  route 13.587ns (61.776%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.771    19.506    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.354    19.860 r  seg_cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.649    20.508    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_9
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.326    20.834 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.991    21.826    sseg/dispClk/sel0[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.152    21.978 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.663    23.641    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.745    27.386 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.386    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.738ns  (logic 8.147ns (37.478%)  route 13.591ns (62.522%))
  Logic Levels:           15  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.175    14.727    led_OBUF[2]_inst_i_15_n_5
    SLICE_X37Y48         LUT5 (Prop_lut5_I1_O)        0.330    15.057 r  seg_cat_OBUF[6]_inst_i_82/O
                         net (fo=5, routed)           0.987    16.045    seg_cat_OBUF[6]_inst_i_82_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.326    16.371 r  seg_cat_OBUF[6]_inst_i_62/O
                         net (fo=8, routed)           0.852    17.222    seg_cat_OBUF[6]_inst_i_62_n_0
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.150    17.372 r  seg_cat_OBUF[6]_inst_i_58/O
                         net (fo=4, routed)           1.013    18.385    seg_cat_OBUF[6]_inst_i_58_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.350    18.735 r  seg_cat_OBUF[6]_inst_i_34/O
                         net (fo=8, routed)           0.771    19.506    seg_cat_OBUF[6]_inst_i_34_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I0_O)        0.354    19.860 r  seg_cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.649    20.508    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_9
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.326    20.834 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.991    21.826    sseg/dispClk/sel0[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.124    21.950 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667    23.616    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    27.129 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.129    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.436ns  (logic 7.187ns (43.727%)  route 9.249ns (56.273%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 f  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.189    14.742    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y47         LUT3 (Prop_lut3_I1_O)        0.302    15.044 r  led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.000    15.044    led_OBUF[1]_inst_i_4_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    15.501 r  led_OBUF[1]_inst_i_1/CO[1]
                         net (fo=1, routed)           2.572    18.073    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.754    21.827 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.827    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.306ns  (logic 6.904ns (42.338%)  route 9.403ns (57.662%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 f  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.096    14.649    led_OBUF[2]_inst_i_15_n_5
    SLICE_X42Y47         LUT2 (Prop_lut2_I1_O)        0.302    14.951 r  led_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000    14.951    led_OBUF[0]_inst_i_8_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.331 r  led_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           2.819    18.150    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.548    21.698 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.698    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.431ns  (logic 6.925ns (44.879%)  route 8.506ns (55.121%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.757     5.391    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.847 r  num2_reg[4]/Q
                         net (fo=17, routed)          1.811     7.658    num2[4]
    SLICE_X40Y44         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  led_OBUF[2]_inst_i_68/O
                         net (fo=2, routed)           0.989     8.771    led_OBUF[2]_inst_i_68_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.895 r  led_OBUF[2]_inst_i_72/O
                         net (fo=1, routed)           0.000     8.895    led_OBUF[2]_inst_i_72_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.501 r  led_OBUF[2]_inst_i_50/O[3]
                         net (fo=2, routed)           0.809    10.310    led_OBUF[2]_inst_i_50_n_4
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.334    10.644 r  led_OBUF[2]_inst_i_38/O
                         net (fo=2, routed)           1.023    11.667    led_OBUF[2]_inst_i_38_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.993 r  led_OBUF[2]_inst_i_20/O
                         net (fo=2, routed)           0.856    12.849    led_OBUF[2]_inst_i_20_n_0
    SLICE_X39Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.973 r  led_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           0.000    12.973    led_OBUF[2]_inst_i_24_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.553 f  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          1.015    14.568    led_OBUF[2]_inst_i_15_n_5
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.302    14.870 r  led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000    14.870    led_OBUF[2]_inst_i_4_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.268 r  led_OBUF[2]_inst_i_1/CO[3]
                         net (fo=1, routed)           2.003    17.271    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.551    20.822 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.822    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.566ns (69.345%)  route 0.692ns (30.655%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  op3_reg[7]/Q
                         net (fo=5, routed)           0.235     1.848    op3[7]
    SLICE_X41Y46         LUT4 (Prop_lut4_I3_O)        0.042     1.890 r  led_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.890    led_OBUF[2]_inst_i_7_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.982 r  led_OBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.982    led_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.021 r  led_OBUF[2]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.457     2.478    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.252     3.730 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.730    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.565ns (60.806%)  route 1.008ns (39.194%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.613 f  op3_reg[7]/Q
                         net (fo=5, routed)           0.194     1.807    op3[7]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.044     1.851 r  led_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[0]_inst_i_11_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.942 r  led_OBUF[0]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.942    led_OBUF[0]_inst_i_2_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.982 r  led_OBUF[0]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.815     2.796    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.249     4.045 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.045    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.728ns (66.500%)  route 0.870ns (33.500%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  op3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  op3_reg[3]/Q
                         net (fo=5, routed)           0.124     1.760    op3[3]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  led_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.805    led_OBUF[1]_inst_i_7_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.960 r  led_OBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.960    led_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     2.005 r  led_OBUF[1]_inst_i_1/CO[1]
                         net (fo=1, routed)           0.746     2.751    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.319     4.070 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.070    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.973ns  (logic 1.732ns (58.260%)  route 1.241ns (41.740%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num2_reg[6]/Q
                         net (fo=16, routed)          0.170     1.806    num2[6]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  led_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[2]_inst_i_23_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.917 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          0.247     2.164    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.108     2.272 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=8, routed)           0.081     2.353    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.126     2.524    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.569 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.851    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     2.896 r  sseg/dispClk/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     3.231    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     4.445 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.445    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.048ns  (logic 1.735ns (56.917%)  route 1.313ns (43.083%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num2_reg[6]/Q
                         net (fo=16, routed)          0.170     1.806    num2[6]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  led_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[2]_inst_i_23_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.917 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          0.247     2.164    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.108     2.272 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=8, routed)           0.081     2.353    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.126     2.524    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.569 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.195     2.764    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     2.809 r  sseg/dispClk/seg_cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.494     3.303    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     4.520 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.520    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.815ns (59.483%)  route 1.236ns (40.517%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num2_reg[6]/Q
                         net (fo=16, routed)          0.170     1.806    num2[6]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  led_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[2]_inst_i_23_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.917 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          0.247     2.164    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.108     2.272 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=8, routed)           0.081     2.353    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.126     2.524    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.569 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.282     2.851    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.047     2.898 r  sseg/dispClk/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.330     3.228    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.295     4.524 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.524    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.780ns (56.745%)  route 1.356ns (43.255%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num2_reg[6]/Q
                         net (fo=16, routed)          0.170     1.806    num2[6]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  led_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[2]_inst_i_23_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.917 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          0.247     2.164    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.108     2.272 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=8, routed)           0.081     2.353    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.126     2.524    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.569 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.290     2.860    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.045     2.905 r  sseg/dispClk/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     3.346    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     4.608 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.608    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.703ns (50.581%)  route 1.664ns (49.418%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  num1_reg[0]/Q
                         net (fo=14, routed)          0.258     1.871    num1[0]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  seg_cat_OBUF[6]_inst_i_49/O
                         net (fo=1, routed)           0.000     1.916    seg_cat_OBUF[6]_inst_i_49_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.986 r  seg_cat_OBUF[6]_inst_i_11/O[0]
                         net (fo=6, routed)           0.466     2.452    sseg/dispClk/O[0]
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105     2.557 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.295     2.853    sseg/dispClk/sel0[0]
    SLICE_X42Y51         LUT4 (Prop_lut4_I1_O)        0.043     2.896 r  sseg/dispClk/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.644     3.540    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.299     4.839 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.839    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.397ns  (logic 1.821ns (53.625%)  route 1.575ns (46.375%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num2_reg[6]/Q
                         net (fo=16, routed)          0.170     1.806    num2[6]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  led_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[2]_inst_i_23_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.917 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          0.247     2.164    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.108     2.272 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=8, routed)           0.081     2.353    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.126     2.524    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.569 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.290     2.860    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I3_O)        0.048     2.908 r  sseg/dispClk/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.660     3.568    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.300     4.869 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.869    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.574ns  (logic 1.814ns (50.754%)  route 1.760ns (49.246%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.472    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  num2_reg[6]/Q
                         net (fo=16, routed)          0.170     1.806    num2[6]
    SLICE_X39Y46         LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  led_OBUF[2]_inst_i_23/O
                         net (fo=1, routed)           0.000     1.851    led_OBUF[2]_inst_i_23_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.917 r  led_OBUF[2]_inst_i_15/O[2]
                         net (fo=15, routed)          0.247     2.164    led_OBUF[2]_inst_i_15_n_5
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.108     2.272 r  seg_cat_OBUF[6]_inst_i_35/O
                         net (fo=8, routed)           0.081     2.353    seg_cat_OBUF[6]_inst_i_35_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.398 f  seg_cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.126     2.524    sseg/dispClk/seg_cat_OBUF[2]_inst_i_1_3
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.569 f  sseg/dispClk/seg_cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.281     2.850    sseg/dispClk/sel0[3]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.045     2.895 r  sseg/dispClk/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.855     3.750    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.296     5.046 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.046    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.451ns (37.674%)  route 2.400ns (62.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.400     3.851    btn_IBUF[2]
    SLICE_X41Y45         FDRE                                         r  op3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.451ns (37.674%)  route 2.400ns (62.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.400     3.851    btn_IBUF[2]
    SLICE_X41Y45         FDRE                                         r  op3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[5]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.451ns (37.674%)  route 2.400ns (62.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.400     3.851    btn_IBUF[2]
    SLICE_X41Y45         FDRE                                         r  op3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[6]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.851ns  (logic 1.451ns (37.674%)  route 2.400ns (62.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.400     3.851    btn_IBUF[2]
    SLICE_X41Y45         FDRE                                         r  op3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[7]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.451ns (41.101%)  route 2.079ns (58.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.079     3.530    btn_IBUF[2]
    SLICE_X42Y45         FDRE                                         r  op3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  op3_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.451ns (41.101%)  route 2.079ns (58.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.079     3.530    btn_IBUF[2]
    SLICE_X42Y45         FDRE                                         r  op3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  op3_reg[2]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.451ns (41.101%)  route 2.079ns (58.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.079     3.530    btn_IBUF[2]
    SLICE_X42Y45         FDRE                                         r  op3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  op3_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            op3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.530ns  (logic 1.451ns (41.101%)  route 2.079ns (58.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btn_IBUF[2]_inst/O
                         net (fo=8, routed)           2.079     3.530    btn_IBUF[2]
    SLICE_X42Y45         FDRE                                         r  op3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X42Y45         FDRE                                         r  op3_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            num1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 1.583ns (45.062%)  route 1.930ns (54.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  btn_IBUF[0]_inst/O
                         net (fo=8, routed)           1.930     3.513    btn_IBUF[0]
    SLICE_X41Y43         FDRE                                         r  num1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  num1_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 1.447ns (42.150%)  route 1.986ns (57.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           1.986     3.433    sw_IBUF[0]
    SLICE_X40Y43         FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.579     4.937    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  num1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            num1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.285ns (39.743%)  route 0.432ns (60.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.432     0.717    sw_IBUF[5]
    SLICE_X40Y43         FDRE                                         r  num1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  num1_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.306ns (41.841%)  route 0.426ns (58.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.426     0.732    btn_IBUF[1]
    SLICE_X41Y44         FDRE                                         r  num2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  num2_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.306ns (41.841%)  route 0.426ns (58.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.426     0.732    btn_IBUF[1]
    SLICE_X41Y44         FDRE                                         r  num2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  num2_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            num2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.259ns (35.240%)  route 0.476ns (64.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=3, routed)           0.476     0.734    sw_IBUF[6]
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            num2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.306ns (40.565%)  route 0.449ns (59.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  btn_IBUF[1]_inst/O
                         net (fo=8, routed)           0.449     0.755    btn_IBUF[1]
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  num2_reg[6]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            num1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.252ns (32.975%)  route 0.512ns (67.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           0.512     0.765    sw_IBUF[7]
    SLICE_X41Y46         FDRE                                         r  num1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  num1_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            num1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.280ns (35.996%)  route 0.498ns (64.004%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.498     0.778    sw_IBUF[4]
    SLICE_X40Y43         FDRE                                         r  num1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  num1_reg[4]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            num2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.285ns (36.450%)  route 0.497ns (63.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.497     0.781    sw_IBUF[5]
    SLICE_X40Y44         FDRE                                         r  num2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  num2_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            num1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.242ns (30.523%)  route 0.551ns (69.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           0.551     0.793    sw_IBUF[3]
    SLICE_X40Y45         FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  num1_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            op3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.252ns (31.250%)  route 0.555ns (68.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=3, routed)           0.555     0.807    sw_IBUF[7]
    SLICE_X41Y45         FDRE                                         r  op3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.988    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  op3_reg[7]/C





