\doxysection{ADC\+\_\+\+Common\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___common___type_def}\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}


{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CDR}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\label{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

ADC common control register, Address offset\+: ADC1 base address + 0x304 \label{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CDR@{CDR}}
\index{CDR@{CDR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{CDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CDR}

ADC common regular data register for dual AND triple modes, Address offset\+: ADC1 base address + 0x308 \label{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2} 
\index{ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!ADC\_Common\_TypeDef@{ADC\_Common\_TypeDef}}
\doxysubsubsection{CSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CSR}

ADC Common status register, Address offset\+: ADC1 base address + 0x300 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
