/*
 * arch/arm64/boot/dts/tegra210.dtsi
 *
 * Copyright (c) 2013-2014, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
 *
 */

#include <dt-bindings/memory/tegra-swgroup.h>

/ {
	compatible = "nvidia,tegra210";
	interrupt-parent = <&intc>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		i2c3 = &i2c4;
		i2c4 = &i2c5;
		i2c5 = &i2c6;
		spi0 = &spi0;
		spi1 = &spi1;
		spi2 = &spi2;
		spi3 = &spi3;
		qspi6 = &qspi6;
		serial2 = &uartc;
		serial3 = &uartd;
		udc0 = &udc;
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a57-64bit", "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a57-64bit", "arm,armv8";
			reg = <0x0 0x1>;
			enable-method = "psci";
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a57-64bit", "arm,armv8";
			reg = <0x0 0x2>;
			enable-method = "psci";
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a57-64bit", "arm,armv8";
			reg = <0x0 0x3>;
			enable-method = "psci";
		};
	};

	psci {
		compatible = "arm,psci";
		method = "smc";
		cpu_off = <0x84000002>;
		cpu_on = <0xC4000003>;
		cpu_suspend = <0xC4000001>;
	};

	smmu: iommu {
		#iommu-cells = <10>;
	};

	bpmp {
		compatible = "nvidia,tegra210-bpmp";
		carveout-start = <0x80005000>;
		carveout-size = <0x10000>;
	};

	mc {
		compatible = "nvidia,tegra-mc";

		reg-ranges = <10>; /* Per channel. */
		reg = <0x0 0x70019000 0x0 0x00c>,
		      <0x0 0x70019050 0x0 0x19c>,
		      <0x0 0x70019200 0x0 0x024>,
		      <0x0 0x7001929c 0x0 0x1b8>,
		      <0x0 0x70019464 0x0 0x198>,
		      <0x0 0x70019604 0x0 0x3b0>,
		      <0x0 0x700199bc 0x0 0x020>,
		      <0x0 0x700199f8 0x0 0x08c>,
		      <0x0 0x70019ae4 0x0 0x0b0>,
		      <0x0 0x70019ba0 0x0 0x460>,

		      /* MC0 */
		      <0x0 0x7001c000 0x0 0x00c>,
		      <0x0 0x7001c050 0x0 0x198>,
		      <0x0 0x7001c200 0x0 0x024>,
		      <0x0 0x7001c29c 0x0 0x1b8>,
		      <0x0 0x7001c464 0x0 0x198>,
		      <0x0 0x7001c604 0x0 0x3b0>,
		      <0x0 0x7001c9bc 0x0 0x020>,
		      <0x0 0x7001c9f8 0x0 0x08c>,
		      <0x0 0x7001cae4 0x0 0x0b0>,
		      <0x0 0x7001cba0 0x0 0x460>,

		      /* MC1 */
		      <0x0 0x7001d000 0x0 0x00c>,
		      <0x0 0x7001d050 0x0 0x198>,
		      <0x0 0x7001d200 0x0 0x024>,
		      <0x0 0x7001d29c 0x0 0x1b8>,
		      <0x0 0x7001d464 0x0 0x198>,
		      <0x0 0x7001d604 0x0 0x3b0>,
		      <0x0 0x7001d9bc 0x0 0x020>,
		      <0x0 0x7001d9f8 0x0 0x08c>,
		      <0x0 0x7001dae4 0x0 0x0b0>,
		      <0x0 0x7001dba0 0x0 0x460>;

		interrupts = <0 77 0x4>;
		int_count  = <8>;
		int_mask   = <0x23D40>;

		channels = <2>;
	};

	intc: interrupt-controller {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x0 0x50041000 0x0 0x1000
		       0x0 0x50042000 0x0 0x0100>;
	};

	lic: interrupt-controller@60004000 {
		compatible = "nvidia,tegra-gic";
		interrupt-controller;
		reg = <0x0 0x60004000 0x0 0x40>,
		      <0x0 0x60004100 0x0 0x40>,
		      <0x0 0x60004200 0x0 0x40>,
		      <0x0 0x60004300 0x0 0x40>,
		      <0x0 0x60004400 0x0 0x40>,
		      <0x0 0x60004500 0x0 0x40>;
	};

/* The interrupt controller parser does not support the	*/
/* property "status", hence is commented		*/
/*							*/
/*	agic-controller {				*/
/*		compatible = "nvidia,tegra210-agic";	*/
/*		interrupt-controller;			*/
/*		no-gic-extension;			*/
/*		not-per-cpu;				*/
/*		reg = <0x0 0x702f9000 0x0 0x2000>,	*/
/*		      <0x0 0x702fa000 0x0 0x2000>;	*/
/*		interrupts = <0 102 0xf04>;		*/
/*	};						*/

	timer@60005000 {
		compatible = "nvidia,tegra210-timer";
		reg = <0x0 0x60005000 0x0 0x400>;
		interrupts = <0 176 4>,
			     <0 177 4>,
			     <0 178 4>,
			     <0 179 4>;
		clock-frequency = <38400000>;
	};

	apbdma: dma@60020000 {
		compatible = "nvidia,tegra124-apbdma";
		reg = <0x0 0x60020000 0x0 0x1400>;
		interrupts = <0 104 0x04
			      0 105 0x04
			      0 106 0x04
			      0 107 0x04
			      0 108 0x04
			      0 109 0x04
			      0 110 0x04
			      0 111 0x04
			      0 112 0x04
			      0 113 0x04
			      0 114 0x04
			      0 115 0x04
			      0 116 0x04
			      0 117 0x04
			      0 118 0x04
			      0 119 0x04
			      0 128 0x04
			      0 129 0x04
			      0 130 0x04
			      0 131 0x04
			      0 132 0x04
			      0 133 0x04
			      0 134 0x04
			      0 135 0x04
			      0 136 0x04
			      0 137 0x04
			      0 138 0x04
			      0 139 0x04
			      0 140 0x04
			      0 141 0x04
			      0 142 0x04
			      0 143 0x04>;
		#dma-cells = <1>;
	};

	pinmux: pinmux@700008d4 {
                compatible = "nvidia,tegra210-pinmux";
                reg = <0x0 0x700008d4 0x0 0x299    /* Pad control registers */
                       0x0 0x70003000 0x0 0x290>; /* Mux registers */
		#gpio-range-cells = <3>;
                status = "okay";
        };

	gpio: gpio@6000d000 {
                compatible = "nvidia,tegra210-gpio", "nvidia,tegra124-gpio", "nvidia,tegra30-gpio";
                reg = <0x0 0x6000d000 0x0 0x1000>;
                interrupts = <0 32 0x04
                                0 33 0x04
                                0 34 0x04
                                0 35 0x04
                                0 55 0x04
                                0 87 0x04
                                0 89 0x04
                                0 125 0x04>;
                #gpio-cells = <2>;
                gpio-controller;
                #interrupt-cells = <2>;
                interrupt-controller;
		gpio-ranges = <&pinmux 0 0 246>;
        };

	xusb@70090000 {
		compatible = "nvidia,tegra210-xhci";
		reg = <0x0 0x70090000 0x0 0x8000
		       0x0 0x70098000 0x0 0x1000
		       0x0 0x70099000 0x0 0x1000
		       0x0 0x7009f000 0x0 0x1000>;
		interrupts = <0 39 0x04
			      0 40 0x04
			      0 49 0x04
			      0 97 0x04
			      0 21 0x04>;
		nvidia,hsic0 = /bits/8 <0x1 0x1 0x8 0xa 0 0 1 0x1c 0>;
		status = "disabled";
	};

	uarta: serial@70006000 {
		compatible = "nvidia,tegra210-uart";
		reg = <0x0 0x70006000 0x0 0x40>;
		reg-shift = <2>;
		interrupts = <0 36 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
	};

	uartb: serial@70006040 {
		compatible = "nvidia,tegra210-uart";
		reg = <0x0 0x70006040 0x0 0x40>;
		reg-shift = <2>;
		interrupts = <0 37 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
	};

	uartc: serial@70006200 {
		compatible = "nvidia,tegra114-uart", "nvidia,tegra20-uart";
		reg = <0x0 0x70006200 0x0 0x40>;
		reg-shift = <2>;
		interrupts = <0 46 0x04>;
		nvidia,dma-request-selector = <&apbdma 10>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		dmas = <&apbdma 10>, <&apbdma 10>;
		dma-names = "rx", "tx";
		status = "disabled";
	};

	uartd: serial@70006300 {
		compatible = "nvidia,tegra114-uart", "nvidia,tegra20-uart";
		reg = <0x0 0x70006300 0x0 0x40>;
		reg-shift = <2>;
		interrupts = <0 90 0x04>;
		nvidia,dma-request-selector = <&apbdma 19>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		dmas = <&apbdma 19>, <&apbdma 19>;
		dma-names = "rx", "tx";
		status = "disabled";
	};

	tegra_pwm: pwm@7000a000 {
		compatible = "nvidia,tegra124-pwm";
		reg = <0x0 0x7000a000 0x0 0x100>;
		#pwm-cells = <2>;
		status = "okay";
	};

	spi0: spi@7000d400 {
		compatible = "nvidia,tegra210-spi";
		reg = <0x0 0x7000d400 0x0 0x200>;
		interrupts = <0 59 0x04>;
		nvidia,dma-request-selector = <&apbdma 15>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		#address-cells = <1>;
		#size-cells = <0>;
		dmas = <&apbdma 15>, <&apbdma 15>;
		dma-names = "rx", "tx";
		status = "disabled";
	};

	spi1: spi@7000d600 {
		compatible = "nvidia,tegra210-spi";
		reg = <0x0 0x7000d600 0x0 0x200>;
		interrupts = <0 82 0x04>;
		nvidia,dma-request-selector = <&apbdma 16>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		#address-cells = <1>;
		#size-cells = <0>;
		dmas = <&apbdma 16>, <&apbdma 16>;
		dma-names = "rx", "tx";
		status = "disabled";
	};

	spi2: spi@7000d800 {
		compatible = "nvidia,tegra210-spi";
		reg = <0x0 0x7000d800 0x0 0x200>;
		interrupts = <0 83 0x04>;
		nvidia,dma-request-selector = <&apbdma 17>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		#address-cells = <1>;
		#size-cells = <0>;
		dmas = <&apbdma 17>, <&apbdma 17>;
		dma-names = "rx", "tx";
		status = "disabled";
	};

	spi3: spi@7000da00 {
		compatible = "nvidia,tegra210-spi";
		reg = <0x0 0x7000da00 0x0 0x200>;
		interrupts = <0 93 0x04>;
		nvidia,dma-request-selector = <&apbdma 18>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		#address-cells = <1>;
		#size-cells = <0>;
		dmas = <&apbdma 18>, <&apbdma 18>;
		dma-names = "rx", "tx";
		status = "disabled";
	};

	qspi6: spi@70410000 {
		compatible = "nvidia,tegra210-qspi";
		reg = <0x0 0x70410000 0x0 0x1000>;
		interrupts = <0 10 0x04>;
		nvidia,dma-request-selector = <&apbdma 5>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	      };

	host1x: host1x {
		compatible = "nvidia,tegra210-host1x", "simple-bus";
		reg = <0x0 0x50000000 0x0 0x00034000>;
		interrupts = <0 65 0x04   /* mpcore syncpt */
			      0 67 0x04>; /* mpcore general */
			iommus = <&smmu TEGRA_SWGROUP_CELLS(HC)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;

		#address-cells = <1>;
		#size-cells = <1>;

		ranges;

		vi {
			compatible = "nvidia,tegra210-vi";
			reg = <0x54080000 0x00040000>;
			interrupts = <0 69 0x04>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(VI)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		isp@54600000 {
			compatible = "nvidia,tegra210-isp";
			reg = <0x54600000 0x00040000>;
			interrupts = <0 71 0x04>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(ISP)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		isp@54680000 {
			compatible = "nvidia,tegra210-isp";
			reg = <0x54680000 0x00040000>;
			interrupts = <0 72 0x04>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(ISP2B)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		vic {
			compatible = "nvidia,tegra210-vic";
			reg = <0x54340000 0x00040000>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(VIC)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		nvenc {
			compatible = "nvidia,tegra210-nvenc";
			reg = <0x544c0000 0x00040000>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(MPE)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		tsec {
			compatible = "nvidia,tegra210-tsec";
			reg = <0x54500000 0x00040000>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(TSEC)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		tsecb {
			compatible = "nvidia,tegra210-tsec";
			reg = <0x54100000 0x00040000>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(TSECB1)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		nvdec {
			compatible = "nvidia,tegra210-nvdec";
			reg = <0x54480000 0x00040000>;
			nvidia,memory-clients = <33>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(NVDEC)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

		nvjpg {
			compatible = "nvidia,tegra210-nvjpg";
			reg = <0x54380000 0x00040000>;
			iommus = <&smmu TEGRA_SWGROUP_CELLS(NVJPG)
				  0x0 0x80000000 0x0 0x7FF0000
				  0xFFFFF 1 1>;
		};

	};

	gm20b {
		compatible = "nvidia,tegra210-gm20b";
		nvidia,host1x = <&host1x>;
		reg = <0x0 0x57000000 0x0 0x01000000>,
		    <0x0 0x58000000 0x0 0x01000000>,
		    <0x0 0x538f0000 0x0 0x00001000>;
		    interrupts = <0 157 0x04
			    0 158 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS2(GPU, GPUB)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
	};

	pmc@7000e400 {
		compatible = "nvidia,tegra210-pmc";
		reg = <0x0 0x7000e400 0x0 0x400>;
	};

	adma: dma@702e2000 {
		compatible = "nvidia,tegra210-adma";
		reg = <0x0 0x702e2000 0x0 0x2000>;
		interrupts = <0 24 0x04
			      0 25 0x04
			      0 26 0x04
			      0 27 0x04
			      0 28 0x04
			      0 29 0x04
			      0 30 0x04
			      0 31 0x04
			      0 32 0x04
			      0 33 0x04
			      0 34 0x04
			      0 35 0x04
			      0 36 0x04
			      0 37 0x04
			      0 38 0x04
			      0 39 0x04
			      0 40 0x04
			      0 41 0x04
			      0 42 0x04
			      0 43 0x04
			      0 44 0x04
			      0 45 0x04>;
			#dma-cells = <1>;
	};

	se: se@70012000 {
		compatible = "nvidia,tegra210-se";
		reg = <0x0 0x70012000 0x0 0x2000 /* SE base */
			0x0 0x7000e400 0x0 0x400>; /* PMC base */
		interrupts = <0 58 0x04>;
	};

	tegra_axbar: ahub {
		compatible = "nvidia,tegra210-axbar";
		reg = <0x0 0x702d0800 0x0 0x800>;
		status = "disabled";

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x702d0000 0x0 0x702d0000 0x00010000>;

		tegra_admaif: admaif@0x702d0000 {
			compatible = "nvidia,tegra210-admaif";
			reg = <0x702d0000 0x800>;
			dmas = <&adma 1>, <&adma 1>, <&adma 2>, <&adma 2>,
				<&adma 3>, <&adma 3>, <&adma 4>, <&adma 4>,
				<&adma 5>, <&adma 5>, <&adma 6>, <&adma 6>,
				<&adma 7>, <&adma 7>, <&adma 8>, <&adma 8>,
				<&adma 9>, <&adma 9>, <&adma 10>, <&adma 10>;
			dma-names = "rx1", "tx1", "rx2", "tx2", "rx3", "tx3",
				"rx4", "tx4", "rx5", "tx5", "rx6", "tx6",
				"rx7", "tx7", "rx8", "tx8", "rx9", "tx9",
				"rx10", "tx10";
			status = "disabled";
		};

		ope@702d8000 {
			compatible = "nvidia,tegra210-ope";
			reg = <0x702d8000 0x100>;
			nvidia,ahub-ope-id = <0>;
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			peq@702d8100 {
				compatible = "nvidia,tegra210-peq";
				reg = <0x702d8100 0x100>;
				nvidia,ahub-peq-id = <0>;
				status = "disabled";
			};
			mbdrc@702d8200 {
				compatible = "nvidia,tegra210-mbdrc";
				reg = <0x702d8200 0x200>;
				nvidia,ahub-mbdrc-id = <0>;
				status = "disabled";
			};
		};

		ope@702d8400 {
			compatible = "nvidia,tegra210-ope";
			reg = <0x702d8400 0x100>;
			nvidia,ahub-ope-id = <1>;
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			peq@702d8500 {
				compatible = "nvidia,tegra210-peq";
				reg = <0x702d8500 0x100>;
				nvidia,ahub-peq-id = <1>;
				status = "disabled";
			};
			mbdrc@702d8600 {
				compatible = "nvidia,tegra210-mbdrc";
				reg = <0x702d8600 0x200>;
				nvidia,ahub-mbdrc-id = <1>;
				status = "disabled";
			};
		};

		tegra_sfc1: sfc@702d2000 {
			compatible = "nvidia,tegra210-sfc";
			reg = <0x702d2000 0x200>;
			nvidia,ahub-sfc-id = <0>;
			status = "disabled";
		};

		tegra_sfc2: sfc@702d2200 {
			compatible = "nvidia,tegra210-sfc";
			reg = <0x702d2200 0x200>;
			nvidia,ahub-sfc-id = <1>;
			status = "disabled";
		};

		tegra_sfc3: sfc@702d2400 {
			compatible = "nvidia,tegra210-sfc";
			reg = <0x702d2400 0x200>;
			nvidia,ahub-sfc-id = <2>;
			status = "disabled";
		};

		tegra_sfc4: sfc@702d2600 {
			compatible = "nvidia,tegra210-sfc";
			reg = <0x702d2600 0x200>;
			nvidia,ahub-sfc-id = <3>;
			status = "disabled";
		};

		spkprot@702d8c00 {
			compatible = "nvidia,tegra210-spkprot";
			reg = <0x702d8c00 0x400>;
			nvidia,ahub-spkprot-id = <0>;
			status = "disabled";
		};

		tegra_amixer: amixer@702dbb00 {
			compatible = "nvidia,tegra210-amixer";
			reg = <0x702dbb00 0x800>;
			nvidia,ahub-amixer-id = <0>;
			status = "disabled";
		};

		tegra_i2s1: i2s@702d1000 {
			compatible = "nvidia,tegra210-i2s";
			reg = <0x702d1000 0x100>;
			nvidia,ahub-i2s-id = <0>;
			status = "disabled";
		};

		tegra_i2s2: i2s@702d1100 {
			compatible = "nvidia,tegra210-i2s";
			reg = <0x702d1100 0x100>;
			nvidia,ahub-i2s-id = <1>;
			status = "disabled";
		};

		tegra_i2s3: i2s@702d1200 {
			compatible = "nvidia,tegra210-i2s";
			reg = <0x702d1200 0x100>;
			nvidia,ahub-i2s-id = <2>;
			status = "disabled";
		};

		tegra_i2s4: i2s@702d1300 {
			compatible = "nvidia,tegra210-i2s";
			reg = <0x702d1300 0x100>;
			nvidia,ahub-i2s-id = <3>;
			status = "disabled";
		};

		tegra_i2s5: i2s@702d1400 {
			compatible = "nvidia,tegra210-i2s";
			reg = <0x702d1400 0x100>;
			nvidia,ahub-i2s-id = <4>;
			status = "disabled";
		};

		tegra_amx1: amx@702d3000 {
			compatible = "nvidia,tegra210-amx";
			reg = <0x702d3000 0x100>;
			nvidia,ahub-amx-id = <0>;
			status = "disabled";
		};

		tegra_amx2: amx@702d3100 {
			compatible = "nvidia,tegra210-amx";
			reg = <0x702d3100 0x100>;
			nvidia,ahub-amx-id = <1>;
			status = "disabled";
		};

		tegra_adx1: adx@702d3800 {
			compatible = "nvidia,tegra210-adx";
			reg = <0x702d3800 0x100>;
			nvidia,ahub-adx-id = <0>;
			status = "disabled";
		};

		tegra_adx2: adx@702d3900 {
			compatible = "nvidia,tegra210-adx";
			reg = <0x702d3900 0x100>;
			nvidia,ahub-adx-id = <1>;
			status = "disabled";
		};

		dmic@702d4000 {
			compatible = "nvidia,tegra210-dmic";
			reg = <0x702d4000 0x100>;
			nvidia,ahub-dmic-id = <0>;
			status = "disabled";
		};

		dmic@702d4100 {
			compatible = "nvidia,tegra210-dmic";
			reg = <0x702d4100 0x100>;
			nvidia,ahub-dmic-id = <1>;
			status = "disabled";
		};

		dmic@702d4200 {
			compatible = "nvidia,tegra210-dmic";
			reg = <0x702d4200 0x100>;
			nvidia,ahub-dmic-id = <2>;
			status = "disabled";
		};

		tegra_afc1: afc@702d7000 {
			compatible = "nvidia,tegra210-afc";
			reg = <0x702d7000 0x100>;
			nvidia,ahub-afc-id = <0>;
			status = "disabled";
		};

		tegra_afc2: afc@702d7100 {
			compatible = "nvidia,tegra210-afc";
			reg = <0x702d7100 0x100>;
			nvidia,ahub-afc-id = <1>;
			status = "disabled";
		};

		tegra_afc3: afc@702d7200 {
			compatible = "nvidia,tegra210-afc";
			reg = <0x702d7200 0x100>;
			nvidia,ahub-afc-id = <2>;
			status = "disabled";
		};

		tegra_afc4: afc@702d7300 {
			compatible = "nvidia,tegra210-afc";
			reg = <0x702d7300 0x100>;
			nvidia,ahub-afc-id = <3>;
			status = "disabled";
		};

		tegra_afc5: afc@702d7400 {
			compatible = "nvidia,tegra210-afc";
			reg = <0x702d7400 0x100>;
			nvidia,ahub-afc-id = <4>;
			status = "disabled";
		};

		tegra_afc6: afc@702d7500 {
			compatible = "nvidia,tegra210-afc";
			reg = <0x702d7500 0x100>;
			nvidia,ahub-afc-id = <5>;
			status = "disabled";
		};

		tegra_mvc1: mvc@702da000 {
			compatible = "nvidia,tegra210-mvc";
			reg = <0x702da000 0x200>;
			nvidia,ahub-mvc-id = <0>;
			status = "disabled";
		};

		tegra_mvc2: mvc@702da200 {
			compatible = "nvidia,tegra210-mvc";
			reg = <0x702da200 0x200>;
			nvidia,ahub-mvc-id = <1>;
			status = "disabled";
		};

		tegra_spdif: spdif@702d6000 {
			compatible = "nvidia,tegra210-spdif";
			reg = <0x702d6000 0x200>;
			nvidia,ahub-spdif-id = <0>;
			status = "disabled";
		};
	};

	tegra_adsp_audio: adsp_audio {
		compatible = "nvidia,tegra210-adsp-audio";
		iommus = <&smmu TEGRA_SWGROUP_CELLS(APE)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "disabled";
	};

	adsp {
	     compatible = "nvidia,tegra210-adsp";
	     reg = <0x0 0x702ef000 0x0 0x1000>, /* AMC */
		   <0x0 0x702ec000 0x0 0x2000>, /* AMISC */
		   <0x0 0x01000000 0x0 0x6f2c0000>, /* DRAM MAP1 */
		   <0x0 0x70300000 0x0 0x8fd00000>; /* DRAM MAP2 */
	     iommus = <&smmu TEGRA_SWGROUP_CELLS(APE)
		       0x0 0x80000000 0x0 0x7FF0000
		       0xFFFFF 1 1>;
	     status = "disabled";
	};

	pcie-controller {
		compatible = "nvidia,tegra210-pcie", "nvidia,tegra124-pcie";
		status = "disabled";
	};

	i2c1: i2c@7000c000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra210-i2c";
		reg = <0x0 0x7000c000 0x0 0x100>;
		interrupts = <0 38 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "okay";
		clock-frequency = <400000>;
	};

	i2c2: i2c@7000c400 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra210-i2c";
		reg = <0x0 0x7000c400 0x0 0x100>;
		interrupts = <0 84 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "okay";
		clock-frequency = <100000>;
	};

	i2c3: i2c@7000c500 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra210-i2c";
		reg = <0x0 0x7000c500 0x0 0x100>;
		interrupts = <0 92 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "okay";
		clock-frequency = <400000>;
	};

	i2c4: i2c@7000c700 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra210-i2c";
		reg = <0x0 0x7000c700 0x0 0x100>;
		interrupts = <0 120 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "okay";
		clock-frequency = <100000>;
	};

	i2c5: i2c@7000d000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra210-i2c";
		reg = <0x0 0x7000d000 0x0 0x100>;
		interrupts = <0 53 0x04>;
		nvidia,require-cldvfs-clock;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "okay";
		clock-frequency = <400000>;
	};

	i2c6: i2c@7000d100 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nvidia,tegra210-i2c";
		reg = <0x0 0x7000d100 0x0 0x100>;
		interrupts = <0 63 0x04>;
		iommus = <&smmu TEGRA_SWGROUP_CELLS(PPCS)
			  0x0 0x80000000 0x0 0x7FF0000
			  0xFFFFF 1 1>;
		status = "okay";
		clock-frequency = <400000>;
	};

	sdhci@700b0600 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0600 0x0 0x200>;
		interrupts = < 0 31 0x04 >;
		status = "disabled";
	};

	sdhci@700b0400 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0400 0x0 0x200>;
		interrupts = < 0 19 0x04 >;
		status = "disabled";
	};

	sdhci@700b0200 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0200 0x0 0x200>;
		interrupts = < 0 15 0x04 >;
		status = "disabled";
	};

	sdhci@700b0000 {
		compatible = "nvidia,tegra210-sdhci";
		reg = <0x0 0x700b0000 0x0 0x200>;
		interrupts = < 0 14 0x04 >;
		status = "disabled";
	};

	efuse@7000f800 {
		compatible = "nvidia,tegra210-efuse";
		reg = <0x0 0x7000f800 0x0 0x400>;
	};

	udc: udc@7d000000 {
		compatible = "nvidia,tegra210-udc";
		reg = <0x0 0x7d000000 0x0 0x4000>;
		interrupts = <0 20 0x04>;
		status = "disabled";
	};

	otg@7d000000 {
		compatible = "nvidia,tegra132-otg";
		reg = <0x0 0x7d000000 0x0 0x4000>;
		interrupts = <0 20 0x04>;
		status = "disabled";
	};

	power-detect {
		compatible = "nvidia,tegra210-pwr-detect";
	};

	dtv@7000c300 {
		compatible = "nvidia,tegra210-dtv";
		reg = <0x0 0x7000c300 0x0 0x100>;
		nvidia,dma-request-selector = <11>;
		status = "disabled";
	};
};
