Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date             : Sun Dec  3 06:57:02 2023
| Host             : ITE00611774 running 64-bit major release  (build 9200)
| Command          : report_power -file fpgadrv_wrapper_power_routed.rpt -pb fpgadrv_wrapper_power_summary_routed.pb -rpx fpgadrv_wrapper_power_routed.rpx
| Design           : fpgadrv_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.654        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.355        |
| Device Static (W)        | 0.300        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 79.7         |
| Junction Temperature (C) | 30.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.374 |       70 |       --- |             --- |
| Slice Logic              |     0.161 |   114071 |       --- |             --- |
|   LUT as Logic           |     0.131 |    38968 |    303600 |           12.84 |
|   LUT as Distributed RAM |     0.015 |     5222 |    130800 |            3.99 |
|   CARRY4                 |     0.007 |     1516 |     75900 |            2.00 |
|   Register               |     0.006 |    46795 |    607200 |            7.71 |
|   LUT as Shift Register  |    <0.001 |     1611 |    130800 |            1.23 |
|   F7/F8 Muxes            |    <0.001 |      979 |    303600 |            0.32 |
|   Others                 |    <0.001 |     2554 |       --- |             --- |
| Signals                  |     0.248 |    85755 |       --- |             --- |
| Block RAM                |     0.076 |       62 |      1030 |            6.02 |
| MMCM                     |     0.323 |        3 |        14 |           21.43 |
| PLL                      |     0.133 |        1 |        14 |            7.14 |
| DSPs                     |     0.002 |        4 |      2800 |            0.14 |
| I/O                      |     1.061 |      171 |       700 |           24.43 |
| GTX                      |     1.253 |        4 |        28 |           14.29 |
| PHASER                   |     0.661 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Hard IPs                 |     0.058 |        1 |       --- |             --- |
|   PCIE                   |     0.058 |        1 |         4 |           25.00 |
| Static Power             |     0.300 |          |           |                 |
| Total                    |     4.654 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.456 |       1.288 |      0.168 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.767 |       0.729 |      0.039 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.420 |       0.419 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.012 |       0.006 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.645 |       0.637 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.385 |       0.377 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                    | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz                                                                                                                                                | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                  |             8.0 |
| clk_125mhz_mux_X1Y0                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0  |             4.0 |
| clk_250mhz                                                                                                                                                | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                  |             4.0 |
| clk_250mhz_mux_X1Y0                                                                                                                                       | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0  |             4.0 |
| clk_pll_i                                                                                                                                                 | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                                     |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                                     |             2.5 |
| fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                   | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                                                                                                                                                                                    |            33.3 |
| fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                 | fpgadrv_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                                                                                                                                                            |            33.3 |
| freq_refclk                                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                                   |             1.3 |
| iserdes_clkdiv                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                        |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                        |             2.5 |
| mem_refclk                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                                    |             1.3 |
| mmcm_clkfbout                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                        |             5.0 |
| mmcm_clkout0                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                                                                  |            10.0 |
| mmcm_fb                                                                                                                                                   | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                     |            10.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                           |            10.0 |
| oobclk_125mhz_master_lane0_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_125mhz_master_lane1_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_125mhz_master_lane2_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_125mhz_master_lane3_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_250mhz_master_lane0_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_250mhz_master_lane1_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_250mhz_master_lane2_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oobclk_250mhz_master_lane3_X1Y0                                                                                                                           | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/USER_OOBCLK                    |            16.0 |
| oserdes_clk                                                                                                                                               | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                           |             1.3 |
| oserdes_clk_1                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                           |             1.3 |
| oserdes_clk_10                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                           |             1.3 |
| oserdes_clk_2                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                           |             1.3 |
| oserdes_clk_3                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                           |             1.3 |
| oserdes_clk_4                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                           |             1.3 |
| oserdes_clk_5                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                           |             1.3 |
| oserdes_clk_6                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                           |             1.3 |
| oserdes_clk_7                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                           |             1.3 |
| oserdes_clk_8                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                           |             1.3 |
| oserdes_clk_9                                                                                                                                             | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                           |             1.3 |
| oserdes_clkdiv                                                                                                                                            | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                        |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                        |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                        |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                        |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                        |             2.5 |
| pll_clk3_out                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                                  |             5.0 |
| pll_clkfbout                                                                                                                                              | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                                  |             5.0 |
| ref_clk_0_clk_p                                                                                                                                           | ref_clk_0_clk_p[0]                                                                                                                                                                                                                        |            10.0 |
| sync_pulse                                                                                                                                                | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                                    |            20.0 |
| sys_diff_clock_clk_p                                                                                                                                      | sys_diff_clock_clk_p                                                                                                                                                                                                                      |             5.0 |
| txoutclk                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i_2 |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0                             |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | fpgadrv_i/mig_0/u_fpgadrv_mig_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0                             |             1.3 |
| userclk1                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                    |             4.0 |
| userclk2                                                                                                                                                  | fpgadrv_i/axi_pcie_0/inst/comp_axi_enhanced_pcie/comp_enhanced_core_top_wrap/axi_pcie_enhanced_core_top_i/pcie_7x_v2_0_2_inst/pcie_top_with_gt_top.gt_ges.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                    |             8.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| fpgadrv_wrapper               |     4.355 |
|   fpgadrv_i                   |     4.341 |
|     axi_emc_0                 |     0.009 |
|       U0                      |     0.009 |
|     axi_pcie_0                |     1.659 |
|       inst                    |     1.659 |
|     axi_smc                   |     0.216 |
|       inst                    |     0.216 |
|     axi_timer_0               |     0.004 |
|       U0                      |     0.004 |
|     axi_uart16550_0           |     0.002 |
|       U0                      |     0.002 |
|     iic_main                  |     0.002 |
|       U0                      |     0.002 |
|     microblaze_0              |     0.073 |
|       U0                      |     0.073 |
|     microblaze_0_axi_intc     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0_axi_periph   |     0.024 |
|       m01_couplers            |     0.014 |
|       m02_couplers            |     0.004 |
|       xbar                    |     0.004 |
|     microblaze_0_local_memory |     0.014 |
|       lmb_bram                |     0.014 |
|     mig_0                     |     2.334 |
|       u_fpgadrv_mig_0_0_mig   |     2.334 |
+-------------------------------+-----------+


