Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Mon May 12 10:00:11 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_utilization -file dmas_wrapper_utilization_synth.rpt -pb dmas_wrapper_utilization_synth.pb
| Design       : dmas_wrapper
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 15956 |     0 |     53200 | 29.99 |
|   LUT as Logic             | 15175 |     0 |     53200 | 28.52 |
|   LUT as Memory            |   781 |     0 |     17400 |  4.48 |
|     LUT as Distributed RAM |   162 |     0 |           |       |
|     LUT as Shift Register  |   619 |     0 |           |       |
| Slice Registers            | 14680 |     0 |    106400 | 13.79 |
|   Register as Flip Flop    | 14680 |     0 |    106400 | 13.79 |
|   Register as Latch        |     0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   571 |     0 |     26600 |  2.14 |
| F8 Muxes                   |   192 |     0 |     13300 |  1.44 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   98 |     0 |       140 | 70.00 |
|   RAMB36/FIFO*    |   98 |     0 |       140 | 70.00 |
|     RAMB36E1 only |   98 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    8 |     0 |       200 |  4.00 |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| IBUFGDS                     |    0 |     0 |       192 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         0 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.12 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Loced | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+
| Ref Name |  Used |
+----------+-------+
| FDRE     | 13811 |
| LUT6     |  6936 |
| LUT4     |  3279 |
| LUT3     |  3179 |
| LUT5     |  2129 |
| LUT2     |  1373 |
| LUT1     |   841 |
| MUXF7    |   571 |
| CARRY4   |   427 |
| FDSE     |   380 |
| SRLC32E  |   368 |
| FDCE     |   342 |
| SRL16E   |   251 |
| RAMD32   |   242 |
| MUXF8    |   192 |
| FDPE     |   147 |
| BIBUF    |   130 |
| RAMB36E1 |    98 |
| RAMS32   |    80 |
| OBUF     |     8 |
| PS7      |     1 |
| BUFG     |     1 |
+----------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


