# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Hardware.srcs/sources_1/imports/Group_2/Main_state_machine.vhd" \
"../../../../Hardware.srcs/sources_1/imports/Group_2/Memory_control.vhd" \
"../../../../Hardware.srcs/sources_1/imports/Group_2/RX_TX_read_write_control.vhd" \
"../../../../Hardware.srcs/sources_1/imports/Group_2/Read_data_state_machine.vhd" \
"../../../../Hardware.srcs/sources_1/imports/Group_2/Self_block_ram_wrapper.vhd" \
"../../../../Hardware.srcs/sources_1/imports/Group_2/Send_data_state_machine.vhd" \
"../../../../Hardware.srcs/sim_1/imports/new/tb.vhd" \

# Do not sort compile order
nosort
