Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Sun Mar  1 18:54:15 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_design_analysis -congestion -file phys_opt_report_design_analysis_0.rpt
| Design       : design_IP_wrapper
| Device       : xc7z020
| Design State : Fully Placed
------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Placer Final Level Congestion Reporting
2. SLR Net Crossing Reporting

1. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+


2. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


