DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "I_tb"
duLibraryName "I2C_test"
duName "i2cTransceiver_tester"
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "i2cFrequency"
type "real"
value "i2cFrequency"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 1774,0
)
(Instance
name "I_ctrl"
duLibraryName "I2C"
duName "i2cFIFO"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
(GiElement
name "txFifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
mwi 0
uid 5683,0
)
(Instance
name "I_DUT"
duLibraryName "I2C"
duName "i2cTransceiver"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 6306,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tb"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2cTransceiver_tb"
)
(vvPair
variable "date"
value "08/28/19"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "28"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "i2cTransceiver_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "08/28/19"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphelia"
)
(vvPair
variable "graphical_source_time"
value "13:37:35"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphelia"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "I2C_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/I2C_test/work"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "i2cTransceiver_tb"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2c@transceiver_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Kart/eln_kart/04-Controller/../Libs/I2C_test/hds/i2cTransceiver_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ActelPath"
value "$ACTEL_HOME"
)
(vvPair
variable "task_ActelProjectPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ACTEL_WORK_DIR"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\BoardTester\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "13:37:35"
)
(vvPair
variable "unit"
value "i2cTransceiver_tb"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 198,0
optionalChildren [
*1 (Grouping
uid 1487,0
optionalChildren [
*2 (CommentText
uid 1489,0
shape (Rectangle
uid 1490,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,85000,102000,87000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 1491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,85500,98800,86500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 1492,0
shape (Rectangle
uid 1493,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,85000,77000,87000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 1494,0
va (VaSet
fg "32768,0,0"
font "courier,12,1"
)
xt "58750,85350,69250,86650"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 1495,0
shape (Rectangle
uid 1496,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,91000,77000,93000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 1497,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,91500,72400,92500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,85000,83000,87000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 1500,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,85500,82000,86500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 1501,0
shape (Rectangle
uid 1502,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,87000,77000,89000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 1503,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,87500,72400,88500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 1504,0
shape (Rectangle
uid 1505,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,87000,56000,89000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 1506,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,87500,54800,88500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 1507,0
shape (Rectangle
uid 1508,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,89000,56000,91000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 1509,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,89500,54200,90500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 1510,0
shape (Rectangle
uid 1511,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,87000,102000,93000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 1512,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,87200,90400,88200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 1513,0
shape (Rectangle
uid 1514,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,89000,77000,91000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 1515,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,89500,76600,90500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 1516,0
shape (Rectangle
uid 1517,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,91000,56000,93000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 1518,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,91500,55400,92500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 1488,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "51000,85000,102000,93000"
)
oxt "13000,22000,64000,30000"
)
*12 (Blk
uid 1774,0
shape (Rectangle
uid 1775,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "-6000,71000,101000,79000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1776,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 1777,0
va (VaSet
)
xt "-5400,78900,-100,80100"
st "I2C_test"
blo "-5400,79900"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 1778,0
va (VaSet
)
xt "-5400,80100,7900,81300"
st "i2cTransceiver_tester"
blo "-5400,81100"
tm "BlkNameMgr"
)
*15 (Text
uid 1779,0
va (VaSet
)
xt "-5400,81300,-2600,82500"
st "I_tb"
blo "-5400,82300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1780,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1781,0
text (MLText
uid 1782,0
va (VaSet
)
xt "-6000,82400,24000,85400"
st "clockFrequency = clockFrequency    ( real     )  
i2cFrequency   = i2cFrequency      ( real     )  
dataBitNb      = dataBitNb         ( positive )  "
)
header ""
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "clockFrequency"
)
(GiElement
name "i2cFrequency"
type "real"
value "i2cFrequency"
)
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 5594,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-5750,77250,-4250,78750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*16 (Net
uid 3737,0
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 24,0
)
declText (MLText
uid 3738,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL reset        : std_ulogic"
)
)
*17 (Net
uid 3745,0
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 25,0
)
declText (MLText
uid 3746,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL clock        : std_ulogic"
)
)
*18 (Net
uid 3753,0
decl (Decl
n "txWr"
t "std_ulogic"
o 19
suid 26,0
)
declText (MLText
uid 3754,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL txWr         : std_ulogic"
)
)
*19 (Net
uid 3761,0
decl (Decl
n "txFull"
t "std_ulogic"
o 18
suid 27,0
)
declText (MLText
uid 3762,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL txFull       : std_ulogic"
)
)
*20 (Net
uid 3769,0
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 28,0
)
declText (MLText
uid 3770,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL rxRd         : std_ulogic"
)
)
*21 (Net
uid 3777,0
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 29,0
)
declText (MLText
uid 3778,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL rxEmpty      : std_ulogic"
)
)
*22 (Net
uid 3785,0
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 17
suid 30,0
)
declText (MLText
uid 3786,0
va (VaSet
isHidden 1
)
xt "0,0,37200,1000"
st "SIGNAL txData       : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*23 (Net
uid 3793,0
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 31,0
)
declText (MLText
uid 3794,0
va (VaSet
isHidden 1
)
xt "0,0,37200,1000"
st "SIGNAL rxData       : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*24 (Net
uid 4005,0
decl (Decl
n "sClOut"
t "std_ulogic"
o 13
suid 37,0
)
declText (MLText
uid 4006,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL sClOut       : std_ulogic"
)
)
*25 (SaComponent
uid 5683,0
optionalChildren [
*26 (CptPort
uid 5635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,42625,37750,43375"
)
tg (CPTG
uid 5637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5638,0
va (VaSet
)
xt "31700,42400,36000,43600"
st "sClOut"
ju 2
blo "36000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sClOut"
t "std_ulogic"
o 10
suid 1,0
)
)
)
*27 (CptPort
uid 5639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,58625,21000,59375"
)
tg (CPTG
uid 5641,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5642,0
va (VaSet
)
xt "22000,58400,25400,59600"
st "clock"
blo "22000,59400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*28 (CptPort
uid 5643,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5644,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,60625,21000,61375"
)
tg (CPTG
uid 5645,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5646,0
va (VaSet
)
xt "22000,60400,25300,61600"
st "reset"
blo "22000,61400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*29 (CptPort
uid 5647,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5648,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,44625,37750,45375"
)
tg (CPTG
uid 5649,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5650,0
va (VaSet
)
xt "31400,44400,36000,45600"
st "sDaOut"
ju 2
blo "36000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 9
suid 4,0
)
)
)
*30 (CptPort
uid 5651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5652,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,52625,21000,53375"
)
tg (CPTG
uid 5653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5654,0
va (VaSet
)
xt "22000,52400,26900,53600"
st "rxEmpty"
blo "22000,53400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 3
suid 6,0
)
)
)
*31 (CptPort
uid 5655,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5656,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,44625,21000,45375"
)
tg (CPTG
uid 5657,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5658,0
va (VaSet
)
xt "22000,44400,25500,45600"
st "txFull"
blo "22000,45400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txFull"
t "std_ulogic"
o 7
suid 7,0
)
)
)
*32 (CptPort
uid 5659,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5660,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,54625,21000,55375"
)
tg (CPTG
uid 5661,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5662,0
va (VaSet
)
xt "22000,54400,25000,55600"
st "rxRd"
blo "22000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "rxRd"
t "std_ulogic"
o 4
suid 8,0
)
)
)
*33 (CptPort
uid 5663,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5664,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,46625,21000,47375"
)
tg (CPTG
uid 5665,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5666,0
va (VaSet
)
xt "22000,46400,25000,47600"
st "txWr"
blo "22000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "txWr"
t "std_ulogic"
o 8
suid 9,0
)
)
)
*34 (CptPort
uid 5667,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5668,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,50625,21000,51375"
)
tg (CPTG
uid 5669,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5670,0
va (VaSet
)
xt "22000,50400,26100,51600"
st "rxData"
blo "22000,51400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2011,0
)
)
)
*35 (CptPort
uid 5671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20250,42625,21000,43375"
)
tg (CPTG
uid 5673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5674,0
va (VaSet
)
xt "22000,42400,26100,43600"
st "txData"
blo "22000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 6
suid 2012,0
)
)
)
*36 (CptPort
uid 5675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5676,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,46625,37750,47375"
)
tg (CPTG
uid 5677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5678,0
va (VaSet
)
xt "32500,46400,36000,47600"
st "sClIn"
ju 2
blo "36000,47400"
)
)
thePort (LogicalPort
decl (Decl
n "sClIn"
t "std_ulogic"
o 11
suid 2013,0
)
)
)
*37 (CptPort
uid 5679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5680,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,48625,37750,49375"
)
tg (CPTG
uid 5681,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5682,0
va (VaSet
)
xt "32200,48400,36000,49600"
st "sDaIn"
ju 2
blo "36000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 12
suid 2014,0
)
)
)
]
shape (Rectangle
uid 5684,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "21000,39000,37000,63000"
)
oxt "38000,4000,54000,28000"
ttg (MlTextGroup
uid 5685,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 5686,0
va (VaSet
)
xt "21600,62800,24300,64000"
st "I2C"
blo "21600,63800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 5687,0
va (VaSet
)
xt "21600,64000,26500,65200"
st "i2cFIFO"
blo "21600,65000"
tm "CptNameMgr"
)
*40 (Text
uid 5688,0
va (VaSet
)
xt "21600,65200,25100,66400"
st "I_ctrl"
blo "21600,66200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5689,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5690,0
text (MLText
uid 5691,0
va (VaSet
font "courier,8,0"
)
xt "21000,67000,46000,70600"
st "dataBitNb      = dataBitNb         ( positive )  
baudRateDivide = baudRateDivide    ( positive )  
txFifoDepth    = fifoDepth         ( positive )  
rxFifoDepth    = 1                 ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
(GiElement
name "txFifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "rxFifoDepth"
type "positive"
value "1"
)
]
)
viewicon (ZoomableIcon
uid 5692,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "21250,61250,22750,62750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*41 (HdlText
uid 5932,0
optionalChildren [
*42 (EmbeddedText
uid 5948,0
commentText (CommentText
uid 5949,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5950,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "45000,41000,53000,51000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5951,0
va (VaSet
font "courier,8,0"
)
xt "45200,41200,53200,46600"
st "
sCl <= sClOut;
sDa <= '0' when (sDaOutM = '0') or (sDaOutS = '0') else '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 5933,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "45000,39000,53000,53000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5934,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 5935,0
va (VaSet
font "courier,8,0"
)
xt "45000,53000,47000,54000"
st "eb1"
blo "45000,53800"
tm "HdlTextNameMgr"
)
*44 (Text
uid 5936,0
va (VaSet
font "courier,8,0"
)
xt "45000,54000,46000,55000"
st "1"
blo "45000,54800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 5937,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,51250,46750,52750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*45 (Net
uid 5946,0
decl (Decl
n "sCl"
t "std_ulogic"
o 12
suid 47,0
)
declText (MLText
uid 5947,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL sCl          : std_ulogic"
)
)
*46 (Net
uid 5952,0
decl (Decl
n "sDaOutM"
t "std_ulogic"
o 15
suid 48,0
)
declText (MLText
uid 5953,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL sDaOutM      : std_ulogic"
)
)
*47 (Net
uid 5962,0
decl (Decl
n "sDaOutS"
t "std_ulogic"
o 16
suid 50,0
)
declText (MLText
uid 5963,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL sDaOutS      : std_ulogic"
)
)
*48 (Net
uid 5964,0
decl (Decl
n "sDa"
t "std_ulogic"
o 14
suid 51,0
)
declText (MLText
uid 5965,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL sDa          : std_ulogic"
)
)
*49 (Net
uid 5998,0
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 4
suid 52,0
)
declText (MLText
uid 5999,0
va (VaSet
isHidden 1
)
xt "0,0,38400,1000"
st "SIGNAL dataOut      : std_ulogic_vector(dataBitNb-2-1 DOWNTO 0)"
)
)
*50 (Net
uid 6006,0
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 53,0
)
declText (MLText
uid 6007,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL dataValid    : std_ulogic"
)
)
*51 (Net
uid 6014,0
decl (Decl
n "writeData"
t "std_ulogic"
o 20
suid 54,0
)
declText (MLText
uid 6015,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL writeData    : std_ulogic"
)
)
*52 (Net
uid 6022,0
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 3
suid 55,0
)
declText (MLText
uid 6023,0
va (VaSet
isHidden 1
)
xt "0,0,38400,1000"
st "SIGNAL dataIn       : std_ulogic_vector(dataBitNb-2-1 DOWNTO 0)"
)
)
*53 (Net
uid 6169,0
decl (Decl
n "registerAddr"
t "unsigned"
b "(dataBitNb-2-1 DOWNTO 0)"
o 7
suid 57,0
)
declText (MLText
uid 6170,0
va (VaSet
isHidden 1
)
xt "0,0,33000,1000"
st "SIGNAL registerAddr : unsigned(dataBitNb-2-1 DOWNTO 0)"
)
)
*54 (Net
uid 6177,0
decl (Decl
n "chipAddr"
t "unsigned"
b "(dataBitNb-3-1 DOWNTO 0)"
o 1
suid 58,0
)
declText (MLText
uid 6178,0
va (VaSet
isHidden 1
)
xt "0,0,33000,1000"
st "SIGNAL chipAddr     : unsigned(dataBitNb-3-1 DOWNTO 0)"
)
)
*55 (SaComponent
uid 6306,0
optionalChildren [
*56 (CptPort
uid 6258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,44625,61000,45375"
)
tg (CPTG
uid 6260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6261,0
va (VaSet
)
xt "62000,44400,65800,45600"
st "sDaIn"
blo "62000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "sDaIn"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*57 (CptPort
uid 6262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,54625,61000,55375"
)
tg (CPTG
uid 6264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6265,0
va (VaSet
)
xt "62000,54400,65400,55600"
st "clock"
blo "62000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*58 (CptPort
uid 6266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,56625,61000,57375"
)
tg (CPTG
uid 6268,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6269,0
va (VaSet
)
xt "62000,56400,65300,57600"
st "reset"
blo "62000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*59 (CptPort
uid 6270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,48625,77750,49375"
)
tg (CPTG
uid 6272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6273,0
va (VaSet
)
xt "72001,48400,76001,49600"
st "dataIn"
ju 2
blo "76001,49400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 4
suid 4,0
)
)
)
*60 (CptPort
uid 6274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6275,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,52625,77750,53375"
)
tg (CPTG
uid 6276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6277,0
va (VaSet
)
xt "70500,52400,76000,53600"
st "dataValid"
ju 2
blo "76000,53400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*61 (CptPort
uid 6278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,42625,61000,43375"
)
tg (CPTG
uid 6280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6281,0
va (VaSet
)
xt "62000,42400,64400,43600"
st "sCl"
blo "62000,43400"
)
)
thePort (LogicalPort
decl (Decl
n "sCl"
t "std_ulogic"
o 6
suid 2006,0
)
)
)
*62 (CptPort
uid 6282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6283,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,46625,77750,47375"
)
tg (CPTG
uid 6284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6285,0
va (VaSet
)
xt "68300,46400,76000,47600"
st "registerAddr"
ju 2
blo "76000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "registerAddr"
t "unsigned"
b "(dataBitNb-2-1 DOWNTO 0)"
o 7
suid 2007,0
)
)
)
*63 (CptPort
uid 6286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6287,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,50625,77750,51375"
)
tg (CPTG
uid 6288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6289,0
va (VaSet
)
xt "70500,50400,76000,51600"
st "writeData"
ju 2
blo "76000,51400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "writeData"
t "std_ulogic"
o 8
suid 2008,0
)
)
)
*64 (CptPort
uid 6290,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6291,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60250,46625,61000,47375"
)
tg (CPTG
uid 6292,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6293,0
va (VaSet
)
xt "62000,46400,66600,47600"
st "sDaOut"
blo "62000,47400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sDaOut"
t "std_ulogic"
o 9
suid 2009,0
)
)
)
*65 (CptPort
uid 6294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6295,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,54625,77750,55375"
)
tg (CPTG
uid 6296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6297,0
va (VaSet
)
xt "71200,54400,76000,55600"
st "dataOut"
ju 2
blo "76000,55400"
)
)
thePort (LogicalPort
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 10
suid 2010,0
)
)
)
*66 (CptPort
uid 6298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6299,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,42625,77750,43375"
)
tg (CPTG
uid 6300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6301,0
va (VaSet
)
xt "70800,42400,76000,43600"
st "chipAddr"
ju 2
blo "76000,43400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "chipAddr"
t "unsigned"
b "(dataBitNb-3-1 DOWNTO 0)"
o 11
suid 2011,0
)
)
)
*67 (CptPort
uid 6302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6303,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "77000,44625,77750,45375"
)
tg (CPTG
uid 6304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6305,0
va (VaSet
)
xt "69300,44400,76000,45600"
st "isSelected"
ju 2
blo "76000,45400"
)
)
thePort (LogicalPort
decl (Decl
n "isSelected"
t "std_ulogic"
o 12
suid 2013,0
)
)
)
]
shape (Rectangle
uid 6307,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "61000,39000,77000,59000"
)
oxt "39000,8000,55000,28000"
ttg (MlTextGroup
uid 6308,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 6309,0
va (VaSet
)
xt "61600,58800,64300,60000"
st "I2C"
blo "61600,59800"
tm "BdLibraryNameMgr"
)
*69 (Text
uid 6310,0
va (VaSet
)
xt "61600,60000,70600,61200"
st "i2cTransceiver"
blo "61600,61000"
tm "CptNameMgr"
)
*70 (Text
uid 6311,0
va (VaSet
)
xt "61600,61200,65700,62400"
st "I_DUT"
blo "61600,62200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6312,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6313,0
text (MLText
uid 6314,0
va (VaSet
font "courier,8,0"
)
xt "61000,63000,81000,63900"
st "dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
viewicon (ZoomableIcon
uid 6315,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "61250,57250,62750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sIVOD 1
)
archFileType "UNKNOWN"
)
*71 (Net
uid 6316,0
decl (Decl
n "isSelected"
t "std_ulogic"
o 6
suid 59,0
)
declText (MLText
uid 6317,0
va (VaSet
isHidden 1
)
xt "0,0,19800,1000"
st "SIGNAL isSelected   : std_ulogic"
)
)
*72 (Wire
uid 3739,0
shape (OrthoPolyLine
uid 3740,0
va (VaSet
vasetType 3
)
xt "19000,61000,20250,71000"
pts [
"20250,61000"
"19000,61000"
"19000,71000"
]
)
start &28
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3744,0
va (VaSet
font "courier,12,0"
)
xt "15250,59600,18750,60900"
st "reset"
blo "15250,60600"
tm "WireNameMgr"
)
)
on &16
)
*73 (Wire
uid 3747,0
shape (OrthoPolyLine
uid 3748,0
va (VaSet
vasetType 3
)
xt "17000,59000,20250,71000"
pts [
"20250,59000"
"17000,59000"
"17000,71000"
]
)
start &27
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3752,0
va (VaSet
font "courier,12,0"
)
xt "15250,57600,19050,59000"
st "clock"
blo "15250,58800"
tm "WireNameMgr"
)
)
on &17
)
*74 (Wire
uid 3755,0
shape (OrthoPolyLine
uid 3756,0
va (VaSet
vasetType 3
)
xt "6000,47000,20250,71000"
pts [
"20250,47000"
"6000,47000"
"6000,71000"
]
)
start &33
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3760,0
va (VaSet
font "courier,12,0"
)
xt "14000,45600,16800,46900"
st "txWr"
blo "14000,46600"
tm "WireNameMgr"
)
)
on &18
)
*75 (Wire
uid 3763,0
shape (OrthoPolyLine
uid 3764,0
va (VaSet
vasetType 3
)
xt "4000,45000,20250,71000"
pts [
"20250,45000"
"4000,45000"
"4000,71000"
]
)
start &31
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3768,0
va (VaSet
font "courier,12,0"
)
xt "14000,43600,18200,44900"
st "txFull"
blo "14000,44600"
tm "WireNameMgr"
)
)
on &19
)
*76 (Wire
uid 3771,0
shape (OrthoPolyLine
uid 3772,0
va (VaSet
vasetType 3
)
xt "14000,55000,20250,71000"
pts [
"20250,55000"
"14000,55000"
"14000,71000"
]
)
start &32
end &12
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3775,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3776,0
va (VaSet
font "courier,12,0"
)
xt "14000,53600,16800,54900"
st "rxRd"
blo "14000,54600"
tm "WireNameMgr"
)
)
on &20
)
*77 (Wire
uid 3779,0
shape (OrthoPolyLine
uid 3780,0
va (VaSet
vasetType 3
)
xt "12000,53000,20250,71000"
pts [
"20250,53000"
"12000,53000"
"12000,71000"
]
)
start &30
end &12
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3784,0
va (VaSet
font "courier,12,0"
)
xt "14000,51600,18900,52900"
st "rxEmpty"
blo "14000,52600"
tm "WireNameMgr"
)
)
on &21
)
*78 (Wire
uid 3787,0
shape (OrthoPolyLine
uid 3788,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,43000,20250,71000"
pts [
"20250,43000"
"2000,43000"
"2000,71000"
]
)
start &35
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3791,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3792,0
va (VaSet
font "courier,12,0"
)
xt "14000,41600,18200,42900"
st "txData"
blo "14000,42600"
tm "WireNameMgr"
)
)
on &22
)
*79 (Wire
uid 3795,0
shape (OrthoPolyLine
uid 3796,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,51000,20250,71000"
pts [
"20250,51000"
"10000,51000"
"10000,71000"
]
)
start &34
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3799,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3800,0
va (VaSet
font "courier,12,0"
)
xt "14000,49600,18200,50900"
st "rxData"
blo "14000,50600"
tm "WireNameMgr"
)
)
on &23
)
*80 (Wire
uid 4007,0
shape (OrthoPolyLine
uid 4008,0
va (VaSet
vasetType 3
)
xt "37750,43000,45000,43000"
pts [
"37750,43000"
"45000,43000"
]
)
start &26
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4012,0
va (VaSet
font "courier,12,0"
)
xt "39000,41600,43200,42900"
st "sClOut"
blo "39000,42600"
tm "WireNameMgr"
)
)
on &24
)
*81 (Wire
uid 4015,0
shape (OrthoPolyLine
uid 4016,0
va (VaSet
vasetType 3
)
xt "37750,45000,45000,45000"
pts [
"37750,45000"
"45000,45000"
]
)
start &29
end &41
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4020,0
va (VaSet
font "courier,12,0"
)
xt "39000,43600,43900,44900"
st "sDaOutM"
blo "39000,44600"
tm "WireNameMgr"
)
)
on &46
)
*82 (Wire
uid 4023,0
shape (OrthoPolyLine
uid 4024,0
va (VaSet
vasetType 3
)
xt "37750,47000,45000,47000"
pts [
"37750,47000"
"45000,47000"
]
)
start &36
end &41
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4028,0
va (VaSet
font "courier,12,0"
)
xt "39000,45600,41100,46900"
st "sCl"
blo "39000,46600"
tm "WireNameMgr"
)
)
on &45
)
*83 (Wire
uid 4031,0
shape (OrthoPolyLine
uid 4032,0
va (VaSet
vasetType 3
)
xt "37750,49000,45000,49000"
pts [
"37750,49000"
"45000,49000"
]
)
start &37
end &41
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4036,0
va (VaSet
font "courier,12,0"
)
xt "39000,47600,42200,49000"
st "sDa"
blo "39000,48800"
tm "WireNameMgr"
)
)
on &48
)
*84 (Wire
uid 5938,0
shape (OrthoPolyLine
uid 5939,0
va (VaSet
vasetType 3
)
xt "53000,43000,60250,43000"
pts [
"60250,43000"
"53000,43000"
]
)
start &61
end &41
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5945,0
va (VaSet
font "courier,12,0"
)
xt "55000,41600,57100,42900"
st "sCl"
blo "55000,42600"
tm "WireNameMgr"
)
)
on &45
)
*85 (Wire
uid 5956,0
shape (OrthoPolyLine
uid 5957,0
va (VaSet
vasetType 3
)
xt "53000,47000,60250,47000"
pts [
"60250,47000"
"53000,47000"
]
)
start &64
end &41
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 5960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5961,0
va (VaSet
font "courier,12,0"
)
xt "54000,45600,58900,46900"
st "sDaOutS"
blo "54000,46600"
tm "WireNameMgr"
)
)
on &47
)
*86 (Wire
uid 5966,0
shape (OrthoPolyLine
uid 5967,0
va (VaSet
vasetType 3
)
xt "53000,45000,60250,45000"
pts [
"60250,45000"
"53000,45000"
]
)
start &56
end &41
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5973,0
va (VaSet
font "courier,12,0"
)
xt "55000,43600,58200,45000"
st "sDa"
blo "55000,44800"
tm "WireNameMgr"
)
)
on &48
)
*87 (Wire
uid 5982,0
shape (OrthoPolyLine
uid 5983,0
va (VaSet
vasetType 3
)
xt "57000,57000,60250,57000"
pts [
"60250,57000"
"57000,57000"
]
)
start &58
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5989,0
va (VaSet
font "courier,12,0"
)
xt "56000,55600,59500,56900"
st "reset"
blo "56000,56600"
tm "WireNameMgr"
)
)
on &16
)
*88 (Wire
uid 5990,0
shape (OrthoPolyLine
uid 5991,0
va (VaSet
vasetType 3
)
xt "57000,55000,60250,55000"
pts [
"60250,55000"
"57000,55000"
]
)
start &57
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5997,0
va (VaSet
font "courier,12,0"
)
xt "56000,53600,59800,55000"
st "clock"
blo "56000,54800"
tm "WireNameMgr"
)
)
on &17
)
*89 (Wire
uid 6000,0
shape (OrthoPolyLine
uid 6001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,55000,81000,71000"
pts [
"77750,55000"
"81000,55000"
"81000,71000"
]
)
start &65
end &12
sat 32
eat 2
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6005,0
va (VaSet
font "courier,12,0"
)
xt "79750,53600,84650,54900"
st "dataOut"
blo "79750,54600"
tm "WireNameMgr"
)
)
on &49
)
*90 (Wire
uid 6008,0
shape (OrthoPolyLine
uid 6009,0
va (VaSet
vasetType 3
)
xt "77750,53000,83000,71000"
pts [
"77750,53000"
"83000,53000"
"83000,71000"
]
)
start &60
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 6012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6013,0
va (VaSet
font "courier,12,0"
)
xt "79750,51600,86050,52900"
st "dataValid"
blo "79750,52600"
tm "WireNameMgr"
)
)
on &50
)
*91 (Wire
uid 6016,0
shape (OrthoPolyLine
uid 6017,0
va (VaSet
vasetType 3
)
xt "77750,51000,85000,71000"
pts [
"77750,51000"
"85000,51000"
"85000,71000"
]
)
start &63
end &12
sat 32
eat 1
stc 0
st 0
sf 1
tg (WTG
uid 6020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6021,0
va (VaSet
font "courier,12,0"
)
xt "79750,49600,86050,50900"
st "writeData"
blo "79750,50600"
tm "WireNameMgr"
)
)
on &51
)
*92 (Wire
uid 6024,0
shape (OrthoPolyLine
uid 6025,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,49000,87000,71000"
pts [
"77750,49000"
"87000,49000"
"87000,71000"
]
)
start &59
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6029,0
va (VaSet
font "courier,12,0"
)
xt "79750,47600,83950,48900"
st "dataIn"
blo "79750,48600"
tm "WireNameMgr"
)
)
on &52
)
*93 (Wire
uid 6171,0
shape (OrthoPolyLine
uid 6172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,47000,89000,71000"
pts [
"77750,47000"
"89000,47000"
"89000,71000"
]
)
start &62
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6176,0
va (VaSet
font "courier,12,0"
)
xt "79750,45600,88850,46900"
st "registerAddr"
blo "79750,46600"
tm "WireNameMgr"
)
)
on &53
)
*94 (Wire
uid 6179,0
shape (OrthoPolyLine
uid 6180,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "77750,43000,93000,71000"
pts [
"77750,43000"
"93000,43000"
"93000,71000"
]
)
start &66
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
tg (WTG
uid 6183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6184,0
va (VaSet
font "courier,12,0"
)
xt "79750,41600,85350,42900"
st "chipAddr"
blo "79750,42600"
tm "WireNameMgr"
)
)
on &54
)
*95 (Wire
uid 6318,0
shape (OrthoPolyLine
uid 6319,0
va (VaSet
vasetType 3
)
xt "77750,45000,91000,71000"
pts [
"77750,45000"
"91000,45000"
"91000,71000"
]
)
start &67
end &12
sat 32
eat 2
stc 0
st 0
sf 1
tg (WTG
uid 6322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6323,0
va (VaSet
font "courier,12,0"
)
xt "79750,43600,87450,44900"
st "isSelected"
blo "79750,44600"
tm "WireNameMgr"
)
)
on &71
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "32768,32768,32768"
)
packageList *96 (PackageList
uid 187,0
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
uid 1297,0
va (VaSet
font "courier,8,1"
)
xt "-7000,19600,-1600,20600"
st "Package List"
blo "-7000,20400"
)
*98 (MLText
uid 1298,0
va (VaSet
font "courier,8,0"
)
xt "-7000,20600,8500,23300"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 190,0
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 191,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,0,31000,1200"
st "Compiler Directives"
blo "20000,1000"
)
*100 (Text
uid 192,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,1400,33000,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*101 (MLText
uid 193,0
va (VaSet
isHidden 1
)
xt "20000,2800,32000,4800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*102 (Text
uid 194,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,5600,33500,6800"
st "Post-module directives:"
blo "20000,6600"
)
*103 (MLText
uid 195,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*104 (Text
uid 196,0
va (VaSet
isHidden 1
font "courier,10,1"
)
xt "20000,7200,33200,8400"
st "End-module directives:"
blo "20000,8200"
)
*105 (MLText
uid 197,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "146,32,1391,900"
viewArea "-8645,18036,104240,95053"
cachedDiagramExtent "-7000,0,102000,93000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\ipp://ippsion.hevs.ch\\PREA309_HPLJ3005DN,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "Letter (8.5\" x 11\")"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-7000,19000"
lastUid 6467,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,10,1"
)
xt "-150,900,4450,2100"
st "Panel0"
blo "-150,1900"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
va (VaSet
)
xt "1500,2550,6800,3750"
st "<library>"
blo "1500,3550"
tm "BdLibraryNameMgr"
)
*107 (Text
va (VaSet
)
xt "1500,3750,6300,4950"
st "<block>"
blo "1500,4750"
tm "BlkNameMgr"
)
*108 (Text
va (VaSet
)
xt "1500,4950,3400,6150"
st "I0"
blo "1500,5950"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1500,12550,1500,12550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*110 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*111 (Text
va (VaSet
)
xt "-100,5000,1800,6200"
st "I0"
blo "-100,6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,9,0"
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-850,0,8850,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
)
xt "-350,2550,1950,3550"
st "Library"
blo "-350,3350"
tm "BdLibraryNameMgr"
)
*113 (Text
va (VaSet
)
xt "-350,3550,5150,4550"
st "SaComponent"
blo "-350,4350"
tm "CptNameMgr"
)
*114 (Text
va (VaSet
)
xt "-350,4550,1550,5750"
st "I0"
blo "-350,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7350,550,-7350,550"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-600,8250,900,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-1350,0,9350,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
)
xt "-850,2550,1450,3550"
st "Library"
blo "-850,3350"
)
*116 (Text
va (VaSet
)
xt "-850,3550,5250,4550"
st "VhdlComponent"
blo "-850,4350"
)
*117 (Text
va (VaSet
)
xt "-850,4550,1050,5750"
st "I0"
blo "-850,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7850,550,-7850,550"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-2100,0,10100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
)
xt "-1600,2550,700,3550"
st "Library"
blo "-1600,3350"
)
*119 (Text
va (VaSet
)
xt "-1600,3550,5500,4550"
st "VerilogComponent"
blo "-1600,4350"
)
*120 (Text
va (VaSet
)
xt "-1600,4550,300,5750"
st "I0"
blo "-1600,5550"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-8600,550,-8600,550"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "courier,8,0"
)
xt "2950,3400,4950,4400"
st "eb1"
blo "2950,4200"
tm "HdlTextNameMgr"
)
*122 (Text
va (VaSet
font "courier,8,0"
)
xt "2950,4400,3950,5400"
st "1"
blo "2950,5200"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "250,8250,1750,9750"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "courier,8,0"
)
xt "200,200,2200,1100"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "courier,8,0"
)
xt "-550,-500,550,500"
st "G"
blo "-550,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "courier,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,3400,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "courier,12,0"
)
xt "0,0,4700,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,0"
)
xt "0,400,3700,1400"
st "bundle0"
blo "0,1200"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,1400,1000,2300"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "courier,8,0"
)
xt "0,0,4500,900"
st "Auto list"
)
second (MLText
va (VaSet
font "courier,8,0"
)
xt "0,1000,9000,1900"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "2150,-1300,16650,-400"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "courier,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*124 (MLText
va (VaSet
font "courier,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "courier,8,0"
)
xt "1100,-1300,10100,-400"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1750"
)
num (Text
va (VaSet
font "courier,8,0"
)
xt "50,400,1050,1400"
st "1"
blo "50,1200"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*125 (Text
va (VaSet
font "courier,8,1"
)
xt "11800,20000,21800,21000"
st "Frame Declarations"
blo "11800,20800"
)
*126 (MLText
va (VaSet
font "courier,8,0"
)
xt "11800,21000,11800,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "courier,8,0"
)
xt "0,750,2100,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "-7000,25800,0,26800"
st "Declarations"
blo "-7000,26600"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-7000,27000,-3600,28000"
st "Ports:"
blo "-7000,27800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "-7000,26800,-2200,27800"
st "Pre User:"
blo "-7000,27600"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-5000,27800,40600,34800"
st "constant clockFrequency : real := 66.0E6;
constant i2cFrequency : real := 3.4E6;
constant baudRateDivide : positive := integer(clockFrequency/i2cFrequency);

constant dataBitNb : positive := 10;
constant fifoDepth : positive := 32;
constant i2cAddressBitNb : positive := 13;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-7000,27000,2000,28000"
st "Diagram Signals:"
blo "-7000,27800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "-7000,27000,-1000,28000"
st "Post User:"
blo "-7000,27800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-5000,41400,-5000,41400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 59,0
usingSuid 1
emptyRow *127 (LEmptyRow
)
uid 3310,0
optionalChildren [
*128 (RefLabelRowHdr
)
*129 (TitleRowHdr
)
*130 (FilterRowHdr
)
*131 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*132 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*133 (GroupColHdr
tm "GroupColHdrMgr"
)
*134 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*135 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*136 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*137 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*138 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*139 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 24,0
)
)
uid 3801,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 25,0
)
)
uid 3803,0
)
*142 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txWr"
t "std_ulogic"
o 19
suid 26,0
)
)
uid 3805,0
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txFull"
t "std_ulogic"
o 18
suid 27,0
)
)
uid 3807,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxRd"
t "std_ulogic"
o 11
suid 28,0
)
)
uid 3809,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxEmpty"
t "std_ulogic"
o 10
suid 29,0
)
)
uid 3811,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 17
suid 30,0
)
)
uid 3813,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxData"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 9
suid 31,0
)
)
uid 3815,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sClOut"
t "std_ulogic"
o 13
suid 37,0
)
)
uid 4045,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sCl"
t "std_ulogic"
o 12
suid 47,0
)
)
uid 5974,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOutM"
t "std_ulogic"
o 15
suid 48,0
)
)
uid 5976,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDaOutS"
t "std_ulogic"
o 16
suid 50,0
)
)
uid 5978,0
)
*152 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sDa"
t "std_ulogic"
o 14
suid 51,0
)
)
uid 5980,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 4
suid 52,0
)
)
uid 6038,0
)
*154 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataValid"
t "std_ulogic"
o 5
suid 53,0
)
)
uid 6040,0
)
*155 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "writeData"
t "std_ulogic"
o 20
suid 54,0
)
)
uid 6042,0
)
*156 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataIn"
t "std_ulogic_vector"
b "(dataBitNb-2-1 DOWNTO 0)"
o 3
suid 55,0
)
)
uid 6044,0
)
*157 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "registerAddr"
t "unsigned"
b "(dataBitNb-2-1 DOWNTO 0)"
o 7
suid 57,0
)
)
uid 6185,0
)
*158 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "chipAddr"
t "unsigned"
b "(dataBitNb-3-1 DOWNTO 0)"
o 1
suid 58,0
)
)
uid 6187,0
)
*159 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "isSelected"
t "std_ulogic"
o 6
suid 59,0
)
)
uid 6324,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 3323,0
optionalChildren [
*160 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *161 (MRCItem
litem &127
pos 20
dimension 20
)
uid 3325,0
optionalChildren [
*162 (MRCItem
litem &128
pos 0
dimension 20
uid 3326,0
)
*163 (MRCItem
litem &129
pos 1
dimension 23
uid 3327,0
)
*164 (MRCItem
litem &130
pos 2
hidden 1
dimension 20
uid 3328,0
)
*165 (MRCItem
litem &140
pos 0
dimension 20
uid 3802,0
)
*166 (MRCItem
litem &141
pos 1
dimension 20
uid 3804,0
)
*167 (MRCItem
litem &142
pos 2
dimension 20
uid 3806,0
)
*168 (MRCItem
litem &143
pos 3
dimension 20
uid 3808,0
)
*169 (MRCItem
litem &144
pos 4
dimension 20
uid 3810,0
)
*170 (MRCItem
litem &145
pos 5
dimension 20
uid 3812,0
)
*171 (MRCItem
litem &146
pos 6
dimension 20
uid 3814,0
)
*172 (MRCItem
litem &147
pos 7
dimension 20
uid 3816,0
)
*173 (MRCItem
litem &148
pos 8
dimension 20
uid 4046,0
)
*174 (MRCItem
litem &149
pos 9
dimension 20
uid 5975,0
)
*175 (MRCItem
litem &150
pos 10
dimension 20
uid 5977,0
)
*176 (MRCItem
litem &151
pos 11
dimension 20
uid 5979,0
)
*177 (MRCItem
litem &152
pos 12
dimension 20
uid 5981,0
)
*178 (MRCItem
litem &153
pos 13
dimension 20
uid 6039,0
)
*179 (MRCItem
litem &154
pos 14
dimension 20
uid 6041,0
)
*180 (MRCItem
litem &155
pos 15
dimension 20
uid 6043,0
)
*181 (MRCItem
litem &156
pos 16
dimension 20
uid 6045,0
)
*182 (MRCItem
litem &157
pos 17
dimension 20
uid 6186,0
)
*183 (MRCItem
litem &158
pos 18
dimension 20
uid 6188,0
)
*184 (MRCItem
litem &159
pos 19
dimension 20
uid 6325,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3329,0
optionalChildren [
*185 (MRCItem
litem &131
pos 0
dimension 20
uid 3330,0
)
*186 (MRCItem
litem &133
pos 1
dimension 50
uid 3331,0
)
*187 (MRCItem
litem &134
pos 2
dimension 100
uid 3332,0
)
*188 (MRCItem
litem &135
pos 3
dimension 50
uid 3333,0
)
*189 (MRCItem
litem &136
pos 4
dimension 100
uid 3334,0
)
*190 (MRCItem
litem &137
pos 5
dimension 100
uid 3335,0
)
*191 (MRCItem
litem &138
pos 6
dimension 50
uid 3336,0
)
*192 (MRCItem
litem &139
pos 7
dimension 80
uid 3337,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 3324,0
vaOverrides [
]
)
]
)
uid 3309,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *193 (LEmptyRow
)
uid 3339,0
optionalChildren [
*194 (RefLabelRowHdr
)
*195 (TitleRowHdr
)
*196 (FilterRowHdr
)
*197 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*198 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*199 (GroupColHdr
tm "GroupColHdrMgr"
)
*200 (NameColHdr
tm "GenericNameColHdrMgr"
)
*201 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*202 (InitColHdr
tm "GenericValueColHdrMgr"
)
*203 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*204 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 3351,0
optionalChildren [
*205 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *206 (MRCItem
litem &193
pos 0
dimension 20
)
uid 3353,0
optionalChildren [
*207 (MRCItem
litem &194
pos 0
dimension 20
uid 3354,0
)
*208 (MRCItem
litem &195
pos 1
dimension 23
uid 3355,0
)
*209 (MRCItem
litem &196
pos 2
hidden 1
dimension 20
uid 3356,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 3357,0
optionalChildren [
*210 (MRCItem
litem &197
pos 0
dimension 20
uid 3358,0
)
*211 (MRCItem
litem &199
pos 1
dimension 50
uid 3359,0
)
*212 (MRCItem
litem &200
pos 2
dimension 100
uid 3360,0
)
*213 (MRCItem
litem &201
pos 3
dimension 100
uid 3361,0
)
*214 (MRCItem
litem &202
pos 4
dimension 50
uid 3362,0
)
*215 (MRCItem
litem &203
pos 5
dimension 50
uid 3363,0
)
*216 (MRCItem
litem &204
pos 6
dimension 80
uid 3364,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 3352,0
vaOverrides [
]
)
]
)
uid 3338,0
type 1
)
activeModelName "BlockDiag"
)
