
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8028 
WARNING: [Synth 8-1935] empty port in module declaration [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:28]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INSTRUCTION_FETCH [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_FETCH.v:3]
WARNING: [Synth 8-1935] empty port in module declaration [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:28]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INSTRUCTION_DECODE [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EXECUTION [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/EXECUTION.v:3]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module MEMORY [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/MEMORY.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 387.480 ; gain = 104.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/½Ò°ó½m²ß/top.v:3]
INFO: [Synth 8-638] synthesizing module 'seg' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/7seg/seg.v:1]
INFO: [Synth 8-226] default block is never used [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/7seg/seg.v:23]
INFO: [Synth 8-256] done synthesizing module 'seg' (1#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/7seg/seg.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/½Ò°ó½m²ß/top.v:30]
INFO: [Synth 8-638] synthesizing module 'CPU' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/CPU.v:8]
INFO: [Synth 8-638] synthesizing module 'INSTRUCTION_FETCH' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_FETCH.v:3]
INFO: [Synth 8-256] done synthesizing module 'INSTRUCTION_FETCH' (2#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_FETCH.v:3]
INFO: [Synth 8-638] synthesizing module 'INSTRUCTION_DECODE' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:98]
WARNING: [Synth 8-308] ignoring empty port [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:29]
INFO: [Synth 8-256] done synthesizing module 'INSTRUCTION_DECODE' (3#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:3]
WARNING: [Synth 8-350] instance 'ID' of module 'INSTRUCTION_DECODE' requires 25 connections, but only 24 given [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/CPU.v:57]
INFO: [Synth 8-638] synthesizing module 'EXECUTION' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/EXECUTION.v:3]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/EXECUTION.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/EXECUTION.v:76]
INFO: [Synth 8-256] done synthesizing module 'EXECUTION' (4#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/EXECUTION.v:3]
WARNING: [Synth 8-350] instance 'EXE' of module 'EXECUTION' requires 26 connections, but only 23 given [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/CPU.v:87]
INFO: [Synth 8-638] synthesizing module 'MEMORY' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/MEMORY.v:3]
WARNING: [Synth 8-5788] Register DM_reg[0] in module MEMORY is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/MEMORY.v:42]
INFO: [Synth 8-256] done synthesizing module 'MEMORY' (5#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/MEMORY.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (6#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/CPU.v:8]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/½Ò°ó½m²ß/top.v:19]
WARNING: [Synth 8-6014] Unused sequential element clk2_reg was removed.  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/½Ò°ó½m²ß/top.v:21]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/½Ò°ó½m²ß/top.v:3]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[31]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[30]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[29]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[28]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[27]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[26]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[25]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[24]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[23]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[22]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[21]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[20]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[19]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[18]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[17]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[16]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[15]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[14]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[13]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[12]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[11]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[10]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[9]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[8]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[7]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[6]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[5]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[4]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[3]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[2]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[1]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port JT[0]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[31]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[30]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[29]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[28]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[27]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[26]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[25]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[24]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[23]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[22]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[21]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[20]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[19]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[18]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[17]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[16]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[15]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[14]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[13]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[12]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[11]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[10]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[9]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[8]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[7]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[6]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[5]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[4]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[3]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[2]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[1]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_PC[0]
WARNING: [Synth 8-3331] design EXECUTION has unconnected port DX_jump
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 471.891 ; gain = 188.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 471.891 ; gain = 188.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/constrs_1/imports/½Ò°ó½m²ß/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 863.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 863.242 ; gain = 580.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 863.242 ; gain = 580.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 863.242 ; gain = 580.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "seg_data" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/7seg/seg.v:21]
INFO: [Synth 8-4471] merging register 'NPC_reg[31:0]' into 'DX_PC_reg[31:0]' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:60]
INFO: [Synth 8-4471] merging register 'MemRead_reg' into 'MemtoReg_reg' [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:81]
WARNING: [Synth 8-6014] Unused sequential element NPC_reg was removed.  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:60]
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/lab3code/INSTRUCTION_DECODE.v:81]
INFO: [Synth 8-5546] ROM "REG_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUctr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 863.242 ; gain = 580.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |INSTRUCTION_FETCH__GB0 |           1|     33728|
|2     |INSTRUCTION_FETCH__GB1 |           1|      8416|
|3     |INSTRUCTION_FETCH__GB2 |           1|     10528|
|4     |INSTRUCTION_FETCH__GB3 |           1|     13055|
|5     |MEMORY__GB0            |           1|     33097|
|6     |MEMORY__GB1            |           1|      8324|
|7     |CPU__GC0               |           1|      4618|
|8     |top__GC0               |           1|      3582|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1196  
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 140   
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 38    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module INSTRUCTION_FETCH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1026  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module MEMORY 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 130   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 137   
Module INSTRUCTION_DECODE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 37    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 1     
Module EXECUTION 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.srcs/sources_1/imports/7seg/seg.v:21]
INFO: [Synth 8-5546] ROM "num1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port SW[15]
WARNING: [Synth 8-3331] design top has unconnected port SW[14]
WARNING: [Synth 8-3331] design top has unconnected port SW[13]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1023][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1022][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1021][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1020][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1019][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1018][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1017][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1016][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1015][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1014][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1013][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1012][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1011][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1010][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1009][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1008][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1007][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1006][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1005][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1004][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1003][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1002][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1001][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1000][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[999][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[998][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[997][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[996][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[403][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[402][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1023][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1022][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1021][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1020][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1019][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1018][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1017][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1016][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1015][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1014][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1013][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1012][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1011][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1010][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1009][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1008][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1007][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1006][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1005][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1004][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1003][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1002][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1001][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1000][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[999][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[998][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[997][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[996][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[403][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[402][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1023][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1022][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1021][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1020][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1019][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1018][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1017][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1016][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1015][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1014][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1013][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1012][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1011][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1010][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1009][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1008][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1007][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1006][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1005][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1004][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1003][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1002][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1001][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1000][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[999][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[998][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[997][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[996][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[403][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[402][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1023][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1022][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1021][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1020][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1019][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1018][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1017][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1016][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1015][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IFi_0/\instruction_reg[1014][3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[0]' (FDC) to 'cpui_6/ID/JT_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[1]' (FDC) to 'cpui_6/ID/JT_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[2]' (FDC) to 'cpui_6/ID/JT_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[3]' (FDC) to 'cpui_6/ID/JT_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[4]' (FDC) to 'cpui_6/ID/JT_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[5]' (FDC) to 'cpui_6/ID/JT_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[6]' (FDC) to 'cpui_6/ID/JT_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[7]' (FDC) to 'cpui_6/ID/JT_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[8]' (FDC) to 'cpui_6/ID/JT_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[9]' (FDC) to 'cpui_6/ID/JT_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[10]' (FDC) to 'cpui_6/ID/JT_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[11]' (FDC) to 'cpui_6/ID/JT_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[12]' (FDC) to 'cpui_6/ID/JT_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[13]' (FDC) to 'cpui_6/ID/JT_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[14]' (FDC) to 'cpui_6/ID/JT_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/imm_reg[15]' (FDC) to 'cpui_6/ID/JT_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/DX_PC_reg[28]' (FDC) to 'cpui_6/ID/JT_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/DX_PC_reg[29]' (FDC) to 'cpui_6/ID/JT_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/DX_PC_reg[30]' (FDC) to 'cpui_6/ID/JT_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpui_6/EXE/XM_MemRead_reg' (FDC) to 'cpui_6/EXE/XM_MemtoReg_reg'
INFO: [Synth 8-3886] merging instance 'IFi_0/IR_reg[20]' (FDC) to 'IFi_0/IR_reg[25]'
INFO: [Synth 8-3886] merging instance 'IFi_0/IR_reg[25]' (FDC) to 'IFi_0/IR_reg[30]'
INFO: [Synth 8-3886] merging instance 'IFi_0/IR_reg[9]' (FDC) to 'IFi_0/IR_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpui_6/ID/JT_reg[11]' (FDC) to 'cpui_6/ID/JT_reg[12]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:26 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |INSTRUCTION_FETCH__GB0 |           1|       406|
|2     |INSTRUCTION_FETCH__GB3 |           1|       106|
|3     |MEMORY__GB0            |           1|     15226|
|4     |MEMORY__GB1            |           1|      1882|
|5     |CPU__GC0               |           1|      2633|
|6     |top__GC0               |           1|      2646|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |INSTRUCTION_FETCH__GB0 |           1|       406|
|2     |INSTRUCTION_FETCH__GB3 |           1|       106|
|3     |MEMORY__GB0            |           1|     15226|
|4     |MEMORY__GB1            |           1|      1882|
|5     |CPU__GC0               |           1|      2633|
|6     |top__GC0               |           1|      2646|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cpu/IF/IR_reg[10]' (FDC) to 'cpu/IF/IR_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/ID/JT_reg[12]' (FDC) to 'cpu/ID/JT_reg[17]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    88|
|3     |LUT1   |    11|
|4     |LUT2   |   229|
|5     |LUT3   |   181|
|6     |LUT4   |   237|
|7     |LUT5   |   737|
|8     |LUT6   |  3406|
|9     |MUXF7  |   663|
|10    |MUXF8  |   301|
|11    |FDCE   |  4622|
|12    |FDPE   |   481|
|13    |FDRE   |    36|
|14    |FDSE   |     8|
|15    |LDC    |    13|
|16    |IBUF   |    15|
|17    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   | 11044|
|2     |  cpu    |CPU                | 10049|
|3     |    EXE  |EXECUTION          |  2325|
|4     |    ID   |INSTRUCTION_DECODE |  1415|
|5     |    IF   |INSTRUCTION_FETCH  |   216|
|6     |    MEM  |MEMORY             |  6093|
|7     |  s1     |seg                |   934|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1175.387 ; gain = 892.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:31 . Memory (MB): peak = 1175.387 ; gain = 501.070
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:01:41 . Memory (MB): peak = 1175.387 ; gain = 892.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1080 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LDC => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 93 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 1175.387 ; gain = 904.949
INFO: [Common 17-1381] The checkpoint 'E:/ccu/computer-org/2021CO_LAB4/lab4_hw/lab4_hw.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1175.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 20 17:05:04 2021...
