Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 22 23:06:54 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 236 register/latch pins with no clock driven by root clock pin: I_clk_100M (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: I_hard_mode (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: I_rst_n (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: step_cnt_inst/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 499 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.327        0.000                      0                 2320        0.118        0.000                      0                 2320        3.000        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_25m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_25m         18.327        0.000                      0                 2320        0.118        0.000                      0                 2320       19.020        0.000                       0                   406  
  clkfbout_clk_25m                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25m/inst/clk_in1
  To Clock:  clk_25m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       18.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.327ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        21.117ns  (logic 6.480ns (30.687%)  route 14.637ns (69.313%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 41.625 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.728 r  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          8.465    22.193    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addrb[17]
    SLICE_X82Y117        LUT6 (Prop_lut6_I0_O)        0.124    22.317 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.441    22.758    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8_n_0
    RAMB36_X3Y23         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.625    41.625    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clkb
    RAMB36_X3Y23         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.625    
                         clock uncertainty           -0.098    41.528    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.085    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.085    
                         arrival time                         -22.758    
  -------------------------------------------------------------------
                         slack                                 18.327    

Slack (MET) :             18.332ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        21.127ns  (logic 6.480ns (30.671%)  route 14.647ns (69.329%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 41.633 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.728 f  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          8.476    22.203    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[17]
    SLICE_X82Y82         LUT6 (Prop_lut6_I0_O)        0.124    22.327 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25/O
                         net (fo=1, routed)           0.441    22.769    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__25_n_0
    RAMB36_X3Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.633    41.633    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.641    
                         clock uncertainty           -0.098    41.543    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.100    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                         -22.769    
  -------------------------------------------------------------------
                         slack                                 18.332    

Slack (MET) :             18.815ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.632ns  (logic 6.480ns (31.407%)  route 14.152ns (68.593%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 41.629 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.728 r  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          7.980    21.708    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/addrb[17]
    SLICE_X82Y112        LUT6 (Prop_lut6_I0_O)        0.124    21.832 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=1, routed)           0.441    22.273    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24_n_0
    RAMB36_X3Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.629    41.629    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.629    
                         clock uncertainty           -0.098    41.532    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.089    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.089    
                         arrival time                         -22.273    
  -------------------------------------------------------------------
                         slack                                 18.815    

Slack (MET) :             18.912ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.545ns  (logic 6.480ns (31.541%)  route 14.065ns (68.459%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 41.631 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[14])
                                                      3.841    13.728 f  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          7.893    21.621    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[14]
    SLICE_X82Y72         LUT6 (Prop_lut6_I1_O)        0.124    21.745 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           0.441    22.186    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36_n_0
    RAMB36_X3Y14         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.631    41.631    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.639    
                         clock uncertainty           -0.098    41.541    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.098    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.098    
                         arrival time                         -22.186    
  -------------------------------------------------------------------
                         slack                                 18.912    

Slack (MET) :             18.944ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.486ns  (logic 6.480ns (31.631%)  route 14.006ns (68.369%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 41.612 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.728 r  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          7.934    21.662    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[17]
    SLICE_X72Y122        LUT6 (Prop_lut6_I0_O)        0.124    21.786 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12/O
                         net (fo=1, routed)           0.341    22.128    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12_n_0
    RAMB36_X2Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.612    41.612    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.612    
                         clock uncertainty           -0.098    41.515    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.072    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                 18.944    

Slack (MET) :             18.955ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.472ns  (logic 6.480ns (31.653%)  route 13.992ns (68.347%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      3.841    13.728 r  pctrl_inst/O_read_addr/P[17]
                         net (fo=58, routed)          7.577    21.304    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[17]
    SLICE_X72Y123        LUT6 (Prop_lut6_I0_O)        0.124    21.428 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16/O
                         net (fo=1, routed)           0.685    22.114    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16_n_0
    RAMB36_X2Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.609    41.609    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.069    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.069    
                         arrival time                         -22.114    
  -------------------------------------------------------------------
                         slack                                 18.955    

Slack (MET) :             18.983ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.387ns  (logic 6.480ns (31.785%)  route 13.907ns (68.215%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.544 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.728 r  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          7.834    21.562    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.124    21.686 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39/O
                         net (fo=1, routed)           0.343    22.028    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__39_n_0
    RAMB36_X1Y13         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.544    41.544    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.552    
                         clock uncertainty           -0.098    41.454    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.011    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.011    
                         arrival time                         -22.028    
  -------------------------------------------------------------------
                         slack                                 18.983    

Slack (MET) :             19.279ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.099ns  (logic 6.480ns (32.240%)  route 13.619ns (67.760%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.728 f  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          7.252    20.980    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.104 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.637    21.741    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.552    41.552    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.560    
                         clock uncertainty           -0.098    41.462    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.019    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.019    
                         arrival time                         -21.741    
  -------------------------------------------------------------------
                         slack                                 19.279    

Slack (MET) :             19.368ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        20.174ns  (logic 6.480ns (32.121%)  route 13.694ns (67.879%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 41.715 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.728 f  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          7.263    20.991    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.124    21.115 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.701    21.815    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11_n_0
    RAMB36_X1Y9          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.715    41.715    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.723    
                         clock uncertainty           -0.098    41.626    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.183    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -21.815    
  -------------------------------------------------------------------
                         slack                                 19.368    

Slack (MET) :             19.480ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        19.897ns  (logic 6.480ns (32.568%)  route 13.417ns (67.432%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.641     1.641    vga_inst/clk_out1
    SLICE_X29Y98         FDCE                                         r  vga_inst/R_v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.456     2.097 r  vga_inst/R_v_cnt_reg[1]/Q
                         net (fo=19, routed)          1.195     3.292    vga_inst/R_v_cnt_reg_n_0_[1]
    SLICE_X33Y100        LUT6 (Prop_lut6_I1_O)        0.124     3.416 r  vga_inst/i___0_carry__0_i_4/O
                         net (fo=10, routed)          0.871     4.287    vga_inst/i___0_carry__0_i_4_n_0
    SLICE_X34Y100        LUT5 (Prop_lut5_I0_O)        0.152     4.439 f  vga_inst/O_read_addr_i_38/O
                         net (fo=8, routed)           1.024     5.463    vga_inst/O_read_addr_i_38_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I0_O)        0.348     5.811 r  vga_inst/pixel_y_easy2_carry_i_1/O
                         net (fo=9, routed)           0.490     6.300    vga_inst/W_pixel_y[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I1_O)        0.124     6.424 r  vga_inst/i___0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.424    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_4[1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.974 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.975    pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.309 r  pctrl_inst/ptran_inst/pixel_y_easy2_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.822     8.131    vga_inst/pixel_y_easy23_in[5]
    SLICE_X32Y100        LUT6 (Prop_lut6_I1_O)        0.303     8.434 f  vga_inst/O_read_addr_i_22/O
                         net (fo=2, routed)           0.592     9.027    vga_inst/O_read_addr_i_22_n_0
    SLICE_X31Y102        LUT3 (Prop_lut3_I2_O)        0.124     9.151 r  vga_inst/O_read_addr_i_1/O
                         net (fo=1, routed)           0.736     9.887    pctrl_inst/A[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    13.728 f  pctrl_inst/O_read_addr/P[15]
                         net (fo=58, routed)          7.344    21.071    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.124    21.195 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.343    21.538    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         1.551    41.551    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.559    
                         clock uncertainty           -0.098    41.461    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.018    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.018    
                         arrival time                         -21.538    
  -------------------------------------------------------------------
                         slack                                 19.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/O_mv_up_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.183ns (37.196%)  route 0.309ns (62.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.309     1.017    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X43Y103        LUT4 (Prop_lut4_I1_O)        0.042     1.059 r  gamectrl_inst/rand_mv_inst/lfsr_inst/O_mv_up_i_1/O
                         net (fo=1, routed)           0.000     1.059    gamectrl_inst/rand_mv_inst/O_mv_up1_out
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.833     0.833    gamectrl_inst/rand_mv_inst/clk_out1
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_up_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X43Y103        FDCE (Hold_fdce_C_D)         0.107     0.940    gamectrl_inst/rand_mv_inst/O_mv_up_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/O_mv_right_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.184ns (37.173%)  route 0.311ns (62.827%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.311     1.019    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X43Y103        LUT4 (Prop_lut4_I2_O)        0.043     1.062 r  gamectrl_inst/rand_mv_inst/lfsr_inst/O_mv_right_i_1/O
                         net (fo=1, routed)           0.000     1.062    gamectrl_inst/rand_mv_inst/O_mv_right2_out
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.833     0.833    gamectrl_inst/rand_mv_inst/clk_out1
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_right_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X43Y103        FDCE (Hold_fdce_C_D)         0.107     0.940    gamectrl_inst/rand_mv_inst/O_mv_right_reg
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/O_mv_down_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.577%)  route 0.309ns (62.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.309     1.017    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X43Y103        LUT4 (Prop_lut4_I1_O)        0.045     1.062 r  gamectrl_inst/rand_mv_inst/lfsr_inst/O_mv_down_i_1/O
                         net (fo=1, routed)           0.000     1.062    gamectrl_inst/rand_mv_inst/O_mv_down0_out
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.833     0.833    gamectrl_inst/rand_mv_inst/clk_out1
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_down_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X43Y103        FDCE (Hold_fdce_C_D)         0.091     0.924    gamectrl_inst/rand_mv_inst/O_mv_down_reg
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/O_mv_left_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.426%)  route 0.311ns (62.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.311     1.019    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X43Y103        LUT4 (Prop_lut4_I1_O)        0.045     1.064 r  gamectrl_inst/rand_mv_inst/lfsr_inst/O_mv_left_i_1/O
                         net (fo=1, routed)           0.000     1.064    gamectrl_inst/rand_mv_inst/O_mv_left3_out
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.833     0.833    gamectrl_inst/rand_mv_inst/clk_out1
    SLICE_X43Y103        FDCE                                         r  gamectrl_inst/rand_mv_inst/O_mv_left_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X43Y103        FDCE (Hold_fdce_C_D)         0.092     0.925    gamectrl_inst/rand_mv_inst/O_mv_left_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.565     0.565    gamectrl_inst/rand_pos_inst/lfsr_inst/clk_out1
    SLICE_X41Y101        FDRE                                         r  gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=5, routed)           0.079     0.785    gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg_n_0_[1]
    SLICE_X41Y101        FDRE                                         r  gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.837     0.837    gamectrl_inst/rand_pos_inst/lfsr_inst/clk_out1
    SLICE_X41Y101        FDRE                                         r  gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.272     0.565    
    SLICE_X41Y101        FDRE (Hold_fdre_C_D)         0.075     0.640    gamectrl_inst/rand_pos_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[1]/Q
                         net (fo=6, routed)           0.079     0.787    gamectrl_inst/rand_mv_inst/lfsr_inst/W_LFSR_Data[0]
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.837     0.837    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X43Y99         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.075     0.642    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X42Y98         FDRE                                         r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[22]/Q
                         net (fo=2, routed)           0.121     0.852    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg_n_0_[22]
    SLICE_X42Y99         SRL16E                                       r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.837     0.837    gamectrl_inst/rand_mv_inst/lfsr_inst/clk_out1
    SLICE_X42Y99         SRL16E                                       r  gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
                         clock pessimism             -0.254     0.583    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.700    gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_inst/R_h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.484%)  route 0.109ns (36.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.570     0.570    vga_inst/clk_out1
    SLICE_X32Y97         FDCE                                         r  vga_inst/R_h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.141     0.711 r  vga_inst/R_h_cnt_reg[1]/Q
                         net (fo=9, routed)           0.109     0.819    vga_inst/R_h_cnt_reg_n_0_[1]
    SLICE_X33Y97         LUT5 (Prop_lut5_I3_O)        0.048     0.867 r  vga_inst/R_h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.867    vga_inst/R_h_cnt[4]_i_1_n_0
    SLICE_X33Y97         FDCE                                         r  vga_inst/R_h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.841     0.841    vga_inst/clk_out1
    SLICE_X33Y97         FDCE                                         r  vga_inst/R_h_cnt_reg[4]/C
                         clock pessimism             -0.258     0.583    
    SLICE_X33Y97         FDCE (Hold_fdce_C_D)         0.105     0.688    vga_inst/R_h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gamectrl_inst/O_pos_d_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/O_pos_g_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.567     0.567    gamectrl_inst/clk_out1
    SLICE_X36Y102        FDCE                                         r  gamectrl_inst/O_pos_d_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  gamectrl_inst/O_pos_d_reg[2]_C/Q
                         net (fo=8, routed)           0.121     0.829    gamectrl_inst/O_pos_d_reg[2]_C_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.874 r  gamectrl_inst/O_pos_g[2]_i_1/O
                         net (fo=1, routed)           0.000     0.874    gamectrl_inst/O_pos_g[2]_i_1_n_0
    SLICE_X37Y102        FDCE                                         r  gamectrl_inst/O_pos_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.838     0.838    gamectrl_inst/clk_out1
    SLICE_X37Y102        FDCE                                         r  gamectrl_inst/O_pos_g_reg[2]/C
                         clock pessimism             -0.258     0.580    
    SLICE_X37Y102        FDCE (Hold_fdce_C_D)         0.091     0.671    gamectrl_inst/O_pos_g_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 gamectrl_inst/O_pos_b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gamectrl_inst/O_pos_a_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.891%)  route 0.134ns (39.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.564     0.564    gamectrl_inst/clk_out1
    SLICE_X38Y103        FDCE                                         r  gamectrl_inst/O_pos_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDCE (Prop_fdce_C_Q)         0.164     0.728 r  gamectrl_inst/O_pos_b_reg[2]/Q
                         net (fo=14, routed)          0.134     0.862    gamectrl_inst/O_pos_a_reg[3]_1[2]
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  gamectrl_inst/O_pos_a[2]_i_1/O
                         net (fo=1, routed)           0.000     0.907    gamectrl_inst/O_pos_a[2]_i_1_n_0
    SLICE_X38Y102        FDCE                                         r  gamectrl_inst/O_pos_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=404, routed)         0.837     0.837    gamectrl_inst/clk_out1
    SLICE_X38Y102        FDCE                                         r  gamectrl_inst/O_pos_a_reg[2]/C
                         clock pessimism             -0.256     0.581    
    SLICE_X38Y102        FDCE (Hold_fdce_C_D)         0.120     0.701    gamectrl_inst/O_pos_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y25     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y25     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y98     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y99     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y98     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y99     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y101    pctrl_inst/pixel_black_tmp_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y103    ass_down/t_locked2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y105    ass_left/t2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y103    ass_left/t_locked2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y103    ass_right/t_locked2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y104    ass_up/count_reg[10]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y98     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y99     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X42Y98     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[21]_srl19/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y99     gamectrl_inst/rand_mv_inst/lfsr_inst/r_LFSR_reg[31]_srl9/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y101    pctrl_inst/pixel_black_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y101    pctrl_inst/pixel_black_tmp_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y102    ass_down/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y112    rx_inst/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y111    rx_inst/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y111    rx_inst/FSM_sequential_RxD_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



