
trix.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e68  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08005008  08005008  00015008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051ac  080051ac  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080051ac  080051ac  000151ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080051b4  080051b4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051b4  080051b4  000151b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051b8  080051b8  000151b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080051bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000784  20000078  08005234  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007fc  08005234  000207fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c99  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b90  00000000  00000000  00036d41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  000398d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f48  00000000  00000000  0003a940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001956a  00000000  00000000  0003b888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e10  00000000  00000000  00054df2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091f42  00000000  00000000  00069c02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fbb44  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cb4  00000000  00000000  000fbb94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004ff0 	.word	0x08004ff0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08004ff0 	.word	0x08004ff0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <HCI_TL_SPI_Enable_IRQ>:
 * @brief  Enable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Enable_IRQ(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000598:	2006      	movs	r0, #6
 800059a:	f000 fffc 	bl	8001596 <HAL_NVIC_EnableIRQ>
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}

080005a2 <HCI_TL_SPI_Disable_IRQ>:
 * @brief  Disable SPI IRQ.
 * @param  None
 * @retval None
 */
static void HCI_TL_SPI_Disable_IRQ(void)
{
 80005a2:	b580      	push	{r7, lr}
 80005a4:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 80005a6:	2006      	movs	r0, #6
 80005a8:	f001 f803 	bl	80015b2 <HAL_NVIC_DisableIRQ>
}
 80005ac:	bf00      	nop
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	4b20      	ldr	r3, [pc, #128]	; (8000640 <HCI_TL_SPI_Init+0x90>)
 80005be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c0:	4a1f      	ldr	r2, [pc, #124]	; (8000640 <HCI_TL_SPI_Init+0x90>)
 80005c2:	f043 0301 	orr.w	r3, r3, #1
 80005c6:	6313      	str	r3, [r2, #48]	; 0x30
 80005c8:	4b1d      	ldr	r3, [pc, #116]	; (8000640 <HCI_TL_SPI_Init+0x90>)
 80005ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005cc:	f003 0301 	and.w	r3, r3, #1
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80005d4:	2301      	movs	r3, #1
 80005d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005d8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80005dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005de:	2300      	movs	r3, #0
 80005e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	4619      	mov	r1, r3
 80005e8:	4816      	ldr	r0, [pc, #88]	; (8000644 <HCI_TL_SPI_Init+0x94>)
 80005ea:	f001 f84f 	bl	800168c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80005ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f4:	2301      	movs	r3, #1
 80005f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	4619      	mov	r1, r3
 8000606:	480f      	ldr	r0, [pc, #60]	; (8000644 <HCI_TL_SPI_Init+0x94>)
 8000608:	f001 f840 	bl	800168c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 800060c:	2302      	movs	r3, #2
 800060e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000610:	2301      	movs	r3, #1
 8000612:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000614:	2300      	movs	r3, #0
 8000616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000618:	2300      	movs	r3, #0
 800061a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	4619      	mov	r1, r3
 8000622:	4808      	ldr	r0, [pc, #32]	; (8000644 <HCI_TL_SPI_Init+0x94>)
 8000624:	f001 f832 	bl	800168c <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000628:	2201      	movs	r2, #1
 800062a:	2102      	movs	r1, #2
 800062c:	4805      	ldr	r0, [pc, #20]	; (8000644 <HCI_TL_SPI_Init+0x94>)
 800062e:	f001 faad 	bl	8001b8c <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000632:	f000 fc23 	bl	8000e7c <BSP_SPI1_Init>
 8000636:	4603      	mov	r3, r0
}
 8000638:	4618      	mov	r0, r3
 800063a:	3720      	adds	r7, #32
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40023800 	.word	0x40023800
 8000644:	40020000 	.word	0x40020000

08000648 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 800064c:	2101      	movs	r1, #1
 800064e:	4807      	ldr	r0, [pc, #28]	; (800066c <HCI_TL_SPI_DeInit+0x24>)
 8000650:	f001 f9a0 	bl	8001994 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000654:	2102      	movs	r1, #2
 8000656:	4805      	ldr	r0, [pc, #20]	; (800066c <HCI_TL_SPI_DeInit+0x24>)
 8000658:	f001 f99c 	bl	8001994 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 800065c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000660:	4802      	ldr	r0, [pc, #8]	; (800066c <HCI_TL_SPI_DeInit+0x24>)
 8000662:	f001 f997 	bl	8001994 <HAL_GPIO_DeInit>
  return 0;
 8000666:	2300      	movs	r3, #0
}
 8000668:	4618      	mov	r0, r3
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40020000 	.word	0x40020000

08000670 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000674:	2201      	movs	r2, #1
 8000676:	2102      	movs	r1, #2
 8000678:	480b      	ldr	r0, [pc, #44]	; (80006a8 <HCI_TL_SPI_Reset+0x38>)
 800067a:	f001 fa87 	bl	8001b8c <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 800067e:	2200      	movs	r2, #0
 8000680:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000684:	4808      	ldr	r0, [pc, #32]	; (80006a8 <HCI_TL_SPI_Reset+0x38>)
 8000686:	f001 fa81 	bl	8001b8c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800068a:	2005      	movs	r0, #5
 800068c:	f000 fe44 	bl	8001318 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000696:	4804      	ldr	r0, [pc, #16]	; (80006a8 <HCI_TL_SPI_Reset+0x38>)
 8000698:	f001 fa78 	bl	8001b8c <HAL_GPIO_WritePin>
  HAL_Delay(5);
 800069c:	2005      	movs	r0, #5
 800069e:	f000 fe3b 	bl	8001318 <HAL_Delay>
  return 0;
 80006a2:	2300      	movs	r3, #0
}
 80006a4:	4618      	mov	r0, r3
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	40020000 	.word	0x40020000

080006ac <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b088      	sub	sp, #32
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 80006b8:	2300      	movs	r3, #0
 80006ba:	777b      	strb	r3, [r7, #29]
  uint8_t char_00 = 0x00;
 80006bc:	2300      	movs	r3, #0
 80006be:	75fb      	strb	r3, [r7, #23]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 80006c0:	4a30      	ldr	r2, [pc, #192]	; (8000784 <HCI_TL_SPI_Receive+0xd8>)
 80006c2:	f107 0310 	add.w	r3, r7, #16
 80006c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006ca:	6018      	str	r0, [r3, #0]
 80006cc:	3304      	adds	r3, #4
 80006ce:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();
 80006d0:	f7ff ff67 	bl	80005a2 <HCI_TL_SPI_Disable_IRQ>

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2102      	movs	r1, #2
 80006d8:	482b      	ldr	r0, [pc, #172]	; (8000788 <HCI_TL_SPI_Receive+0xdc>)
 80006da:	f001 fa57 	bl	8001b8c <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80006de:	f107 0108 	add.w	r1, r7, #8
 80006e2:	f107 0310 	add.w	r3, r7, #16
 80006e6:	2205      	movs	r2, #5
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 fbf7 	bl	8000edc <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 80006ee:	7b3b      	ldrb	r3, [r7, #12]
 80006f0:	021b      	lsls	r3, r3, #8
 80006f2:	b21a      	sxth	r2, r3
 80006f4:	7afb      	ldrb	r3, [r7, #11]
 80006f6:	b21b      	sxth	r3, r3
 80006f8:	4313      	orrs	r3, r2
 80006fa:	b21b      	sxth	r3, r3
 80006fc:	83fb      	strh	r3, [r7, #30]

  if(byte_count > 0)
 80006fe:	8bfb      	ldrh	r3, [r7, #30]
 8000700:	2b00      	cmp	r3, #0
 8000702:	d01e      	beq.n	8000742 <HCI_TL_SPI_Receive+0x96>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000704:	8bfa      	ldrh	r2, [r7, #30]
 8000706:	887b      	ldrh	r3, [r7, #2]
 8000708:	429a      	cmp	r2, r3
 800070a:	d901      	bls.n	8000710 <HCI_TL_SPI_Receive+0x64>
    {
      byte_count = size;
 800070c:	887b      	ldrh	r3, [r7, #2]
 800070e:	83fb      	strh	r3, [r7, #30]
    }

    for(len = 0; len < byte_count; len++)
 8000710:	2300      	movs	r3, #0
 8000712:	777b      	strb	r3, [r7, #29]
 8000714:	e010      	b.n	8000738 <HCI_TL_SPI_Receive+0x8c>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8000716:	f107 0116 	add.w	r1, r7, #22
 800071a:	f107 0317 	add.w	r3, r7, #23
 800071e:	2201      	movs	r2, #1
 8000720:	4618      	mov	r0, r3
 8000722:	f000 fbdb 	bl	8000edc <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8000726:	7f7b      	ldrb	r3, [r7, #29]
 8000728:	687a      	ldr	r2, [r7, #4]
 800072a:	4413      	add	r3, r2
 800072c:	7dba      	ldrb	r2, [r7, #22]
 800072e:	b2d2      	uxtb	r2, r2
 8000730:	701a      	strb	r2, [r3, #0]
    for(len = 0; len < byte_count; len++)
 8000732:	7f7b      	ldrb	r3, [r7, #29]
 8000734:	3301      	adds	r3, #1
 8000736:	777b      	strb	r3, [r7, #29]
 8000738:	7f7b      	ldrb	r3, [r7, #29]
 800073a:	b29b      	uxth	r3, r3
 800073c:	8bfa      	ldrh	r2, [r7, #30]
 800073e:	429a      	cmp	r2, r3
 8000740:	d8e9      	bhi.n	8000716 <HCI_TL_SPI_Receive+0x6a>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  uint32_t tickstart = HAL_GetTick();
 8000742:	f000 fddd 	bl	8001300 <HAL_GetTick>
 8000746:	61b8      	str	r0, [r7, #24]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000748:	e006      	b.n	8000758 <HCI_TL_SPI_Receive+0xac>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 800074a:	2101      	movs	r1, #1
 800074c:	480e      	ldr	r0, [pc, #56]	; (8000788 <HCI_TL_SPI_Receive+0xdc>)
 800074e:	f001 fa05 	bl	8001b5c <HAL_GPIO_ReadPin>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d008      	beq.n	800076a <HCI_TL_SPI_Receive+0xbe>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000758:	f000 fdd2 	bl	8001300 <HAL_GetTick>
 800075c:	4602      	mov	r2, r0
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	1ad3      	subs	r3, r2, r3
 8000762:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000766:	d3f0      	bcc.n	800074a <HCI_TL_SPI_Receive+0x9e>
 8000768:	e000      	b.n	800076c <HCI_TL_SPI_Receive+0xc0>
      break;
 800076a:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 800076c:	f7ff ff12 	bl	8000594 <HCI_TL_SPI_Enable_IRQ>

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000770:	2201      	movs	r2, #1
 8000772:	2102      	movs	r1, #2
 8000774:	4804      	ldr	r0, [pc, #16]	; (8000788 <HCI_TL_SPI_Receive+0xdc>)
 8000776:	f001 fa09 	bl	8001b8c <HAL_GPIO_WritePin>

  return len;
 800077a:	7f7b      	ldrb	r3, [r7, #29]
}
 800077c:	4618      	mov	r0, r3
 800077e:	3720      	adds	r7, #32
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	08005008 	.word	0x08005008
 8000788:	40020000 	.word	0x40020000

0800078c <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b08a      	sub	sp, #40	; 0x28
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
 8000794:	460b      	mov	r3, r1
 8000796:	807b      	strh	r3, [r7, #2]
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000798:	4a3f      	ldr	r2, [pc, #252]	; (8000898 <HCI_TL_SPI_Send+0x10c>)
 800079a:	f107 0314 	add.w	r3, r7, #20
 800079e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007a2:	6018      	str	r0, [r3, #0]
 80007a4:	3304      	adds	r3, #4
 80007a6:	7019      	strb	r1, [r3, #0]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 80007a8:	f000 fdaa 	bl	8001300 <HAL_GetTick>
 80007ac:	6238      	str	r0, [r7, #32]

  HCI_TL_SPI_Disable_IRQ();
 80007ae:	f7ff fef8 	bl	80005a2 <HCI_TL_SPI_Disable_IRQ>

  do
  {
    uint32_t tickstart_data_available = HAL_GetTick();
 80007b2:	f000 fda5 	bl	8001300 <HAL_GetTick>
 80007b6:	61f8      	str	r0, [r7, #28]

    result = 0;
 80007b8:	2300      	movs	r3, #0
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	2102      	movs	r1, #2
 80007c0:	4836      	ldr	r0, [pc, #216]	; (800089c <HCI_TL_SPI_Send+0x110>)
 80007c2:	f001 f9e3 	bl	8001b8c <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 80007c6:	e00a      	b.n	80007de <HCI_TL_SPI_Send+0x52>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 80007c8:	f000 fd9a 	bl	8001300 <HAL_GetTick>
 80007cc:	4602      	mov	r2, r0
 80007ce:	69fb      	ldr	r3, [r7, #28]
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	2b64      	cmp	r3, #100	; 0x64
 80007d4:	d903      	bls.n	80007de <HCI_TL_SPI_Send+0x52>
      {
        result = -3;
 80007d6:	f06f 0302 	mvn.w	r3, #2
 80007da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80007dc:	e004      	b.n	80007e8 <HCI_TL_SPI_Send+0x5c>
    while(!IsDataAvailable())
 80007de:	f000 f861 	bl	80008a4 <IsDataAvailable>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d0ef      	beq.n	80007c8 <HCI_TL_SPI_Send+0x3c>
      }
    }
    if(result == -3)
 80007e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ea:	f113 0f03 	cmn.w	r3, #3
 80007ee:	d105      	bne.n	80007fc <HCI_TL_SPI_Send+0x70>
    {
      /* The break causes the exiting from the "while", so the CS line must be released */
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	2102      	movs	r1, #2
 80007f4:	4829      	ldr	r0, [pc, #164]	; (800089c <HCI_TL_SPI_Send+0x110>)
 80007f6:	f001 f9c9 	bl	8001b8c <HAL_GPIO_WritePin>
      break;
 80007fa:	e030      	b.n	800085e <HCI_TL_SPI_Send+0xd2>
    }

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80007fc:	f107 010c 	add.w	r1, r7, #12
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	2205      	movs	r2, #5
 8000806:	4618      	mov	r0, r3
 8000808:	f000 fb68 	bl	8000edc <BSP_SPI1_SendRecv>

    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 800080c:	7bbb      	ldrb	r3, [r7, #14]
 800080e:	021b      	lsls	r3, r3, #8
 8000810:	b21a      	sxth	r2, r3
 8000812:	7b7b      	ldrb	r3, [r7, #13]
 8000814:	b21b      	sxth	r3, r3
 8000816:	4313      	orrs	r3, r2
 8000818:	b21b      	sxth	r3, r3
 800081a:	837b      	strh	r3, [r7, #26]

    if(rx_bytes >= size)
 800081c:	8b7a      	ldrh	r2, [r7, #26]
 800081e:	887b      	ldrh	r3, [r7, #2]
 8000820:	429a      	cmp	r2, r3
 8000822:	d306      	bcc.n	8000832 <HCI_TL_SPI_Send+0xa6>
    {
      /* Buffer is big enough */
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000824:	887b      	ldrh	r3, [r7, #2]
 8000826:	461a      	mov	r2, r3
 8000828:	491d      	ldr	r1, [pc, #116]	; (80008a0 <HCI_TL_SPI_Send+0x114>)
 800082a:	6878      	ldr	r0, [r7, #4]
 800082c:	f000 fb56 	bl	8000edc <BSP_SPI1_SendRecv>
 8000830:	e002      	b.n	8000838 <HCI_TL_SPI_Send+0xac>
    }
    else
    {
      /* Buffer is too small */
      result = -2;
 8000832:	f06f 0301 	mvn.w	r3, #1
 8000836:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000838:	2201      	movs	r2, #1
 800083a:	2102      	movs	r1, #2
 800083c:	4817      	ldr	r0, [pc, #92]	; (800089c <HCI_TL_SPI_Send+0x110>)
 800083e:	f001 f9a5 	bl	8001b8c <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000842:	f000 fd5d 	bl	8001300 <HAL_GetTick>
 8000846:	4602      	mov	r2, r0
 8000848:	6a3b      	ldr	r3, [r7, #32]
 800084a:	1ad3      	subs	r3, r2, r3
 800084c:	2b64      	cmp	r3, #100	; 0x64
 800084e:	d903      	bls.n	8000858 <HCI_TL_SPI_Send+0xcc>
    {
      result = -3;
 8000850:	f06f 0302 	mvn.w	r3, #2
 8000854:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8000856:	e002      	b.n	800085e <HCI_TL_SPI_Send+0xd2>
    }
  } while(result < 0);
 8000858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800085a:	2b00      	cmp	r3, #0
 800085c:	dba9      	blt.n	80007b2 <HCI_TL_SPI_Send+0x26>
  /**
   * To be aligned to the SPI protocol.
   * Can bring to a delay inside the frame, due to the BlueNRG-2 that needs
   * to check if the header is received or not.
   */
  tickstart = HAL_GetTick();
 800085e:	f000 fd4f 	bl	8001300 <HAL_GetTick>
 8000862:	6238      	str	r0, [r7, #32]
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000864:	e006      	b.n	8000874 <HCI_TL_SPI_Send+0xe8>
    if (HAL_GPIO_ReadPin(HCI_TL_SPI_IRQ_PORT, HCI_TL_SPI_IRQ_PIN)==GPIO_PIN_RESET) {
 8000866:	2101      	movs	r1, #1
 8000868:	480c      	ldr	r0, [pc, #48]	; (800089c <HCI_TL_SPI_Send+0x110>)
 800086a:	f001 f977 	bl	8001b5c <HAL_GPIO_ReadPin>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d008      	beq.n	8000886 <HCI_TL_SPI_Send+0xfa>
  while ((HAL_GetTick() - tickstart) < TIMEOUT_IRQ_HIGH) {
 8000874:	f000 fd44 	bl	8001300 <HAL_GetTick>
 8000878:	4602      	mov	r2, r0
 800087a:	6a3b      	ldr	r3, [r7, #32]
 800087c:	1ad3      	subs	r3, r2, r3
 800087e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000882:	d3f0      	bcc.n	8000866 <HCI_TL_SPI_Send+0xda>
 8000884:	e000      	b.n	8000888 <HCI_TL_SPI_Send+0xfc>
      break;
 8000886:	bf00      	nop
    }
  }
  HCI_TL_SPI_Enable_IRQ();
 8000888:	f7ff fe84 	bl	8000594 <HCI_TL_SPI_Enable_IRQ>

  return result;
 800088c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800088e:	4618      	mov	r0, r3
 8000890:	3728      	adds	r7, #40	; 0x28
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	08005010 	.word	0x08005010
 800089c:	40020000 	.word	0x40020000
 80008a0:	2000009c 	.word	0x2000009c

080008a4 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80008a8:	2101      	movs	r1, #1
 80008aa:	4805      	ldr	r0, [pc, #20]	; (80008c0 <IsDataAvailable+0x1c>)
 80008ac:	f001 f956 	bl	8001b5c <HAL_GPIO_ReadPin>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	bf0c      	ite	eq
 80008b6:	2301      	moveq	r3, #1
 80008b8:	2300      	movne	r3, #0
 80008ba:	b2db      	uxtb	r3, r3
}
 80008bc:	4618      	mov	r0, r3
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40020000 	.word	0x40020000

080008c4 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b088      	sub	sp, #32
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 80008ca:	4b13      	ldr	r3, [pc, #76]	; (8000918 <hci_tl_lowlevel_init+0x54>)
 80008cc:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 80008ce:	4b13      	ldr	r3, [pc, #76]	; (800091c <hci_tl_lowlevel_init+0x58>)
 80008d0:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 80008d2:	4b13      	ldr	r3, [pc, #76]	; (8000920 <hci_tl_lowlevel_init+0x5c>)
 80008d4:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 80008d6:	4b13      	ldr	r3, [pc, #76]	; (8000924 <hci_tl_lowlevel_init+0x60>)
 80008d8:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 80008da:	4b13      	ldr	r3, [pc, #76]	; (8000928 <hci_tl_lowlevel_init+0x64>)
 80008dc:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 80008de:	4b13      	ldr	r3, [pc, #76]	; (800092c <hci_tl_lowlevel_init+0x68>)
 80008e0:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	4618      	mov	r0, r3
 80008e6:	f003 f917 	bl	8003b18 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 80008ea:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 80008ee:	4810      	ldr	r0, [pc, #64]	; (8000930 <hci_tl_lowlevel_init+0x6c>)
 80008f0:	f000 fe93 	bl	800161a <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 80008f4:	4a0f      	ldr	r2, [pc, #60]	; (8000934 <hci_tl_lowlevel_init+0x70>)
 80008f6:	2100      	movs	r1, #0
 80008f8:	480d      	ldr	r0, [pc, #52]	; (8000930 <hci_tl_lowlevel_init+0x6c>)
 80008fa:	f000 fe74 	bl	80015e6 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80008fe:	2200      	movs	r2, #0
 8000900:	2100      	movs	r1, #0
 8000902:	2006      	movs	r0, #6
 8000904:	f000 fe2b 	bl	800155e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000908:	2006      	movs	r0, #6
 800090a:	f000 fe44 	bl	8001596 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800090e:	bf00      	nop
 8000910:	3720      	adds	r7, #32
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	080005b1 	.word	0x080005b1
 800091c:	08000649 	.word	0x08000649
 8000920:	0800078d 	.word	0x0800078d
 8000924:	080006ad 	.word	0x080006ad
 8000928:	08000671 	.word	0x08000671
 800092c:	08000f1d 	.word	0x08000f1d
 8000930:	20000094 	.word	0x20000094
 8000934:	08000939 	.word	0x08000939

08000938 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800093c:	e005      	b.n	800094a <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800093e:	2000      	movs	r0, #0
 8000940:	f003 fa24 	bl	8003d8c <hci_notify_asynch_evt>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d105      	bne.n	8000956 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 800094a:	f7ff ffab 	bl	80008a4 <IsDataAvailable>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d1f4      	bne.n	800093e <hci_tl_lowlevel_isr+0x6>
 8000954:	e000      	b.n	8000958 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8000956:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8000958:	bd80      	pop	{r7, pc}
	...

0800095c <bluenrg_init>:
#define BDADDR_SIZE                    6

uint8_t SERVER_BDADDR[] = {0x01,0x02,0x03,0x04,0x05,0x06};

void bluenrg_init(void)
{
 800095c:	b5b0      	push	{r4, r5, r7, lr}
 800095e:	b088      	sub	sp, #32
 8000960:	af02      	add	r7, sp, #8
	tBleStatus ret;
	uint8_t bdaddr[BDADDR_SIZE];
	const char *name = "Ibn";
 8000962:	4b2e      	ldr	r3, [pc, #184]	; (8000a1c <bluenrg_init+0xc0>)
 8000964:	617b      	str	r3, [r7, #20]
	uint16_t service_handle, device_name_characteristics_handle, appearance_characteristics_handle;

	BLUENRG_memcpy(bdaddr, SERVER_BDADDR, sizeof(SERVER_BDADDR));
 8000966:	4a2e      	ldr	r2, [pc, #184]	; (8000a20 <bluenrg_init+0xc4>)
 8000968:	f107 030c 	add.w	r3, r7, #12
 800096c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000970:	6018      	str	r0, [r3, #0]
 8000972:	3304      	adds	r3, #4
 8000974:	8019      	strh	r1, [r3, #0]

	/* Initialise HCI */
	hci_init(NULL, NULL);
 8000976:	2100      	movs	r1, #0
 8000978:	2000      	movs	r0, #0
 800097a:	f003 f88b 	bl	8003a94 <hci_init>

	/* Reset HCI */
	hci_reset();
 800097e:	f002 fcab 	bl	80032d8 <hci_reset>

	/* Wait a bit */
	HAL_Delay(100);
 8000982:	2064      	movs	r0, #100	; 0x64
 8000984:	f000 fcc8 	bl	8001318 <HAL_Delay>

	/* Configure device address */
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8000988:	f107 030c 	add.w	r3, r7, #12
 800098c:	461a      	mov	r2, r3
 800098e:	2106      	movs	r1, #6
 8000990:	2000      	movs	r0, #0
 8000992:	f002 ff56 	bl	8003842 <aci_hal_write_config_data>
 8000996:	4603      	mov	r3, r0
 8000998:	74fb      	strb	r3, [r7, #19]

	if (ret != BLE_STATUS_SUCCESS)
 800099a:	7cfb      	ldrb	r3, [r7, #19]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d002      	beq.n	80009a6 <bluenrg_init+0x4a>
		printf("aci_hal_write_config_data() : failed! \n\r");
 80009a0:	4820      	ldr	r0, [pc, #128]	; (8000a24 <bluenrg_init+0xc8>)
 80009a2:	f003 fb97 	bl	80040d4 <iprintf>

	/* Initialise GATT server */
	ret = aci_gatt_init();
 80009a6:	f002 fe70 	bl	800368a <aci_gatt_init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	74fb      	strb	r3, [r7, #19]

	if (ret != BLE_STATUS_SUCCESS)
 80009ae:	7cfb      	ldrb	r3, [r7, #19]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d002      	beq.n	80009ba <bluenrg_init+0x5e>
		printf("aci_gatt_init(): failed! \n\r");
 80009b4:	481c      	ldr	r0, [pc, #112]	; (8000a28 <bluenrg_init+0xcc>)
 80009b6:	f003 fb8d 	bl	80040d4 <iprintf>

	/* Initialise GAP service */
	ret = aci_gap_init(GAP_PERIPHERAL_ROLE, 0, 0x07, &service_handle,
 80009ba:	f107 020a 	add.w	r2, r7, #10
 80009be:	1dbb      	adds	r3, r7, #6
 80009c0:	9301      	str	r3, [sp, #4]
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	9300      	str	r3, [sp, #0]
 80009c8:	4613      	mov	r3, r2
 80009ca:	2207      	movs	r2, #7
 80009cc:	2100      	movs	r1, #0
 80009ce:	2001      	movs	r0, #1
 80009d0:	f002 fdae 	bl	8003530 <aci_gap_init>
 80009d4:	4603      	mov	r3, r0
 80009d6:	74fb      	strb	r3, [r7, #19]
						&device_name_characteristics_handle, &appearance_characteristics_handle);

	if (ret != BLE_STATUS_SUCCESS)
 80009d8:	7cfb      	ldrb	r3, [r7, #19]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d002      	beq.n	80009e4 <bluenrg_init+0x88>
		printf("aci_gap_init(): failed! \n\r");
 80009de:	4813      	ldr	r0, [pc, #76]	; (8000a2c <bluenrg_init+0xd0>)
 80009e0:	f003 fb78 	bl	80040d4 <iprintf>

	/* Update characteristics */
	ret = aci_gatt_update_char_value(service_handle, device_name_characteristics_handle, 0,
 80009e4:	897c      	ldrh	r4, [r7, #10]
 80009e6:	893d      	ldrh	r5, [r7, #8]
						strlen(name), (uint8_t *)name);
 80009e8:	6978      	ldr	r0, [r7, #20]
 80009ea:	f7ff fbf9 	bl	80001e0 <strlen>
 80009ee:	4603      	mov	r3, r0
	ret = aci_gatt_update_char_value(service_handle, device_name_characteristics_handle, 0,
 80009f0:	b2da      	uxtb	r2, r3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	9300      	str	r3, [sp, #0]
 80009f6:	4613      	mov	r3, r2
 80009f8:	2200      	movs	r2, #0
 80009fa:	4629      	mov	r1, r5
 80009fc:	4620      	mov	r0, r4
 80009fe:	f002 fe6e 	bl	80036de <aci_gatt_update_char_value>
 8000a02:	4603      	mov	r3, r0
 8000a04:	74fb      	strb	r3, [r7, #19]

	if (ret != BLE_STATUS_SUCCESS)
 8000a06:	7cfb      	ldrb	r3, [r7, #19]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d002      	beq.n	8000a12 <bluenrg_init+0xb6>
		printf("aci_gatt_update_char_value(): failed! \n\r");
 8000a0c:	4808      	ldr	r0, [pc, #32]	; (8000a30 <bluenrg_init+0xd4>)
 8000a0e:	f003 fb61 	bl	80040d4 <iprintf>

	/* Add custom service */
}
 8000a12:	bf00      	nop
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bdb0      	pop	{r4, r5, r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	08005018 	.word	0x08005018
 8000a20:	20000000 	.word	0x20000000
 8000a24:	0800501c 	.word	0x0800501c
 8000a28:	08005048 	.word	0x08005048
 8000a2c:	08005064 	.word	0x08005064
 8000a30:	08005080 	.word	0x08005080

08000a34 <bluenrg_process>:

void bluenrg_process(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08c      	sub	sp, #48	; 0x30
 8000a38:	af08      	add	r7, sp, #32
	tBleStatus ret;
	uint8_t local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'B', 'L', 'E', '-', 'G','-','U','P'};
 8000a3a:	4a12      	ldr	r2, [pc, #72]	; (8000a84 <bluenrg_process+0x50>)
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a40:	c303      	stmia	r3!, {r0, r1}
 8000a42:	701a      	strb	r2, [r3, #0]

	/* Set device in General Discoverable mode */
	ret = aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR, NO_WHITE_LIST_USE,
 8000a44:	2300      	movs	r3, #0
 8000a46:	9306      	str	r3, [sp, #24]
 8000a48:	2300      	movs	r3, #0
 8000a4a:	9305      	str	r3, [sp, #20]
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	9304      	str	r3, [sp, #16]
 8000a50:	2300      	movs	r3, #0
 8000a52:	9303      	str	r3, [sp, #12]
 8000a54:	1d3b      	adds	r3, r7, #4
 8000a56:	9302      	str	r3, [sp, #8]
 8000a58:	2309      	movs	r3, #9
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	2300      	movs	r3, #0
 8000a62:	2200      	movs	r2, #0
 8000a64:	2100      	movs	r1, #0
 8000a66:	2000      	movs	r0, #0
 8000a68:	f002 fc5f 	bl	800332a <aci_gap_set_discoverable>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	73fb      	strb	r3, [r7, #15]
						sizeof(local_name), local_name, 0, NULL, 0, 0);

	if (ret != BLE_STATUS_SUCCESS)
 8000a70:	7bfb      	ldrb	r3, [r7, #15]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d002      	beq.n	8000a7c <bluenrg_process+0x48>
		printf("aci_gap_set_discoverable failed! \n\r");
 8000a76:	4804      	ldr	r0, [pc, #16]	; (8000a88 <bluenrg_process+0x54>)
 8000a78:	f003 fb2c 	bl	80040d4 <iprintf>

}
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	080050d0 	.word	0x080050d0
 8000a88:	080050ac 	.word	0x080050ac

08000a8c <__io_putchar>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

int __io_putchar(int ch)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, ((uint8_t *)&ch), 1, 10);
 8000a94:	1d39      	adds	r1, r7, #4
 8000a96:	230a      	movs	r3, #10
 8000a98:	2201      	movs	r2, #1
 8000a9a:	4804      	ldr	r0, [pc, #16]	; (8000aac <__io_putchar+0x20>)
 8000a9c:	f002 f8a7 	bl	8002bee <HAL_UART_Transmit>
	return ch;
 8000aa0:	687b      	ldr	r3, [r7, #4]
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	2000019c 	.word	0x2000019c

08000ab0 <main>:

int main(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  HAL_Init();
 8000ab4:	f000 fbbe 	bl	8001234 <HAL_Init>

  SystemClock_Config();
 8000ab8:	f000 f80e 	bl	8000ad8 <SystemClock_Config>

  MX_GPIO_Init();
 8000abc:	f000 f89e 	bl	8000bfc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ac0:	f000 f872 	bl	8000ba8 <MX_USART2_UART_Init>


  // 1. Enable BLE module
  bluenrg_init();
 8000ac4:	f7ff ff4a 	bl	800095c <bluenrg_init>

  printf("Initialisation successful...\n\r");
 8000ac8:	4802      	ldr	r0, [pc, #8]	; (8000ad4 <main+0x24>)
 8000aca:	f003 fb03 	bl	80040d4 <iprintf>

  while (1)
  {
  	// 2. Process BLE
  	bluenrg_process();
 8000ace:	f7ff ffb1 	bl	8000a34 <bluenrg_process>
 8000ad2:	e7fc      	b.n	8000ace <main+0x1e>
 8000ad4:	080050dc 	.word	0x080050dc

08000ad8 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b094      	sub	sp, #80	; 0x50
 8000adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ade:	f107 0320 	add.w	r3, r7, #32
 8000ae2:	2230      	movs	r2, #48	; 0x30
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f003 faec 	bl	80040c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aec:	f107 030c 	add.w	r3, r7, #12
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000afc:	2300      	movs	r3, #0
 8000afe:	60bb      	str	r3, [r7, #8]
 8000b00:	4b27      	ldr	r3, [pc, #156]	; (8000ba0 <SystemClock_Config+0xc8>)
 8000b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b04:	4a26      	ldr	r2, [pc, #152]	; (8000ba0 <SystemClock_Config+0xc8>)
 8000b06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b0a:	6413      	str	r3, [r2, #64]	; 0x40
 8000b0c:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <SystemClock_Config+0xc8>)
 8000b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b18:	2300      	movs	r3, #0
 8000b1a:	607b      	str	r3, [r7, #4]
 8000b1c:	4b21      	ldr	r3, [pc, #132]	; (8000ba4 <SystemClock_Config+0xcc>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a20      	ldr	r2, [pc, #128]	; (8000ba4 <SystemClock_Config+0xcc>)
 8000b22:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000b26:	6013      	str	r3, [r2, #0]
 8000b28:	4b1e      	ldr	r3, [pc, #120]	; (8000ba4 <SystemClock_Config+0xcc>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b34:	2302      	movs	r3, #2
 8000b36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b3c:	2310      	movs	r3, #16
 8000b3e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b40:	2302      	movs	r3, #2
 8000b42:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b44:	2300      	movs	r3, #0
 8000b46:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b48:	2308      	movs	r3, #8
 8000b4a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000b4c:	2340      	movs	r3, #64	; 0x40
 8000b4e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b50:	2302      	movs	r3, #2
 8000b52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000b54:	2304      	movs	r3, #4
 8000b56:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b58:	f107 0320 	add.w	r3, r7, #32
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f001 f853 	bl	8001c08 <HAL_RCC_OscConfig>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b68:	f000 f8d6 	bl	8000d18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b6c:	230f      	movs	r3, #15
 8000b6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b70:	2302      	movs	r3, #2
 8000b72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b82:	f107 030c 	add.w	r3, r7, #12
 8000b86:	2102      	movs	r1, #2
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f001 fab5 	bl	80020f8 <HAL_RCC_ClockConfig>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b94:	f000 f8c0 	bl	8000d18 <Error_Handler>
  }
}
 8000b98:	bf00      	nop
 8000b9a:	3750      	adds	r7, #80	; 0x50
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	40023800 	.word	0x40023800
 8000ba4:	40007000 	.word	0x40007000

08000ba8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bae:	4a12      	ldr	r2, [pc, #72]	; (8000bf8 <MX_USART2_UART_Init+0x50>)
 8000bb0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bb8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bce:	220c      	movs	r2, #12
 8000bd0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	; (8000bf4 <MX_USART2_UART_Init+0x4c>)
 8000be0:	f001 ffb8 	bl	8002b54 <HAL_UART_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bea:	f000 f895 	bl	8000d18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	2000019c 	.word	0x2000019c
 8000bf8:	40004400 	.word	0x40004400

08000bfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b08a      	sub	sp, #40	; 0x28
 8000c00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c02:	f107 0314 	add.w	r3, r7, #20
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
 8000c0a:	605a      	str	r2, [r3, #4]
 8000c0c:	609a      	str	r2, [r3, #8]
 8000c0e:	60da      	str	r2, [r3, #12]
 8000c10:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c12:	2300      	movs	r3, #0
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	4b3d      	ldr	r3, [pc, #244]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	4a3c      	ldr	r2, [pc, #240]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c1c:	f043 0304 	orr.w	r3, r3, #4
 8000c20:	6313      	str	r3, [r2, #48]	; 0x30
 8000c22:	4b3a      	ldr	r3, [pc, #232]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	f003 0304 	and.w	r3, r3, #4
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	4b36      	ldr	r3, [pc, #216]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a35      	ldr	r2, [pc, #212]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b33      	ldr	r3, [pc, #204]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c46:	60fb      	str	r3, [r7, #12]
 8000c48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	60bb      	str	r3, [r7, #8]
 8000c4e:	4b2f      	ldr	r3, [pc, #188]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c52:	4a2e      	ldr	r2, [pc, #184]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5a:	4b2c      	ldr	r3, [pc, #176]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	4b28      	ldr	r3, [pc, #160]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a27      	ldr	r2, [pc, #156]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c70:	f043 0302 	orr.w	r3, r3, #2
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b25      	ldr	r3, [pc, #148]	; (8000d0c <MX_GPIO_Init+0x110>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	f44f 7191 	mov.w	r1, #290	; 0x122
 8000c88:	4821      	ldr	r0, [pc, #132]	; (8000d10 <MX_GPIO_Init+0x114>)
 8000c8a:	f000 ff7f 	bl	8001b8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c94:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000c98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c9e:	f107 0314 	add.w	r3, r7, #20
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	481b      	ldr	r0, [pc, #108]	; (8000d14 <MX_GPIO_Init+0x118>)
 8000ca6:	f000 fcf1 	bl	800168c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000caa:	2301      	movs	r3, #1
 8000cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4814      	ldr	r0, [pc, #80]	; (8000d10 <MX_GPIO_Init+0x114>)
 8000cc0:	f000 fce4 	bl	800168c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 LD2_Pin PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LD2_Pin|GPIO_PIN_8;
 8000cc4:	f44f 7391 	mov.w	r3, #290	; 0x122
 8000cc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480c      	ldr	r0, [pc, #48]	; (8000d10 <MX_GPIO_Init+0x114>)
 8000cde:	f000 fcd5 	bl	800168c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	2006      	movs	r0, #6
 8000ce8:	f000 fc39 	bl	800155e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000cec:	2006      	movs	r0, #6
 8000cee:	f000 fc52 	bl	8001596 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	2028      	movs	r0, #40	; 0x28
 8000cf8:	f000 fc31 	bl	800155e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000cfc:	2028      	movs	r0, #40	; 0x28
 8000cfe:	f000 fc4a 	bl	8001596 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d02:	bf00      	nop
 8000d04:	3728      	adds	r7, #40	; 0x28
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40023800 	.word	0x40023800
 8000d10:	40020000 	.word	0x40020000
 8000d14:	40020800 	.word	0x40020800

08000d18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d1c:	b672      	cpsid	i
}
 8000d1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <Error_Handler+0x8>
	...

08000d24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	4b10      	ldr	r3, [pc, #64]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d32:	4a0f      	ldr	r2, [pc, #60]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d38:	6453      	str	r3, [r2, #68]	; 0x44
 8000d3a:	4b0d      	ldr	r3, [pc, #52]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	603b      	str	r3, [r7, #0]
 8000d4a:	4b09      	ldr	r3, [pc, #36]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	4a08      	ldr	r2, [pc, #32]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d54:	6413      	str	r3, [r2, #64]	; 0x40
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_MspInit+0x4c>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d62:	2007      	movs	r0, #7
 8000d64:	f000 fbf0 	bl	8001548 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40023800 	.word	0x40023800

08000d74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08a      	sub	sp, #40	; 0x28
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a19      	ldr	r2, [pc, #100]	; (8000df8 <HAL_UART_MspInit+0x84>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d12b      	bne.n	8000dee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	4b18      	ldr	r3, [pc, #96]	; (8000dfc <HAL_UART_MspInit+0x88>)
 8000d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9e:	4a17      	ldr	r2, [pc, #92]	; (8000dfc <HAL_UART_MspInit+0x88>)
 8000da0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000da4:	6413      	str	r3, [r2, #64]	; 0x40
 8000da6:	4b15      	ldr	r3, [pc, #84]	; (8000dfc <HAL_UART_MspInit+0x88>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	60fb      	str	r3, [r7, #12]
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <HAL_UART_MspInit+0x88>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	4a10      	ldr	r2, [pc, #64]	; (8000dfc <HAL_UART_MspInit+0x88>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <HAL_UART_MspInit+0x88>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000dce:	230c      	movs	r3, #12
 8000dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dde:	2307      	movs	r3, #7
 8000de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	4619      	mov	r1, r3
 8000de8:	4805      	ldr	r0, [pc, #20]	; (8000e00 <HAL_UART_MspInit+0x8c>)
 8000dea:	f000 fc4f 	bl	800168c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000dee:	bf00      	nop
 8000df0:	3728      	adds	r7, #40	; 0x28
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40004400 	.word	0x40004400
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	40020000 	.word	0x40020000

08000e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <NMI_Handler+0x4>

08000e0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e0e:	e7fe      	b.n	8000e0e <HardFault_Handler+0x4>

08000e10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e14:	e7fe      	b.n	8000e14 <MemManage_Handler+0x4>

08000e16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e16:	b480      	push	{r7}
 8000e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1a:	e7fe      	b.n	8000e1a <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	e7fe      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e22:	b480      	push	{r7}
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e50:	f000 fa42 	bl	80012d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8000e5c:	4802      	ldr	r0, [pc, #8]	; (8000e68 <EXTI0_IRQHandler+0x10>)
 8000e5e:	f000 fbf1 	bl	8001644 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000094 	.word	0x20000094

08000e6c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e70:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000e74:	f000 fea4 	bl	8001bc0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000e82:	2300      	movs	r3, #0
 8000e84:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000e86:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <BSP_SPI1_Init+0x54>)
 8000e88:	4a12      	ldr	r2, [pc, #72]	; (8000ed4 <BSP_SPI1_Init+0x58>)
 8000e8a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <BSP_SPI1_Init+0x5c>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	1c5a      	adds	r2, r3, #1
 8000e92:	4911      	ldr	r1, [pc, #68]	; (8000ed8 <BSP_SPI1_Init+0x5c>)
 8000e94:	600a      	str	r2, [r1, #0]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d114      	bne.n	8000ec4 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000e9a:	480d      	ldr	r0, [pc, #52]	; (8000ed0 <BSP_SPI1_Init+0x54>)
 8000e9c:	f001 fd81 	bl	80029a2 <HAL_SPI_GetState>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10e      	bne.n	8000ec4 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000ea6:	480a      	ldr	r0, [pc, #40]	; (8000ed0 <BSP_SPI1_Init+0x54>)
 8000ea8:	f000 f87c 	bl	8000fa4 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d108      	bne.n	8000ec4 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000eb2:	4807      	ldr	r0, [pc, #28]	; (8000ed0 <BSP_SPI1_Init+0x54>)
 8000eb4:	f000 f83a 	bl	8000f2c <MX_SPI1_Init>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d002      	beq.n	8000ec4 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000ebe:	f06f 0307 	mvn.w	r3, #7
 8000ec2:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000ec4:	687b      	ldr	r3, [r7, #4]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3708      	adds	r7, #8
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	200001e0 	.word	0x200001e0
 8000ed4:	40013000 	.word	0x40013000
 8000ed8:	20000238 	.word	0x20000238

08000edc <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af02      	add	r7, sp, #8
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	4613      	mov	r3, r2
 8000ee8:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8000eee:	88fb      	ldrh	r3, [r7, #6]
 8000ef0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000ef4:	9200      	str	r2, [sp, #0]
 8000ef6:	68ba      	ldr	r2, [r7, #8]
 8000ef8:	68f9      	ldr	r1, [r7, #12]
 8000efa:	4807      	ldr	r0, [pc, #28]	; (8000f18 <BSP_SPI1_SendRecv+0x3c>)
 8000efc:	f001 fbaf 	bl	800265e <HAL_SPI_TransmitReceive>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d002      	beq.n	8000f0c <BSP_SPI1_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8000f06:	f06f 0305 	mvn.w	r3, #5
 8000f0a:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8000f0c:	697b      	ldr	r3, [r7, #20]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	200001e0 	.word	0x200001e0

08000f1c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8000f20:	f000 f9ee 	bl	8001300 <HAL_GetTick>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	bd80      	pop	{r7, pc}
	...

08000f2c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a19      	ldr	r2, [pc, #100]	; (8000fa0 <MX_SPI1_Init+0x74>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f44:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f64:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2228      	movs	r2, #40	; 0x28
 8000f6a:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	220a      	movs	r2, #10
 8000f82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f001 fad7 	bl	8002538 <HAL_SPI_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40013000 	.word	0x40013000

08000fa4 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	; 0x28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	4b2d      	ldr	r3, [pc, #180]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb4:	4a2c      	ldr	r2, [pc, #176]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fb6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fba:	6453      	str	r3, [r2, #68]	; 0x44
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	4b26      	ldr	r3, [pc, #152]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd0:	4a25      	ldr	r2, [pc, #148]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fd2:	f043 0301 	orr.w	r3, r3, #1
 8000fd6:	6313      	str	r3, [r2, #48]	; 0x30
 8000fd8:	4b23      	ldr	r3, [pc, #140]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	4b1f      	ldr	r3, [pc, #124]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fec:	4a1e      	ldr	r2, [pc, #120]	; (8001068 <SPI1_MspInit+0xc4>)
 8000fee:	f043 0302 	orr.w	r3, r3, #2
 8000ff2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff4:	4b1c      	ldr	r3, [pc, #112]	; (8001068 <SPI1_MspInit+0xc4>)
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	60bb      	str	r3, [r7, #8]
 8000ffe:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001000:	2340      	movs	r3, #64	; 0x40
 8001002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001010:	2305      	movs	r3, #5
 8001012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	4619      	mov	r1, r3
 800101a:	4814      	ldr	r0, [pc, #80]	; (800106c <SPI1_MspInit+0xc8>)
 800101c:	f000 fb36 	bl	800168c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001020:	2380      	movs	r3, #128	; 0x80
 8001022:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	2303      	movs	r3, #3
 800102e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001030:	2305      	movs	r3, #5
 8001032:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	4619      	mov	r1, r3
 800103a:	480c      	ldr	r0, [pc, #48]	; (800106c <SPI1_MspInit+0xc8>)
 800103c:	f000 fb26 	bl	800168c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001040:	2308      	movs	r3, #8
 8001042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104c:	2303      	movs	r3, #3
 800104e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001050:	2305      	movs	r3, #5
 8001052:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <SPI1_MspInit+0xcc>)
 800105c:	f000 fb16 	bl	800168c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001060:	bf00      	nop
 8001062:	3728      	adds	r7, #40	; 0x28
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	40023800 	.word	0x40023800
 800106c:	40020000 	.word	0x40020000
 8001070:	40020400 	.word	0x40020400

08001074 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	60f8      	str	r0, [r7, #12]
 800107c:	60b9      	str	r1, [r7, #8]
 800107e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	e00a      	b.n	800109c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001086:	f3af 8000 	nop.w
 800108a:	4601      	mov	r1, r0
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	1c5a      	adds	r2, r3, #1
 8001090:	60ba      	str	r2, [r7, #8]
 8001092:	b2ca      	uxtb	r2, r1
 8001094:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	3301      	adds	r3, #1
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697a      	ldr	r2, [r7, #20]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	dbf0      	blt.n	8001086 <_read+0x12>
  }

  return len;
 80010a4:	687b      	ldr	r3, [r7, #4]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
 80010be:	e009      	b.n	80010d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	1c5a      	adds	r2, r3, #1
 80010c4:	60ba      	str	r2, [r7, #8]
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fcdf 	bl	8000a8c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	3301      	adds	r3, #1
 80010d2:	617b      	str	r3, [r7, #20]
 80010d4:	697a      	ldr	r2, [r7, #20]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	429a      	cmp	r2, r3
 80010da:	dbf1      	blt.n	80010c0 <_write+0x12>
  }
  return len;
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <_close>:

int _close(int file)
{
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80010ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800110e:	605a      	str	r2, [r3, #4]
  return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <_isatty>:

int _isatty(int file)
{
 800111e:	b480      	push	{r7}
 8001120:	b083      	sub	sp, #12
 8001122:	af00      	add	r7, sp, #0
 8001124:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001126:	2301      	movs	r3, #1
}
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001140:	2300      	movs	r3, #0
}
 8001142:	4618      	mov	r0, r3
 8001144:	3714      	adds	r7, #20
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001158:	4a14      	ldr	r2, [pc, #80]	; (80011ac <_sbrk+0x5c>)
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <_sbrk+0x60>)
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001164:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <_sbrk+0x64>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d102      	bne.n	8001172 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800116c:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <_sbrk+0x64>)
 800116e:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <_sbrk+0x68>)
 8001170:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001172:	4b10      	ldr	r3, [pc, #64]	; (80011b4 <_sbrk+0x64>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	429a      	cmp	r2, r3
 800117e:	d207      	bcs.n	8001190 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001180:	f002 ff68 	bl	8004054 <__errno>
 8001184:	4603      	mov	r3, r0
 8001186:	220c      	movs	r2, #12
 8001188:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800118a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800118e:	e009      	b.n	80011a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001190:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <_sbrk+0x64>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001196:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <_sbrk+0x64>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4413      	add	r3, r2
 800119e:	4a05      	ldr	r2, [pc, #20]	; (80011b4 <_sbrk+0x64>)
 80011a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011a2:	68fb      	ldr	r3, [r7, #12]
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20020000 	.word	0x20020000
 80011b0:	00000400 	.word	0x00000400
 80011b4:	2000023c 	.word	0x2000023c
 80011b8:	20000800 	.word	0x20000800

080011bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <SystemInit+0x20>)
 80011c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011c6:	4a05      	ldr	r2, [pc, #20]	; (80011dc <SystemInit+0x20>)
 80011c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001218 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011e4:	480d      	ldr	r0, [pc, #52]	; (800121c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011e6:	490e      	ldr	r1, [pc, #56]	; (8001220 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011e8:	4a0e      	ldr	r2, [pc, #56]	; (8001224 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011ec:	e002      	b.n	80011f4 <LoopCopyDataInit>

080011ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011f2:	3304      	adds	r3, #4

080011f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011f8:	d3f9      	bcc.n	80011ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011fa:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011fc:	4c0b      	ldr	r4, [pc, #44]	; (800122c <LoopFillZerobss+0x26>)
  movs r3, #0
 80011fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001200:	e001      	b.n	8001206 <LoopFillZerobss>

08001202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001204:	3204      	adds	r2, #4

08001206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001208:	d3fb      	bcc.n	8001202 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800120a:	f7ff ffd7 	bl	80011bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800120e:	f002 ff27 	bl	8004060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001212:	f7ff fc4d 	bl	8000ab0 <main>
  bx  lr    
 8001216:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001218:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800121c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001220:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001224:	080051bc 	.word	0x080051bc
  ldr r2, =_sbss
 8001228:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800122c:	200007fc 	.word	0x200007fc

08001230 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001230:	e7fe      	b.n	8001230 <ADC_IRQHandler>
	...

08001234 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001238:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <HAL_Init+0x40>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a0d      	ldr	r2, [pc, #52]	; (8001274 <HAL_Init+0x40>)
 800123e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001242:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001244:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <HAL_Init+0x40>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a0a      	ldr	r2, [pc, #40]	; (8001274 <HAL_Init+0x40>)
 800124a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800124e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HAL_Init+0x40>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a07      	ldr	r2, [pc, #28]	; (8001274 <HAL_Init+0x40>)
 8001256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800125a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800125c:	2003      	movs	r0, #3
 800125e:	f000 f973 	bl	8001548 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001262:	2000      	movs	r0, #0
 8001264:	f000 f808 	bl	8001278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001268:	f7ff fd5c 	bl	8000d24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40023c00 	.word	0x40023c00

08001278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <HAL_InitTick+0x54>)
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <HAL_InitTick+0x58>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001292:	fbb2 f3f3 	udiv	r3, r2, r3
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f999 	bl	80015ce <HAL_SYSTICK_Config>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e00e      	b.n	80012c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b0f      	cmp	r3, #15
 80012aa:	d80a      	bhi.n	80012c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ac:	2200      	movs	r2, #0
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80012b4:	f000 f953 	bl	800155e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012b8:	4a06      	ldr	r2, [pc, #24]	; (80012d4 <HAL_InitTick+0x5c>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012be:	2300      	movs	r3, #0
 80012c0:	e000      	b.n	80012c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000008 	.word	0x20000008
 80012d0:	20000010 	.word	0x20000010
 80012d4:	2000000c 	.word	0x2000000c

080012d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <HAL_IncTick+0x20>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b06      	ldr	r3, [pc, #24]	; (80012fc <HAL_IncTick+0x24>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4413      	add	r3, r2
 80012e8:	4a04      	ldr	r2, [pc, #16]	; (80012fc <HAL_IncTick+0x24>)
 80012ea:	6013      	str	r3, [r2, #0]
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000010 	.word	0x20000010
 80012fc:	20000240 	.word	0x20000240

08001300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return uwTick;
 8001304:	4b03      	ldr	r3, [pc, #12]	; (8001314 <HAL_GetTick+0x14>)
 8001306:	681b      	ldr	r3, [r3, #0]
}
 8001308:	4618      	mov	r0, r3
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000240 	.word	0x20000240

08001318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001320:	f7ff ffee 	bl	8001300 <HAL_GetTick>
 8001324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001330:	d005      	beq.n	800133e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001332:	4b0a      	ldr	r3, [pc, #40]	; (800135c <HAL_Delay+0x44>)
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	461a      	mov	r2, r3
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	4413      	add	r3, r2
 800133c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800133e:	bf00      	nop
 8001340:	f7ff ffde 	bl	8001300 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	68bb      	ldr	r3, [r7, #8]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	429a      	cmp	r2, r3
 800134e:	d8f7      	bhi.n	8001340 <HAL_Delay+0x28>
  {
  }
}
 8001350:	bf00      	nop
 8001352:	bf00      	nop
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000010 	.word	0x20000010

08001360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800137c:	4013      	ands	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800138c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001392:	4a04      	ldr	r2, [pc, #16]	; (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 8001394:	68bb      	ldr	r3, [r7, #8]
 8001396:	60d3      	str	r3, [r2, #12]
}
 8001398:	bf00      	nop
 800139a:	3714      	adds	r7, #20
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ac:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	0a1b      	lsrs	r3, r3, #8
 80013b2:	f003 0307 	and.w	r3, r3, #7
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	db0b      	blt.n	80013ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	f003 021f 	and.w	r2, r3, #31
 80013dc:	4907      	ldr	r1, [pc, #28]	; (80013fc <__NVIC_EnableIRQ+0x38>)
 80013de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e2:	095b      	lsrs	r3, r3, #5
 80013e4:	2001      	movs	r0, #1
 80013e6:	fa00 f202 	lsl.w	r2, r0, r2
 80013ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000e100 	.word	0xe000e100

08001400 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800140a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140e:	2b00      	cmp	r3, #0
 8001410:	db12      	blt.n	8001438 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	f003 021f 	and.w	r2, r3, #31
 8001418:	490a      	ldr	r1, [pc, #40]	; (8001444 <__NVIC_DisableIRQ+0x44>)
 800141a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141e:	095b      	lsrs	r3, r3, #5
 8001420:	2001      	movs	r0, #1
 8001422:	fa00 f202 	lsl.w	r2, r0, r2
 8001426:	3320      	adds	r3, #32
 8001428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800142c:	f3bf 8f4f 	dsb	sy
}
 8001430:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001432:	f3bf 8f6f 	isb	sy
}
 8001436:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100

08001448 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001458:	2b00      	cmp	r3, #0
 800145a:	db0a      	blt.n	8001472 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	b2da      	uxtb	r2, r3
 8001460:	490c      	ldr	r1, [pc, #48]	; (8001494 <__NVIC_SetPriority+0x4c>)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	0112      	lsls	r2, r2, #4
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	440b      	add	r3, r1
 800146c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001470:	e00a      	b.n	8001488 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4908      	ldr	r1, [pc, #32]	; (8001498 <__NVIC_SetPriority+0x50>)
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	f003 030f 	and.w	r3, r3, #15
 800147e:	3b04      	subs	r3, #4
 8001480:	0112      	lsls	r2, r2, #4
 8001482:	b2d2      	uxtb	r2, r2
 8001484:	440b      	add	r3, r1
 8001486:	761a      	strb	r2, [r3, #24]
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000e100 	.word	0xe000e100
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800149c:	b480      	push	{r7}
 800149e:	b089      	sub	sp, #36	; 0x24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	f1c3 0307 	rsb	r3, r3, #7
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	bf28      	it	cs
 80014ba:	2304      	movcs	r3, #4
 80014bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3304      	adds	r3, #4
 80014c2:	2b06      	cmp	r3, #6
 80014c4:	d902      	bls.n	80014cc <NVIC_EncodePriority+0x30>
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	3b03      	subs	r3, #3
 80014ca:	e000      	b.n	80014ce <NVIC_EncodePriority+0x32>
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	fa02 f303 	lsl.w	r3, r2, r3
 80014da:	43da      	mvns	r2, r3
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	401a      	ands	r2, r3
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	fa01 f303 	lsl.w	r3, r1, r3
 80014ee:	43d9      	mvns	r1, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f4:	4313      	orrs	r3, r2
         );
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3724      	adds	r7, #36	; 0x24
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
	...

08001504 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	3b01      	subs	r3, #1
 8001510:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001514:	d301      	bcc.n	800151a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001516:	2301      	movs	r3, #1
 8001518:	e00f      	b.n	800153a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800151a:	4a0a      	ldr	r2, [pc, #40]	; (8001544 <SysTick_Config+0x40>)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3b01      	subs	r3, #1
 8001520:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001522:	210f      	movs	r1, #15
 8001524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001528:	f7ff ff8e 	bl	8001448 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800152c:	4b05      	ldr	r3, [pc, #20]	; (8001544 <SysTick_Config+0x40>)
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001532:	4b04      	ldr	r3, [pc, #16]	; (8001544 <SysTick_Config+0x40>)
 8001534:	2207      	movs	r2, #7
 8001536:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001538:	2300      	movs	r3, #0
}
 800153a:	4618      	mov	r0, r3
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	e000e010 	.word	0xe000e010

08001548 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ff05 	bl	8001360 <__NVIC_SetPriorityGrouping>
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800155e:	b580      	push	{r7, lr}
 8001560:	b086      	sub	sp, #24
 8001562:	af00      	add	r7, sp, #0
 8001564:	4603      	mov	r3, r0
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
 800156a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800156c:	2300      	movs	r3, #0
 800156e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001570:	f7ff ff1a 	bl	80013a8 <__NVIC_GetPriorityGrouping>
 8001574:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	68b9      	ldr	r1, [r7, #8]
 800157a:	6978      	ldr	r0, [r7, #20]
 800157c:	f7ff ff8e 	bl	800149c <NVIC_EncodePriority>
 8001580:	4602      	mov	r2, r0
 8001582:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001586:	4611      	mov	r1, r2
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff ff5d 	bl	8001448 <__NVIC_SetPriority>
}
 800158e:	bf00      	nop
 8001590:	3718      	adds	r7, #24
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}

08001596 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001596:	b580      	push	{r7, lr}
 8001598:	b082      	sub	sp, #8
 800159a:	af00      	add	r7, sp, #0
 800159c:	4603      	mov	r3, r0
 800159e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff ff0d 	bl	80013c4 <__NVIC_EnableIRQ>
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	4603      	mov	r3, r0
 80015ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80015bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff ff1d 	bl	8001400 <__NVIC_DisableIRQ>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b082      	sub	sp, #8
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff94 	bl	8001504 <SysTick_Config>
 80015dc:	4603      	mov	r3, r0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80015e6:	b480      	push	{r7}
 80015e8:	b087      	sub	sp, #28
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	60f8      	str	r0, [r7, #12]
 80015ee:	460b      	mov	r3, r1
 80015f0:	607a      	str	r2, [r7, #4]
 80015f2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80015f4:	2300      	movs	r3, #0
 80015f6:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80015f8:	7afb      	ldrb	r3, [r7, #11]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d103      	bne.n	8001606 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	605a      	str	r2, [r3, #4]
      break;
 8001604:	e002      	b.n	800160c <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	75fb      	strb	r3, [r7, #23]
      break;
 800160a:	bf00      	nop
  }

  return status;
 800160c:	7dfb      	ldrb	r3, [r7, #23]
}
 800160e:	4618      	mov	r0, r3
 8001610:	371c      	adds	r7, #28
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
 8001622:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	e003      	b.n	8001636 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001634:	2300      	movs	r3, #0
  }
}
 8001636:	4618      	mov	r0, r3
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
	...

08001644 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 031f 	and.w	r3, r3, #31
 8001654:	2201      	movs	r2, #1
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <HAL_EXTI_IRQHandler+0x44>)
 800165e:	695b      	ldr	r3, [r3, #20]
 8001660:	68fa      	ldr	r2, [r7, #12]
 8001662:	4013      	ands	r3, r2
 8001664:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d009      	beq.n	8001680 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 800166c:	4a06      	ldr	r2, [pc, #24]	; (8001688 <HAL_EXTI_IRQHandler+0x44>)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	4798      	blx	r3
    }
  }
}
 8001680:	bf00      	nop
 8001682:	3710      	adds	r7, #16
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40013c00 	.word	0x40013c00

0800168c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800169a:	2300      	movs	r3, #0
 800169c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016a2:	2300      	movs	r3, #0
 80016a4:	61fb      	str	r3, [r7, #28]
 80016a6:	e159      	b.n	800195c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016a8:	2201      	movs	r2, #1
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	4013      	ands	r3, r2
 80016ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	f040 8148 	bne.w	8001956 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016c6:	683b      	ldr	r3, [r7, #0]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f003 0303 	and.w	r3, r3, #3
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d005      	beq.n	80016de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d130      	bne.n	8001740 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	2203      	movs	r2, #3
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	43db      	mvns	r3, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4013      	ands	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	68da      	ldr	r2, [r3, #12]
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	4313      	orrs	r3, r2
 8001706:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001714:	2201      	movs	r2, #1
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4013      	ands	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	091b      	lsrs	r3, r3, #4
 800172a:	f003 0201 	and.w	r2, r3, #1
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b03      	cmp	r3, #3
 800174a:	d017      	beq.n	800177c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	2203      	movs	r2, #3
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	689a      	ldr	r2, [r3, #8]
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	4313      	orrs	r3, r2
 8001774:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	69ba      	ldr	r2, [r7, #24]
 800177a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 0303 	and.w	r3, r3, #3
 8001784:	2b02      	cmp	r3, #2
 8001786:	d123      	bne.n	80017d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	08da      	lsrs	r2, r3, #3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3208      	adds	r2, #8
 8001790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001794:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	f003 0307 	and.w	r3, r3, #7
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	220f      	movs	r2, #15
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	69ba      	ldr	r2, [r7, #24]
 80017a8:	4013      	ands	r3, r2
 80017aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	691a      	ldr	r2, [r3, #16]
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f003 0307 	and.w	r3, r3, #7
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4313      	orrs	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	08da      	lsrs	r2, r3, #3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3208      	adds	r2, #8
 80017ca:	69b9      	ldr	r1, [r7, #24]
 80017cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	2203      	movs	r2, #3
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	43db      	mvns	r3, r3
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4013      	ands	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f003 0203 	and.w	r2, r3, #3
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800180c:	2b00      	cmp	r3, #0
 800180e:	f000 80a2 	beq.w	8001956 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60fb      	str	r3, [r7, #12]
 8001816:	4b57      	ldr	r3, [pc, #348]	; (8001974 <HAL_GPIO_Init+0x2e8>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181a:	4a56      	ldr	r2, [pc, #344]	; (8001974 <HAL_GPIO_Init+0x2e8>)
 800181c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001820:	6453      	str	r3, [r2, #68]	; 0x44
 8001822:	4b54      	ldr	r3, [pc, #336]	; (8001974 <HAL_GPIO_Init+0x2e8>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800182e:	4a52      	ldr	r2, [pc, #328]	; (8001978 <HAL_GPIO_Init+0x2ec>)
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	3302      	adds	r3, #2
 8001836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f003 0303 	and.w	r3, r3, #3
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	220f      	movs	r2, #15
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43db      	mvns	r3, r3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4013      	ands	r3, r2
 8001850:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a49      	ldr	r2, [pc, #292]	; (800197c <HAL_GPIO_Init+0x2f0>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d019      	beq.n	800188e <HAL_GPIO_Init+0x202>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a48      	ldr	r2, [pc, #288]	; (8001980 <HAL_GPIO_Init+0x2f4>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d013      	beq.n	800188a <HAL_GPIO_Init+0x1fe>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a47      	ldr	r2, [pc, #284]	; (8001984 <HAL_GPIO_Init+0x2f8>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d00d      	beq.n	8001886 <HAL_GPIO_Init+0x1fa>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a46      	ldr	r2, [pc, #280]	; (8001988 <HAL_GPIO_Init+0x2fc>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d007      	beq.n	8001882 <HAL_GPIO_Init+0x1f6>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a45      	ldr	r2, [pc, #276]	; (800198c <HAL_GPIO_Init+0x300>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d101      	bne.n	800187e <HAL_GPIO_Init+0x1f2>
 800187a:	2304      	movs	r3, #4
 800187c:	e008      	b.n	8001890 <HAL_GPIO_Init+0x204>
 800187e:	2307      	movs	r3, #7
 8001880:	e006      	b.n	8001890 <HAL_GPIO_Init+0x204>
 8001882:	2303      	movs	r3, #3
 8001884:	e004      	b.n	8001890 <HAL_GPIO_Init+0x204>
 8001886:	2302      	movs	r3, #2
 8001888:	e002      	b.n	8001890 <HAL_GPIO_Init+0x204>
 800188a:	2301      	movs	r3, #1
 800188c:	e000      	b.n	8001890 <HAL_GPIO_Init+0x204>
 800188e:	2300      	movs	r3, #0
 8001890:	69fa      	ldr	r2, [r7, #28]
 8001892:	f002 0203 	and.w	r2, r2, #3
 8001896:	0092      	lsls	r2, r2, #2
 8001898:	4093      	lsls	r3, r2
 800189a:	69ba      	ldr	r2, [r7, #24]
 800189c:	4313      	orrs	r3, r2
 800189e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018a0:	4935      	ldr	r1, [pc, #212]	; (8001978 <HAL_GPIO_Init+0x2ec>)
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	089b      	lsrs	r3, r3, #2
 80018a6:	3302      	adds	r3, #2
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ae:	4b38      	ldr	r3, [pc, #224]	; (8001990 <HAL_GPIO_Init+0x304>)
 80018b0:	689b      	ldr	r3, [r3, #8]
 80018b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	43db      	mvns	r3, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4013      	ands	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	4313      	orrs	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018d2:	4a2f      	ldr	r2, [pc, #188]	; (8001990 <HAL_GPIO_Init+0x304>)
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018d8:	4b2d      	ldr	r3, [pc, #180]	; (8001990 <HAL_GPIO_Init+0x304>)
 80018da:	68db      	ldr	r3, [r3, #12]
 80018dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	43db      	mvns	r3, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4013      	ands	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d003      	beq.n	80018fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018f4:	69ba      	ldr	r2, [r7, #24]
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018fc:	4a24      	ldr	r2, [pc, #144]	; (8001990 <HAL_GPIO_Init+0x304>)
 80018fe:	69bb      	ldr	r3, [r7, #24]
 8001900:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001902:	4b23      	ldr	r3, [pc, #140]	; (8001990 <HAL_GPIO_Init+0x304>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	43db      	mvns	r3, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4013      	ands	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d003      	beq.n	8001926 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001926:	4a1a      	ldr	r2, [pc, #104]	; (8001990 <HAL_GPIO_Init+0x304>)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800192c:	4b18      	ldr	r3, [pc, #96]	; (8001990 <HAL_GPIO_Init+0x304>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	4313      	orrs	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001950:	4a0f      	ldr	r2, [pc, #60]	; (8001990 <HAL_GPIO_Init+0x304>)
 8001952:	69bb      	ldr	r3, [r7, #24]
 8001954:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	3301      	adds	r3, #1
 800195a:	61fb      	str	r3, [r7, #28]
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	2b0f      	cmp	r3, #15
 8001960:	f67f aea2 	bls.w	80016a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001964:	bf00      	nop
 8001966:	bf00      	nop
 8001968:	3724      	adds	r7, #36	; 0x24
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40023800 	.word	0x40023800
 8001978:	40013800 	.word	0x40013800
 800197c:	40020000 	.word	0x40020000
 8001980:	40020400 	.word	0x40020400
 8001984:	40020800 	.word	0x40020800
 8001988:	40020c00 	.word	0x40020c00
 800198c:	40021000 	.word	0x40021000
 8001990:	40013c00 	.word	0x40013c00

08001994 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001994:	b480      	push	{r7}
 8001996:	b087      	sub	sp, #28
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
 80019ae:	e0bb      	b.n	8001b28 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019b0:	2201      	movs	r2, #1
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80019ba:	683a      	ldr	r2, [r7, #0]
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80019c2:	68fa      	ldr	r2, [r7, #12]
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	f040 80ab 	bne.w	8001b22 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80019cc:	4a5c      	ldr	r2, [pc, #368]	; (8001b40 <HAL_GPIO_DeInit+0x1ac>)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	089b      	lsrs	r3, r3, #2
 80019d2:	3302      	adds	r3, #2
 80019d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019d8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	f003 0303 	and.w	r3, r3, #3
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	220f      	movs	r2, #15
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	68ba      	ldr	r2, [r7, #8]
 80019ea:	4013      	ands	r3, r2
 80019ec:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a54      	ldr	r2, [pc, #336]	; (8001b44 <HAL_GPIO_DeInit+0x1b0>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d019      	beq.n	8001a2a <HAL_GPIO_DeInit+0x96>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4a53      	ldr	r2, [pc, #332]	; (8001b48 <HAL_GPIO_DeInit+0x1b4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d013      	beq.n	8001a26 <HAL_GPIO_DeInit+0x92>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4a52      	ldr	r2, [pc, #328]	; (8001b4c <HAL_GPIO_DeInit+0x1b8>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d00d      	beq.n	8001a22 <HAL_GPIO_DeInit+0x8e>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a51      	ldr	r2, [pc, #324]	; (8001b50 <HAL_GPIO_DeInit+0x1bc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d007      	beq.n	8001a1e <HAL_GPIO_DeInit+0x8a>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a50      	ldr	r2, [pc, #320]	; (8001b54 <HAL_GPIO_DeInit+0x1c0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d101      	bne.n	8001a1a <HAL_GPIO_DeInit+0x86>
 8001a16:	2304      	movs	r3, #4
 8001a18:	e008      	b.n	8001a2c <HAL_GPIO_DeInit+0x98>
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	e006      	b.n	8001a2c <HAL_GPIO_DeInit+0x98>
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e004      	b.n	8001a2c <HAL_GPIO_DeInit+0x98>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e002      	b.n	8001a2c <HAL_GPIO_DeInit+0x98>
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <HAL_GPIO_DeInit+0x98>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	f002 0203 	and.w	r2, r2, #3
 8001a32:	0092      	lsls	r2, r2, #2
 8001a34:	4093      	lsls	r3, r2
 8001a36:	68ba      	ldr	r2, [r7, #8]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d132      	bne.n	8001aa2 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001a3c:	4b46      	ldr	r3, [pc, #280]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	43db      	mvns	r3, r3
 8001a44:	4944      	ldr	r1, [pc, #272]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a46:	4013      	ands	r3, r2
 8001a48:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001a4a:	4b43      	ldr	r3, [pc, #268]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	43db      	mvns	r3, r3
 8001a52:	4941      	ldr	r1, [pc, #260]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a54:	4013      	ands	r3, r2
 8001a56:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001a58:	4b3f      	ldr	r3, [pc, #252]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	493d      	ldr	r1, [pc, #244]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a62:	4013      	ands	r3, r2
 8001a64:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001a66:	4b3c      	ldr	r3, [pc, #240]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	493a      	ldr	r1, [pc, #232]	; (8001b58 <HAL_GPIO_DeInit+0x1c4>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f003 0303 	and.w	r3, r3, #3
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	220f      	movs	r2, #15
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001a84:	4a2e      	ldr	r2, [pc, #184]	; (8001b40 <HAL_GPIO_DeInit+0x1ac>)
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	089b      	lsrs	r3, r3, #2
 8001a8a:	3302      	adds	r3, #2
 8001a8c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	43da      	mvns	r2, r3
 8001a94:	482a      	ldr	r0, [pc, #168]	; (8001b40 <HAL_GPIO_DeInit+0x1ac>)
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	089b      	lsrs	r3, r3, #2
 8001a9a:	400a      	ands	r2, r1
 8001a9c:	3302      	adds	r3, #2
 8001a9e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	2103      	movs	r1, #3
 8001aac:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	08da      	lsrs	r2, r3, #3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	3208      	adds	r2, #8
 8001ac0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	220f      	movs	r2, #15
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	43db      	mvns	r3, r3
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	08d2      	lsrs	r2, r2, #3
 8001ad8:	4019      	ands	r1, r3
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	3208      	adds	r2, #8
 8001ade:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	2103      	movs	r1, #3
 8001aec:	fa01 f303 	lsl.w	r3, r1, r3
 8001af0:	43db      	mvns	r3, r3
 8001af2:	401a      	ands	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	2101      	movs	r1, #1
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	fa01 f303 	lsl.w	r3, r1, r3
 8001b04:	43db      	mvns	r3, r3
 8001b06:	401a      	ands	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	2103      	movs	r1, #3
 8001b16:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1a:	43db      	mvns	r3, r3
 8001b1c:	401a      	ands	r2, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	3301      	adds	r3, #1
 8001b26:	617b      	str	r3, [r7, #20]
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	2b0f      	cmp	r3, #15
 8001b2c:	f67f af40 	bls.w	80019b0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001b30:	bf00      	nop
 8001b32:	bf00      	nop
 8001b34:	371c      	adds	r7, #28
 8001b36:	46bd      	mov	sp, r7
 8001b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3c:	4770      	bx	lr
 8001b3e:	bf00      	nop
 8001b40:	40013800 	.word	0x40013800
 8001b44:	40020000 	.word	0x40020000
 8001b48:	40020400 	.word	0x40020400
 8001b4c:	40020800 	.word	0x40020800
 8001b50:	40020c00 	.word	0x40020c00
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40013c00 	.word	0x40013c00

08001b5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	460b      	mov	r3, r1
 8001b66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	691a      	ldr	r2, [r3, #16]
 8001b6c:	887b      	ldrh	r3, [r7, #2]
 8001b6e:	4013      	ands	r3, r2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d002      	beq.n	8001b7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b74:	2301      	movs	r3, #1
 8001b76:	73fb      	strb	r3, [r7, #15]
 8001b78:	e001      	b.n	8001b7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b9c:	787b      	ldrb	r3, [r7, #1]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ba2:	887a      	ldrh	r2, [r7, #2]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ba8:	e003      	b.n	8001bb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001baa:	887b      	ldrh	r3, [r7, #2]
 8001bac:	041a      	lsls	r2, r3, #16
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	619a      	str	r2, [r3, #24]
}
 8001bb2:	bf00      	nop
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
	...

08001bc0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001bca:	4b08      	ldr	r3, [pc, #32]	; (8001bec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bcc:	695a      	ldr	r2, [r3, #20]
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d006      	beq.n	8001be4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bd6:	4a05      	ldr	r2, [pc, #20]	; (8001bec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bd8:	88fb      	ldrh	r3, [r7, #6]
 8001bda:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 f806 	bl	8001bf0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40013c00 	.word	0x40013c00

08001bf0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
	...

08001c08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e267      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d075      	beq.n	8001d12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c26:	4b88      	ldr	r3, [pc, #544]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f003 030c 	and.w	r3, r3, #12
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d00c      	beq.n	8001c4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c32:	4b85      	ldr	r3, [pc, #532]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001c3a:	2b08      	cmp	r3, #8
 8001c3c:	d112      	bne.n	8001c64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c3e:	4b82      	ldr	r3, [pc, #520]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c4a:	d10b      	bne.n	8001c64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c4c:	4b7e      	ldr	r3, [pc, #504]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d05b      	beq.n	8001d10 <HAL_RCC_OscConfig+0x108>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d157      	bne.n	8001d10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e242      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c6c:	d106      	bne.n	8001c7c <HAL_RCC_OscConfig+0x74>
 8001c6e:	4b76      	ldr	r3, [pc, #472]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a75      	ldr	r2, [pc, #468]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c78:	6013      	str	r3, [r2, #0]
 8001c7a:	e01d      	b.n	8001cb8 <HAL_RCC_OscConfig+0xb0>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c84:	d10c      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x98>
 8001c86:	4b70      	ldr	r3, [pc, #448]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a6f      	ldr	r2, [pc, #444]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c90:	6013      	str	r3, [r2, #0]
 8001c92:	4b6d      	ldr	r3, [pc, #436]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a6c      	ldr	r2, [pc, #432]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c9c:	6013      	str	r3, [r2, #0]
 8001c9e:	e00b      	b.n	8001cb8 <HAL_RCC_OscConfig+0xb0>
 8001ca0:	4b69      	ldr	r3, [pc, #420]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a68      	ldr	r2, [pc, #416]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001ca6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	4b66      	ldr	r3, [pc, #408]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a65      	ldr	r2, [pc, #404]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001cb2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cb6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d013      	beq.n	8001ce8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc0:	f7ff fb1e 	bl	8001300 <HAL_GetTick>
 8001cc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cc6:	e008      	b.n	8001cda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cc8:	f7ff fb1a 	bl	8001300 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b64      	cmp	r3, #100	; 0x64
 8001cd4:	d901      	bls.n	8001cda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e207      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cda:	4b5b      	ldr	r3, [pc, #364]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0f0      	beq.n	8001cc8 <HAL_RCC_OscConfig+0xc0>
 8001ce6:	e014      	b.n	8001d12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7ff fb0a 	bl	8001300 <HAL_GetTick>
 8001cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cee:	e008      	b.n	8001d02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cf0:	f7ff fb06 	bl	8001300 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	693b      	ldr	r3, [r7, #16]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	2b64      	cmp	r3, #100	; 0x64
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e1f3      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d02:	4b51      	ldr	r3, [pc, #324]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f0      	bne.n	8001cf0 <HAL_RCC_OscConfig+0xe8>
 8001d0e:	e000      	b.n	8001d12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d063      	beq.n	8001de6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d1e:	4b4a      	ldr	r3, [pc, #296]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 030c 	and.w	r3, r3, #12
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d00b      	beq.n	8001d42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d2a:	4b47      	ldr	r3, [pc, #284]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001d32:	2b08      	cmp	r3, #8
 8001d34:	d11c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d36:	4b44      	ldr	r3, [pc, #272]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d116      	bne.n	8001d70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d42:	4b41      	ldr	r3, [pc, #260]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d005      	beq.n	8001d5a <HAL_RCC_OscConfig+0x152>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d001      	beq.n	8001d5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e1c7      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5a:	4b3b      	ldr	r3, [pc, #236]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	4937      	ldr	r1, [pc, #220]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d6e:	e03a      	b.n	8001de6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d020      	beq.n	8001dba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d78:	4b34      	ldr	r3, [pc, #208]	; (8001e4c <HAL_RCC_OscConfig+0x244>)
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d7e:	f7ff fabf 	bl	8001300 <HAL_GetTick>
 8001d82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d84:	e008      	b.n	8001d98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d86:	f7ff fabb 	bl	8001300 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e1a8      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d98:	4b2b      	ldr	r3, [pc, #172]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0f0      	beq.n	8001d86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da4:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	4925      	ldr	r1, [pc, #148]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	600b      	str	r3, [r1, #0]
 8001db8:	e015      	b.n	8001de6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dba:	4b24      	ldr	r3, [pc, #144]	; (8001e4c <HAL_RCC_OscConfig+0x244>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc0:	f7ff fa9e 	bl	8001300 <HAL_GetTick>
 8001dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dc8:	f7ff fa9a 	bl	8001300 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e187      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dda:	4b1b      	ldr	r3, [pc, #108]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d1f0      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0308 	and.w	r3, r3, #8
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d036      	beq.n	8001e60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d016      	beq.n	8001e28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dfa:	4b15      	ldr	r3, [pc, #84]	; (8001e50 <HAL_RCC_OscConfig+0x248>)
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e00:	f7ff fa7e 	bl	8001300 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e08:	f7ff fa7a 	bl	8001300 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e167      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_RCC_OscConfig+0x240>)
 8001e1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0x200>
 8001e26:	e01b      	b.n	8001e60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e28:	4b09      	ldr	r3, [pc, #36]	; (8001e50 <HAL_RCC_OscConfig+0x248>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e2e:	f7ff fa67 	bl	8001300 <HAL_GetTick>
 8001e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e34:	e00e      	b.n	8001e54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e36:	f7ff fa63 	bl	8001300 <HAL_GetTick>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	1ad3      	subs	r3, r2, r3
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d907      	bls.n	8001e54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e150      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
 8001e48:	40023800 	.word	0x40023800
 8001e4c:	42470000 	.word	0x42470000
 8001e50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e54:	4b88      	ldr	r3, [pc, #544]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e58:	f003 0302 	and.w	r3, r3, #2
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d1ea      	bne.n	8001e36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f000 8097 	beq.w	8001f9c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e72:	4b81      	ldr	r3, [pc, #516]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d10f      	bne.n	8001e9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
 8001e82:	4b7d      	ldr	r3, [pc, #500]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	4a7c      	ldr	r2, [pc, #496]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e8e:	4b7a      	ldr	r3, [pc, #488]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e96:	60bb      	str	r3, [r7, #8]
 8001e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e9e:	4b77      	ldr	r3, [pc, #476]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d118      	bne.n	8001edc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eaa:	4b74      	ldr	r3, [pc, #464]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a73      	ldr	r2, [pc, #460]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eb6:	f7ff fa23 	bl	8001300 <HAL_GetTick>
 8001eba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	e008      	b.n	8001ed0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ebe:	f7ff fa1f 	bl	8001300 <HAL_GetTick>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	1ad3      	subs	r3, r2, r3
 8001ec8:	2b02      	cmp	r3, #2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e10c      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed0:	4b6a      	ldr	r3, [pc, #424]	; (800207c <HAL_RCC_OscConfig+0x474>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0f0      	beq.n	8001ebe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d106      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x2ea>
 8001ee4:	4b64      	ldr	r3, [pc, #400]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ee8:	4a63      	ldr	r2, [pc, #396]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6713      	str	r3, [r2, #112]	; 0x70
 8001ef0:	e01c      	b.n	8001f2c <HAL_RCC_OscConfig+0x324>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b05      	cmp	r3, #5
 8001ef8:	d10c      	bne.n	8001f14 <HAL_RCC_OscConfig+0x30c>
 8001efa:	4b5f      	ldr	r3, [pc, #380]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001efe:	4a5e      	ldr	r2, [pc, #376]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	6713      	str	r3, [r2, #112]	; 0x70
 8001f06:	4b5c      	ldr	r3, [pc, #368]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f0a:	4a5b      	ldr	r2, [pc, #364]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6713      	str	r3, [r2, #112]	; 0x70
 8001f12:	e00b      	b.n	8001f2c <HAL_RCC_OscConfig+0x324>
 8001f14:	4b58      	ldr	r3, [pc, #352]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f18:	4a57      	ldr	r2, [pc, #348]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f1a:	f023 0301 	bic.w	r3, r3, #1
 8001f1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001f20:	4b55      	ldr	r3, [pc, #340]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f24:	4a54      	ldr	r2, [pc, #336]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f26:	f023 0304 	bic.w	r3, r3, #4
 8001f2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d015      	beq.n	8001f60 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f34:	f7ff f9e4 	bl	8001300 <HAL_GetTick>
 8001f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f3a:	e00a      	b.n	8001f52 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f3c:	f7ff f9e0 	bl	8001300 <HAL_GetTick>
 8001f40:	4602      	mov	r2, r0
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	1ad3      	subs	r3, r2, r3
 8001f46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e0cb      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f52:	4b49      	ldr	r3, [pc, #292]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d0ee      	beq.n	8001f3c <HAL_RCC_OscConfig+0x334>
 8001f5e:	e014      	b.n	8001f8a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f60:	f7ff f9ce 	bl	8001300 <HAL_GetTick>
 8001f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f66:	e00a      	b.n	8001f7e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f68:	f7ff f9ca 	bl	8001300 <HAL_GetTick>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e0b5      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f7e:	4b3e      	ldr	r3, [pc, #248]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1ee      	bne.n	8001f68 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f8a:	7dfb      	ldrb	r3, [r7, #23]
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d105      	bne.n	8001f9c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f90:	4b39      	ldr	r3, [pc, #228]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	4a38      	ldr	r2, [pc, #224]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001f96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	f000 80a1 	beq.w	80020e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001fa6:	4b34      	ldr	r3, [pc, #208]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
 8001faa:	f003 030c 	and.w	r3, r3, #12
 8001fae:	2b08      	cmp	r3, #8
 8001fb0:	d05c      	beq.n	800206c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d141      	bne.n	800203e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fba:	4b31      	ldr	r3, [pc, #196]	; (8002080 <HAL_RCC_OscConfig+0x478>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc0:	f7ff f99e 	bl	8001300 <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fc6:	e008      	b.n	8001fda <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fc8:	f7ff f99a 	bl	8001300 <HAL_GetTick>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d901      	bls.n	8001fda <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001fd6:	2303      	movs	r3, #3
 8001fd8:	e087      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fda:	4b27      	ldr	r3, [pc, #156]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d1f0      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	69da      	ldr	r2, [r3, #28]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff4:	019b      	lsls	r3, r3, #6
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	085b      	lsrs	r3, r3, #1
 8001ffe:	3b01      	subs	r3, #1
 8002000:	041b      	lsls	r3, r3, #16
 8002002:	431a      	orrs	r2, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002008:	061b      	lsls	r3, r3, #24
 800200a:	491b      	ldr	r1, [pc, #108]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 800200c:	4313      	orrs	r3, r2
 800200e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002010:	4b1b      	ldr	r3, [pc, #108]	; (8002080 <HAL_RCC_OscConfig+0x478>)
 8002012:	2201      	movs	r2, #1
 8002014:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002016:	f7ff f973 	bl	8001300 <HAL_GetTick>
 800201a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800201c:	e008      	b.n	8002030 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800201e:	f7ff f96f 	bl	8001300 <HAL_GetTick>
 8002022:	4602      	mov	r2, r0
 8002024:	693b      	ldr	r3, [r7, #16]
 8002026:	1ad3      	subs	r3, r2, r3
 8002028:	2b02      	cmp	r3, #2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e05c      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002030:	4b11      	ldr	r3, [pc, #68]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0f0      	beq.n	800201e <HAL_RCC_OscConfig+0x416>
 800203c:	e054      	b.n	80020e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <HAL_RCC_OscConfig+0x478>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002044:	f7ff f95c 	bl	8001300 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800204c:	f7ff f958 	bl	8001300 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e045      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800205e:	4b06      	ldr	r3, [pc, #24]	; (8002078 <HAL_RCC_OscConfig+0x470>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f0      	bne.n	800204c <HAL_RCC_OscConfig+0x444>
 800206a:	e03d      	b.n	80020e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	2b01      	cmp	r3, #1
 8002072:	d107      	bne.n	8002084 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e038      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
 8002078:	40023800 	.word	0x40023800
 800207c:	40007000 	.word	0x40007000
 8002080:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002084:	4b1b      	ldr	r3, [pc, #108]	; (80020f4 <HAL_RCC_OscConfig+0x4ec>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	699b      	ldr	r3, [r3, #24]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d028      	beq.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800209c:	429a      	cmp	r2, r3
 800209e:	d121      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d11a      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020ae:	68fa      	ldr	r2, [r7, #12]
 80020b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80020b4:	4013      	ands	r3, r2
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80020ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80020bc:	4293      	cmp	r3, r2
 80020be:	d111      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ca:	085b      	lsrs	r3, r3, #1
 80020cc:	3b01      	subs	r3, #1
 80020ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d107      	bne.n	80020e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d001      	beq.n	80020e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3718      	adds	r7, #24
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800

080020f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e0cc      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800210c:	4b68      	ldr	r3, [pc, #416]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f003 0307 	and.w	r3, r3, #7
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d90c      	bls.n	8002134 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211a:	4b65      	ldr	r3, [pc, #404]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002122:	4b63      	ldr	r3, [pc, #396]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	683a      	ldr	r2, [r7, #0]
 800212c:	429a      	cmp	r2, r3
 800212e:	d001      	beq.n	8002134 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e0b8      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0302 	and.w	r3, r3, #2
 800213c:	2b00      	cmp	r3, #0
 800213e:	d020      	beq.n	8002182 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0304 	and.w	r3, r3, #4
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800214c:	4b59      	ldr	r3, [pc, #356]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	4a58      	ldr	r2, [pc, #352]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002156:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0308 	and.w	r3, r3, #8
 8002160:	2b00      	cmp	r3, #0
 8002162:	d005      	beq.n	8002170 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002164:	4b53      	ldr	r3, [pc, #332]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	4a52      	ldr	r2, [pc, #328]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800216a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800216e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002170:	4b50      	ldr	r3, [pc, #320]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	494d      	ldr	r1, [pc, #308]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800217e:	4313      	orrs	r3, r2
 8002180:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	2b00      	cmp	r3, #0
 800218c:	d044      	beq.n	8002218 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d107      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002196:	4b47      	ldr	r3, [pc, #284]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d119      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e07f      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d003      	beq.n	80021b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d107      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b6:	4b3f      	ldr	r3, [pc, #252]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d109      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e06f      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021c6:	4b3b      	ldr	r3, [pc, #236]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e067      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021d6:	4b37      	ldr	r3, [pc, #220]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f023 0203 	bic.w	r2, r3, #3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	4934      	ldr	r1, [pc, #208]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 80021e4:	4313      	orrs	r3, r2
 80021e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021e8:	f7ff f88a 	bl	8001300 <HAL_GetTick>
 80021ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ee:	e00a      	b.n	8002206 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021f0:	f7ff f886 	bl	8001300 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fe:	4293      	cmp	r3, r2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e04f      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002206:	4b2b      	ldr	r3, [pc, #172]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 020c 	and.w	r2, r3, #12
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	685b      	ldr	r3, [r3, #4]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	429a      	cmp	r2, r3
 8002216:	d1eb      	bne.n	80021f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002218:	4b25      	ldr	r3, [pc, #148]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0307 	and.w	r3, r3, #7
 8002220:	683a      	ldr	r2, [r7, #0]
 8002222:	429a      	cmp	r2, r3
 8002224:	d20c      	bcs.n	8002240 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002226:	4b22      	ldr	r3, [pc, #136]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	b2d2      	uxtb	r2, r2
 800222c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800222e:	4b20      	ldr	r3, [pc, #128]	; (80022b0 <HAL_RCC_ClockConfig+0x1b8>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	429a      	cmp	r2, r3
 800223a:	d001      	beq.n	8002240 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e032      	b.n	80022a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	2b00      	cmp	r3, #0
 800224a:	d008      	beq.n	800225e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800224c:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	4916      	ldr	r1, [pc, #88]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800225a:	4313      	orrs	r3, r2
 800225c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 0308 	and.w	r3, r3, #8
 8002266:	2b00      	cmp	r3, #0
 8002268:	d009      	beq.n	800227e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800226a:	4b12      	ldr	r3, [pc, #72]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	691b      	ldr	r3, [r3, #16]
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	490e      	ldr	r1, [pc, #56]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 800227a:	4313      	orrs	r3, r2
 800227c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800227e:	f000 f821 	bl	80022c4 <HAL_RCC_GetSysClockFreq>
 8002282:	4602      	mov	r2, r0
 8002284:	4b0b      	ldr	r3, [pc, #44]	; (80022b4 <HAL_RCC_ClockConfig+0x1bc>)
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	091b      	lsrs	r3, r3, #4
 800228a:	f003 030f 	and.w	r3, r3, #15
 800228e:	490a      	ldr	r1, [pc, #40]	; (80022b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002290:	5ccb      	ldrb	r3, [r1, r3]
 8002292:	fa22 f303 	lsr.w	r3, r2, r3
 8002296:	4a09      	ldr	r2, [pc, #36]	; (80022bc <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800229a:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <HAL_RCC_ClockConfig+0x1c8>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe ffea 	bl	8001278 <HAL_InitTick>

  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40023c00 	.word	0x40023c00
 80022b4:	40023800 	.word	0x40023800
 80022b8:	080050fc 	.word	0x080050fc
 80022bc:	20000008 	.word	0x20000008
 80022c0:	2000000c 	.word	0x2000000c

080022c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022c8:	b094      	sub	sp, #80	; 0x50
 80022ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80022cc:	2300      	movs	r3, #0
 80022ce:	647b      	str	r3, [r7, #68]	; 0x44
 80022d0:	2300      	movs	r3, #0
 80022d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022d4:	2300      	movs	r3, #0
 80022d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80022dc:	4b79      	ldr	r3, [pc, #484]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 030c 	and.w	r3, r3, #12
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d00d      	beq.n	8002304 <HAL_RCC_GetSysClockFreq+0x40>
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	f200 80e1 	bhi.w	80024b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d002      	beq.n	80022f8 <HAL_RCC_GetSysClockFreq+0x34>
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d003      	beq.n	80022fe <HAL_RCC_GetSysClockFreq+0x3a>
 80022f6:	e0db      	b.n	80024b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80022f8:	4b73      	ldr	r3, [pc, #460]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80022fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80022fc:	e0db      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80022fe:	4b73      	ldr	r3, [pc, #460]	; (80024cc <HAL_RCC_GetSysClockFreq+0x208>)
 8002300:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002302:	e0d8      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002304:	4b6f      	ldr	r3, [pc, #444]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800230c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800230e:	4b6d      	ldr	r3, [pc, #436]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d063      	beq.n	80023e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800231a:	4b6a      	ldr	r3, [pc, #424]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	099b      	lsrs	r3, r3, #6
 8002320:	2200      	movs	r2, #0
 8002322:	63bb      	str	r3, [r7, #56]	; 0x38
 8002324:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800232c:	633b      	str	r3, [r7, #48]	; 0x30
 800232e:	2300      	movs	r3, #0
 8002330:	637b      	str	r3, [r7, #52]	; 0x34
 8002332:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002336:	4622      	mov	r2, r4
 8002338:	462b      	mov	r3, r5
 800233a:	f04f 0000 	mov.w	r0, #0
 800233e:	f04f 0100 	mov.w	r1, #0
 8002342:	0159      	lsls	r1, r3, #5
 8002344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002348:	0150      	lsls	r0, r2, #5
 800234a:	4602      	mov	r2, r0
 800234c:	460b      	mov	r3, r1
 800234e:	4621      	mov	r1, r4
 8002350:	1a51      	subs	r1, r2, r1
 8002352:	6139      	str	r1, [r7, #16]
 8002354:	4629      	mov	r1, r5
 8002356:	eb63 0301 	sbc.w	r3, r3, r1
 800235a:	617b      	str	r3, [r7, #20]
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002368:	4659      	mov	r1, fp
 800236a:	018b      	lsls	r3, r1, #6
 800236c:	4651      	mov	r1, sl
 800236e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002372:	4651      	mov	r1, sl
 8002374:	018a      	lsls	r2, r1, #6
 8002376:	4651      	mov	r1, sl
 8002378:	ebb2 0801 	subs.w	r8, r2, r1
 800237c:	4659      	mov	r1, fp
 800237e:	eb63 0901 	sbc.w	r9, r3, r1
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800238e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002392:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002396:	4690      	mov	r8, r2
 8002398:	4699      	mov	r9, r3
 800239a:	4623      	mov	r3, r4
 800239c:	eb18 0303 	adds.w	r3, r8, r3
 80023a0:	60bb      	str	r3, [r7, #8]
 80023a2:	462b      	mov	r3, r5
 80023a4:	eb49 0303 	adc.w	r3, r9, r3
 80023a8:	60fb      	str	r3, [r7, #12]
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	f04f 0300 	mov.w	r3, #0
 80023b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80023b6:	4629      	mov	r1, r5
 80023b8:	024b      	lsls	r3, r1, #9
 80023ba:	4621      	mov	r1, r4
 80023bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80023c0:	4621      	mov	r1, r4
 80023c2:	024a      	lsls	r2, r1, #9
 80023c4:	4610      	mov	r0, r2
 80023c6:	4619      	mov	r1, r3
 80023c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80023ca:	2200      	movs	r2, #0
 80023cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80023ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80023d4:	f7fd ff5c 	bl	8000290 <__aeabi_uldivmod>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4613      	mov	r3, r2
 80023de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023e0:	e058      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023e2:	4b38      	ldr	r3, [pc, #224]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	099b      	lsrs	r3, r3, #6
 80023e8:	2200      	movs	r2, #0
 80023ea:	4618      	mov	r0, r3
 80023ec:	4611      	mov	r1, r2
 80023ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80023f2:	623b      	str	r3, [r7, #32]
 80023f4:	2300      	movs	r3, #0
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
 80023f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80023fc:	4642      	mov	r2, r8
 80023fe:	464b      	mov	r3, r9
 8002400:	f04f 0000 	mov.w	r0, #0
 8002404:	f04f 0100 	mov.w	r1, #0
 8002408:	0159      	lsls	r1, r3, #5
 800240a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800240e:	0150      	lsls	r0, r2, #5
 8002410:	4602      	mov	r2, r0
 8002412:	460b      	mov	r3, r1
 8002414:	4641      	mov	r1, r8
 8002416:	ebb2 0a01 	subs.w	sl, r2, r1
 800241a:	4649      	mov	r1, r9
 800241c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002420:	f04f 0200 	mov.w	r2, #0
 8002424:	f04f 0300 	mov.w	r3, #0
 8002428:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800242c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002430:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002434:	ebb2 040a 	subs.w	r4, r2, sl
 8002438:	eb63 050b 	sbc.w	r5, r3, fp
 800243c:	f04f 0200 	mov.w	r2, #0
 8002440:	f04f 0300 	mov.w	r3, #0
 8002444:	00eb      	lsls	r3, r5, #3
 8002446:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800244a:	00e2      	lsls	r2, r4, #3
 800244c:	4614      	mov	r4, r2
 800244e:	461d      	mov	r5, r3
 8002450:	4643      	mov	r3, r8
 8002452:	18e3      	adds	r3, r4, r3
 8002454:	603b      	str	r3, [r7, #0]
 8002456:	464b      	mov	r3, r9
 8002458:	eb45 0303 	adc.w	r3, r5, r3
 800245c:	607b      	str	r3, [r7, #4]
 800245e:	f04f 0200 	mov.w	r2, #0
 8002462:	f04f 0300 	mov.w	r3, #0
 8002466:	e9d7 4500 	ldrd	r4, r5, [r7]
 800246a:	4629      	mov	r1, r5
 800246c:	028b      	lsls	r3, r1, #10
 800246e:	4621      	mov	r1, r4
 8002470:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002474:	4621      	mov	r1, r4
 8002476:	028a      	lsls	r2, r1, #10
 8002478:	4610      	mov	r0, r2
 800247a:	4619      	mov	r1, r3
 800247c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800247e:	2200      	movs	r2, #0
 8002480:	61bb      	str	r3, [r7, #24]
 8002482:	61fa      	str	r2, [r7, #28]
 8002484:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002488:	f7fd ff02 	bl	8000290 <__aeabi_uldivmod>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	4613      	mov	r3, r2
 8002492:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002494:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	0c1b      	lsrs	r3, r3, #16
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	3301      	adds	r3, #1
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80024a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80024a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024ae:	e002      	b.n	80024b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024b0:	4b05      	ldr	r3, [pc, #20]	; (80024c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80024b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80024b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3750      	adds	r7, #80	; 0x50
 80024bc:	46bd      	mov	sp, r7
 80024be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024c2:	bf00      	nop
 80024c4:	40023800 	.word	0x40023800
 80024c8:	00f42400 	.word	0x00f42400
 80024cc:	007a1200 	.word	0x007a1200

080024d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024d4:	4b03      	ldr	r3, [pc, #12]	; (80024e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024d6:	681b      	ldr	r3, [r3, #0]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	20000008 	.word	0x20000008

080024e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80024ec:	f7ff fff0 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 80024f0:	4602      	mov	r2, r0
 80024f2:	4b05      	ldr	r3, [pc, #20]	; (8002508 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	0a9b      	lsrs	r3, r3, #10
 80024f8:	f003 0307 	and.w	r3, r3, #7
 80024fc:	4903      	ldr	r1, [pc, #12]	; (800250c <HAL_RCC_GetPCLK1Freq+0x24>)
 80024fe:	5ccb      	ldrb	r3, [r1, r3]
 8002500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002504:	4618      	mov	r0, r3
 8002506:	bd80      	pop	{r7, pc}
 8002508:	40023800 	.word	0x40023800
 800250c:	0800510c 	.word	0x0800510c

08002510 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002514:	f7ff ffdc 	bl	80024d0 <HAL_RCC_GetHCLKFreq>
 8002518:	4602      	mov	r2, r0
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_RCC_GetPCLK2Freq+0x20>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	0b5b      	lsrs	r3, r3, #13
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	4903      	ldr	r1, [pc, #12]	; (8002534 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002526:	5ccb      	ldrb	r3, [r1, r3]
 8002528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800252c:	4618      	mov	r0, r3
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40023800 	.word	0x40023800
 8002534:	0800510c 	.word	0x0800510c

08002538 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d101      	bne.n	800254a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e07b      	b.n	8002642 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	2b00      	cmp	r3, #0
 8002550:	d108      	bne.n	8002564 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800255a:	d009      	beq.n	8002570 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2200      	movs	r2, #0
 8002560:	61da      	str	r2, [r3, #28]
 8002562:	e005      	b.n	8002570 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d106      	bne.n	8002590 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 f85d 	bl	800264a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2202      	movs	r2, #2
 8002594:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	691b      	ldr	r3, [r3, #16]
 80025c8:	f003 0302 	and.w	r3, r3, #2
 80025cc:	431a      	orrs	r2, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	695b      	ldr	r3, [r3, #20]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	431a      	orrs	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80025ea:	431a      	orrs	r2, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6a1b      	ldr	r3, [r3, #32]
 80025f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025f4:	ea42 0103 	orr.w	r1, r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025fc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	0c1b      	lsrs	r3, r3, #16
 800260e:	f003 0104 	and.w	r1, r3, #4
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002616:	f003 0210 	and.w	r2, r3, #16
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	69da      	ldr	r2, [r3, #28]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002630:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2201      	movs	r2, #1
 800263c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8002652:	bf00      	nop
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr

0800265e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b08c      	sub	sp, #48	; 0x30
 8002662:	af00      	add	r7, sp, #0
 8002664:	60f8      	str	r0, [r7, #12]
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800266c:	2301      	movs	r3, #1
 800266e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002670:	2300      	movs	r3, #0
 8002672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800267c:	2b01      	cmp	r3, #1
 800267e:	d101      	bne.n	8002684 <HAL_SPI_TransmitReceive+0x26>
 8002680:	2302      	movs	r3, #2
 8002682:	e18a      	b.n	800299a <HAL_SPI_TransmitReceive+0x33c>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800268c:	f7fe fe38 	bl	8001300 <HAL_GetTick>
 8002690:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80026a2:	887b      	ldrh	r3, [r7, #2]
 80026a4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80026a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d00f      	beq.n	80026ce <HAL_SPI_TransmitReceive+0x70>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80026b4:	d107      	bne.n	80026c6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d103      	bne.n	80026c6 <HAL_SPI_TransmitReceive+0x68>
 80026be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d003      	beq.n	80026ce <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80026c6:	2302      	movs	r3, #2
 80026c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80026cc:	e15b      	b.n	8002986 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d005      	beq.n	80026e0 <HAL_SPI_TransmitReceive+0x82>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <HAL_SPI_TransmitReceive+0x82>
 80026da:	887b      	ldrh	r3, [r7, #2]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d103      	bne.n	80026e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80026e6:	e14e      	b.n	8002986 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b04      	cmp	r3, #4
 80026f2:	d003      	beq.n	80026fc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2205      	movs	r2, #5
 80026f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	887a      	ldrh	r2, [r7, #2]
 800270c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	887a      	ldrh	r2, [r7, #2]
 8002712:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	887a      	ldrh	r2, [r7, #2]
 800271e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	887a      	ldrh	r2, [r7, #2]
 8002724:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	2200      	movs	r2, #0
 800272a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800273c:	2b40      	cmp	r3, #64	; 0x40
 800273e:	d007      	beq.n	8002750 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800274e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002758:	d178      	bne.n	800284c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <HAL_SPI_TransmitReceive+0x10a>
 8002762:	8b7b      	ldrh	r3, [r7, #26]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d166      	bne.n	8002836 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276c:	881a      	ldrh	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002778:	1c9a      	adds	r2, r3, #2
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002782:	b29b      	uxth	r3, r3
 8002784:	3b01      	subs	r3, #1
 8002786:	b29a      	uxth	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800278c:	e053      	b.n	8002836 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b02      	cmp	r3, #2
 800279a:	d11b      	bne.n	80027d4 <HAL_SPI_TransmitReceive+0x176>
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d016      	beq.n	80027d4 <HAL_SPI_TransmitReceive+0x176>
 80027a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d113      	bne.n	80027d4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b0:	881a      	ldrh	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	1c9a      	adds	r2, r3, #2
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	3b01      	subs	r3, #1
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027d0:	2300      	movs	r3, #0
 80027d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 0301 	and.w	r3, r3, #1
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d119      	bne.n	8002816 <HAL_SPI_TransmitReceive+0x1b8>
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d014      	beq.n	8002816 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68da      	ldr	r2, [r3, #12]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f6:	b292      	uxth	r2, r2
 80027f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027fe:	1c9a      	adds	r2, r3, #2
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002812:	2301      	movs	r3, #1
 8002814:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002816:	f7fe fd73 	bl	8001300 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002822:	429a      	cmp	r2, r3
 8002824:	d807      	bhi.n	8002836 <HAL_SPI_TransmitReceive+0x1d8>
 8002826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002828:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800282c:	d003      	beq.n	8002836 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002834:	e0a7      	b.n	8002986 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800283a:	b29b      	uxth	r3, r3
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1a6      	bne.n	800278e <HAL_SPI_TransmitReceive+0x130>
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002844:	b29b      	uxth	r3, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1a1      	bne.n	800278e <HAL_SPI_TransmitReceive+0x130>
 800284a:	e07c      	b.n	8002946 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <HAL_SPI_TransmitReceive+0x1fc>
 8002854:	8b7b      	ldrh	r3, [r7, #26]
 8002856:	2b01      	cmp	r3, #1
 8002858:	d16b      	bne.n	8002932 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	330c      	adds	r3, #12
 8002864:	7812      	ldrb	r2, [r2, #0]
 8002866:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286c:	1c5a      	adds	r2, r3, #1
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002876:	b29b      	uxth	r3, r3
 8002878:	3b01      	subs	r3, #1
 800287a:	b29a      	uxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002880:	e057      	b.n	8002932 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b02      	cmp	r3, #2
 800288e:	d11c      	bne.n	80028ca <HAL_SPI_TransmitReceive+0x26c>
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002894:	b29b      	uxth	r3, r3
 8002896:	2b00      	cmp	r3, #0
 8002898:	d017      	beq.n	80028ca <HAL_SPI_TransmitReceive+0x26c>
 800289a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800289c:	2b01      	cmp	r3, #1
 800289e:	d114      	bne.n	80028ca <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	330c      	adds	r3, #12
 80028aa:	7812      	ldrb	r2, [r2, #0]
 80028ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	1c5a      	adds	r2, r3, #1
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3b01      	subs	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028c6:	2300      	movs	r3, #0
 80028c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d119      	bne.n	800290c <HAL_SPI_TransmitReceive+0x2ae>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d014      	beq.n	800290c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68da      	ldr	r2, [r3, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ec:	b2d2      	uxtb	r2, r2
 80028ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028fe:	b29b      	uxth	r3, r3
 8002900:	3b01      	subs	r3, #1
 8002902:	b29a      	uxth	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002908:	2301      	movs	r3, #1
 800290a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800290c:	f7fe fcf8 	bl	8001300 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002918:	429a      	cmp	r2, r3
 800291a:	d803      	bhi.n	8002924 <HAL_SPI_TransmitReceive+0x2c6>
 800291c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800291e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002922:	d102      	bne.n	800292a <HAL_SPI_TransmitReceive+0x2cc>
 8002924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002926:	2b00      	cmp	r3, #0
 8002928:	d103      	bne.n	8002932 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002930:	e029      	b.n	8002986 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002936:	b29b      	uxth	r3, r3
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1a2      	bne.n	8002882 <HAL_SPI_TransmitReceive+0x224>
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002940:	b29b      	uxth	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d19d      	bne.n	8002882 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002948:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800294a:	68f8      	ldr	r0, [r7, #12]
 800294c:	f000 f8c0 	bl	8002ad0 <SPI_EndRxTxTransaction>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d006      	beq.n	8002964 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2220      	movs	r2, #32
 8002960:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002962:	e010      	b.n	8002986 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10b      	bne.n	8002984 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	617b      	str	r3, [r7, #20]
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	e000      	b.n	8002986 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002984:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002996:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800299a:	4618      	mov	r0, r3
 800299c:	3730      	adds	r7, #48	; 0x30
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029b0:	b2db      	uxtb	r3, r3
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
	...

080029c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b088      	sub	sp, #32
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	60f8      	str	r0, [r7, #12]
 80029c8:	60b9      	str	r1, [r7, #8]
 80029ca:	603b      	str	r3, [r7, #0]
 80029cc:	4613      	mov	r3, r2
 80029ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029d0:	f7fe fc96 	bl	8001300 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d8:	1a9b      	subs	r3, r3, r2
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	4413      	add	r3, r2
 80029de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80029e0:	f7fe fc8e 	bl	8001300 <HAL_GetTick>
 80029e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80029e6:	4b39      	ldr	r3, [pc, #228]	; (8002acc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	015b      	lsls	r3, r3, #5
 80029ec:	0d1b      	lsrs	r3, r3, #20
 80029ee:	69fa      	ldr	r2, [r7, #28]
 80029f0:	fb02 f303 	mul.w	r3, r2, r3
 80029f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029f6:	e054      	b.n	8002aa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029fe:	d050      	beq.n	8002aa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002a00:	f7fe fc7e 	bl	8001300 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	69fa      	ldr	r2, [r7, #28]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d902      	bls.n	8002a16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d13d      	bne.n	8002a92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002a24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a2e:	d111      	bne.n	8002a54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a38:	d004      	beq.n	8002a44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a42:	d107      	bne.n	8002a54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a5c:	d10f      	bne.n	8002a7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002a7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2201      	movs	r2, #1
 8002a82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e017      	b.n	8002ac2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	68ba      	ldr	r2, [r7, #8]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	bf0c      	ite	eq
 8002ab2:	2301      	moveq	r3, #1
 8002ab4:	2300      	movne	r3, #0
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	461a      	mov	r2, r3
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d19b      	bne.n	80029f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3720      	adds	r7, #32
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000008 	.word	0x20000008

08002ad0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af02      	add	r7, sp, #8
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002adc:	4b1b      	ldr	r3, [pc, #108]	; (8002b4c <SPI_EndRxTxTransaction+0x7c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1b      	ldr	r2, [pc, #108]	; (8002b50 <SPI_EndRxTxTransaction+0x80>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	0d5b      	lsrs	r3, r3, #21
 8002ae8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002aec:	fb02 f303 	mul.w	r3, r2, r3
 8002af0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002afa:	d112      	bne.n	8002b22 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2200      	movs	r2, #0
 8002b04:	2180      	movs	r1, #128	; 0x80
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff ff5a 	bl	80029c0 <SPI_WaitFlagStateUntilTimeout>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d016      	beq.n	8002b40 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b16:	f043 0220 	orr.w	r2, r3, #32
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e00f      	b.n	8002b42 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00a      	beq.n	8002b3e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b38:	2b80      	cmp	r3, #128	; 0x80
 8002b3a:	d0f2      	beq.n	8002b22 <SPI_EndRxTxTransaction+0x52>
 8002b3c:	e000      	b.n	8002b40 <SPI_EndRxTxTransaction+0x70>
        break;
 8002b3e:	bf00      	nop
  }

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3718      	adds	r7, #24
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000008 	.word	0x20000008
 8002b50:	165e9f81 	.word	0x165e9f81

08002b54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d101      	bne.n	8002b66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e03f      	b.n	8002be6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d106      	bne.n	8002b80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f7fe f8fa 	bl	8000d74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2224      	movs	r2, #36	; 0x24
 8002b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f929 	bl	8002df0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	691a      	ldr	r2, [r3, #16]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002bac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695a      	ldr	r2, [r3, #20]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002bbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68da      	ldr	r2, [r3, #12]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2220      	movs	r2, #32
 8002be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b08a      	sub	sp, #40	; 0x28
 8002bf2:	af02      	add	r7, sp, #8
 8002bf4:	60f8      	str	r0, [r7, #12]
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	603b      	str	r3, [r7, #0]
 8002bfa:	4613      	mov	r3, r2
 8002bfc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b20      	cmp	r3, #32
 8002c0c:	d17c      	bne.n	8002d08 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <HAL_UART_Transmit+0x2c>
 8002c14:	88fb      	ldrh	r3, [r7, #6]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e075      	b.n	8002d0a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_UART_Transmit+0x3e>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e06e      	b.n	8002d0a <HAL_UART_Transmit+0x11c>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2200      	movs	r2, #0
 8002c38:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2221      	movs	r2, #33	; 0x21
 8002c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c42:	f7fe fb5d 	bl	8001300 <HAL_GetTick>
 8002c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	88fa      	ldrh	r2, [r7, #6]
 8002c4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	88fa      	ldrh	r2, [r7, #6]
 8002c52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c5c:	d108      	bne.n	8002c70 <HAL_UART_Transmit+0x82>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d104      	bne.n	8002c70 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	61bb      	str	r3, [r7, #24]
 8002c6e:	e003      	b.n	8002c78 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c74:	2300      	movs	r3, #0
 8002c76:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002c80:	e02a      	b.n	8002cd8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	2180      	movs	r1, #128	; 0x80
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 f840 	bl	8002d12 <UART_WaitOnFlagUntilTimeout>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002c98:	2303      	movs	r3, #3
 8002c9a:	e036      	b.n	8002d0a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d10b      	bne.n	8002cba <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	61bb      	str	r3, [r7, #24]
 8002cb8:	e007      	b.n	8002cca <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	781a      	ldrb	r2, [r3, #0]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1cf      	bne.n	8002c82 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	2140      	movs	r1, #64	; 0x40
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f810 	bl	8002d12 <UART_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002cf8:	2303      	movs	r3, #3
 8002cfa:	e006      	b.n	8002d0a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	e000      	b.n	8002d0a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002d08:	2302      	movs	r3, #2
  }
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3720      	adds	r7, #32
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b090      	sub	sp, #64	; 0x40
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	603b      	str	r3, [r7, #0]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d22:	e050      	b.n	8002dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d2a:	d04c      	beq.n	8002dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d007      	beq.n	8002d42 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d32:	f7fe fae5 	bl	8001300 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d241      	bcs.n	8002dc6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	330c      	adds	r3, #12
 8002d48:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4c:	e853 3f00 	ldrex	r3, [r3]
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	330c      	adds	r3, #12
 8002d60:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d62:	637a      	str	r2, [r7, #52]	; 0x34
 8002d64:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002d68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d6a:	e841 2300 	strex	r3, r2, [r1]
 8002d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1e5      	bne.n	8002d42 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	3314      	adds	r3, #20
 8002d7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	e853 3f00 	ldrex	r3, [r3]
 8002d84:	613b      	str	r3, [r7, #16]
   return(result);
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f023 0301 	bic.w	r3, r3, #1
 8002d8c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	3314      	adds	r3, #20
 8002d94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d96:	623a      	str	r2, [r7, #32]
 8002d98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9a:	69f9      	ldr	r1, [r7, #28]
 8002d9c:	6a3a      	ldr	r2, [r7, #32]
 8002d9e:	e841 2300 	strex	r3, r2, [r1]
 8002da2:	61bb      	str	r3, [r7, #24]
   return(result);
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1e5      	bne.n	8002d76 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2220      	movs	r2, #32
 8002db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e00f      	b.n	8002de6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	68ba      	ldr	r2, [r7, #8]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	bf0c      	ite	eq
 8002dd6:	2301      	moveq	r3, #1
 8002dd8:	2300      	movne	r3, #0
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	461a      	mov	r2, r3
 8002dde:	79fb      	ldrb	r3, [r7, #7]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d09f      	beq.n	8002d24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3740      	adds	r7, #64	; 0x40
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
	...

08002df0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002df4:	b0c0      	sub	sp, #256	; 0x100
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e0c:	68d9      	ldr	r1, [r3, #12]
 8002e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	ea40 0301 	orr.w	r3, r0, r1
 8002e18:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	431a      	orrs	r2, r3
 8002e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e34:	69db      	ldr	r3, [r3, #28]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68db      	ldr	r3, [r3, #12]
 8002e44:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e48:	f021 010c 	bic.w	r1, r1, #12
 8002e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002e56:	430b      	orrs	r3, r1
 8002e58:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e6a:	6999      	ldr	r1, [r3, #24]
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	ea40 0301 	orr.w	r3, r0, r1
 8002e76:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	4b8f      	ldr	r3, [pc, #572]	; (80030bc <UART_SetConfig+0x2cc>)
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d005      	beq.n	8002e90 <UART_SetConfig+0xa0>
 8002e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	4b8d      	ldr	r3, [pc, #564]	; (80030c0 <UART_SetConfig+0x2d0>)
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d104      	bne.n	8002e9a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002e90:	f7ff fb3e 	bl	8002510 <HAL_RCC_GetPCLK2Freq>
 8002e94:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002e98:	e003      	b.n	8002ea2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e9a:	f7ff fb25 	bl	80024e8 <HAL_RCC_GetPCLK1Freq>
 8002e9e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ea6:	69db      	ldr	r3, [r3, #28]
 8002ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002eac:	f040 810c 	bne.w	80030c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002eb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002eba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002ebe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002ec2:	4622      	mov	r2, r4
 8002ec4:	462b      	mov	r3, r5
 8002ec6:	1891      	adds	r1, r2, r2
 8002ec8:	65b9      	str	r1, [r7, #88]	; 0x58
 8002eca:	415b      	adcs	r3, r3
 8002ecc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002ece:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	eb12 0801 	adds.w	r8, r2, r1
 8002ed8:	4629      	mov	r1, r5
 8002eda:	eb43 0901 	adc.w	r9, r3, r1
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	f04f 0300 	mov.w	r3, #0
 8002ee6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002eea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002eee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ef2:	4690      	mov	r8, r2
 8002ef4:	4699      	mov	r9, r3
 8002ef6:	4623      	mov	r3, r4
 8002ef8:	eb18 0303 	adds.w	r3, r8, r3
 8002efc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002f00:	462b      	mov	r3, r5
 8002f02:	eb49 0303 	adc.w	r3, r9, r3
 8002f06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	2200      	movs	r2, #0
 8002f12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002f16:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002f1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002f1e:	460b      	mov	r3, r1
 8002f20:	18db      	adds	r3, r3, r3
 8002f22:	653b      	str	r3, [r7, #80]	; 0x50
 8002f24:	4613      	mov	r3, r2
 8002f26:	eb42 0303 	adc.w	r3, r2, r3
 8002f2a:	657b      	str	r3, [r7, #84]	; 0x54
 8002f2c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f30:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002f34:	f7fd f9ac 	bl	8000290 <__aeabi_uldivmod>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4b61      	ldr	r3, [pc, #388]	; (80030c4 <UART_SetConfig+0x2d4>)
 8002f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8002f42:	095b      	lsrs	r3, r3, #5
 8002f44:	011c      	lsls	r4, r3, #4
 8002f46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002f50:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002f54:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002f58:	4642      	mov	r2, r8
 8002f5a:	464b      	mov	r3, r9
 8002f5c:	1891      	adds	r1, r2, r2
 8002f5e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002f60:	415b      	adcs	r3, r3
 8002f62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002f64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002f68:	4641      	mov	r1, r8
 8002f6a:	eb12 0a01 	adds.w	sl, r2, r1
 8002f6e:	4649      	mov	r1, r9
 8002f70:	eb43 0b01 	adc.w	fp, r3, r1
 8002f74:	f04f 0200 	mov.w	r2, #0
 8002f78:	f04f 0300 	mov.w	r3, #0
 8002f7c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f80:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f88:	4692      	mov	sl, r2
 8002f8a:	469b      	mov	fp, r3
 8002f8c:	4643      	mov	r3, r8
 8002f8e:	eb1a 0303 	adds.w	r3, sl, r3
 8002f92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f96:	464b      	mov	r3, r9
 8002f98:	eb4b 0303 	adc.w	r3, fp, r3
 8002f9c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002fac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002fb0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	18db      	adds	r3, r3, r3
 8002fb8:	643b      	str	r3, [r7, #64]	; 0x40
 8002fba:	4613      	mov	r3, r2
 8002fbc:	eb42 0303 	adc.w	r3, r2, r3
 8002fc0:	647b      	str	r3, [r7, #68]	; 0x44
 8002fc2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002fc6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002fca:	f7fd f961 	bl	8000290 <__aeabi_uldivmod>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	460b      	mov	r3, r1
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	4b3b      	ldr	r3, [pc, #236]	; (80030c4 <UART_SetConfig+0x2d4>)
 8002fd6:	fba3 2301 	umull	r2, r3, r3, r1
 8002fda:	095b      	lsrs	r3, r3, #5
 8002fdc:	2264      	movs	r2, #100	; 0x64
 8002fde:	fb02 f303 	mul.w	r3, r2, r3
 8002fe2:	1acb      	subs	r3, r1, r3
 8002fe4:	00db      	lsls	r3, r3, #3
 8002fe6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002fea:	4b36      	ldr	r3, [pc, #216]	; (80030c4 <UART_SetConfig+0x2d4>)
 8002fec:	fba3 2302 	umull	r2, r3, r3, r2
 8002ff0:	095b      	lsrs	r3, r3, #5
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002ff8:	441c      	add	r4, r3
 8002ffa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ffe:	2200      	movs	r2, #0
 8003000:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003004:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003008:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800300c:	4642      	mov	r2, r8
 800300e:	464b      	mov	r3, r9
 8003010:	1891      	adds	r1, r2, r2
 8003012:	63b9      	str	r1, [r7, #56]	; 0x38
 8003014:	415b      	adcs	r3, r3
 8003016:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003018:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800301c:	4641      	mov	r1, r8
 800301e:	1851      	adds	r1, r2, r1
 8003020:	6339      	str	r1, [r7, #48]	; 0x30
 8003022:	4649      	mov	r1, r9
 8003024:	414b      	adcs	r3, r1
 8003026:	637b      	str	r3, [r7, #52]	; 0x34
 8003028:	f04f 0200 	mov.w	r2, #0
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003034:	4659      	mov	r1, fp
 8003036:	00cb      	lsls	r3, r1, #3
 8003038:	4651      	mov	r1, sl
 800303a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800303e:	4651      	mov	r1, sl
 8003040:	00ca      	lsls	r2, r1, #3
 8003042:	4610      	mov	r0, r2
 8003044:	4619      	mov	r1, r3
 8003046:	4603      	mov	r3, r0
 8003048:	4642      	mov	r2, r8
 800304a:	189b      	adds	r3, r3, r2
 800304c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003050:	464b      	mov	r3, r9
 8003052:	460a      	mov	r2, r1
 8003054:	eb42 0303 	adc.w	r3, r2, r3
 8003058:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003068:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800306c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003070:	460b      	mov	r3, r1
 8003072:	18db      	adds	r3, r3, r3
 8003074:	62bb      	str	r3, [r7, #40]	; 0x28
 8003076:	4613      	mov	r3, r2
 8003078:	eb42 0303 	adc.w	r3, r2, r3
 800307c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800307e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003082:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003086:	f7fd f903 	bl	8000290 <__aeabi_uldivmod>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <UART_SetConfig+0x2d4>)
 8003090:	fba3 1302 	umull	r1, r3, r3, r2
 8003094:	095b      	lsrs	r3, r3, #5
 8003096:	2164      	movs	r1, #100	; 0x64
 8003098:	fb01 f303 	mul.w	r3, r1, r3
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	00db      	lsls	r3, r3, #3
 80030a0:	3332      	adds	r3, #50	; 0x32
 80030a2:	4a08      	ldr	r2, [pc, #32]	; (80030c4 <UART_SetConfig+0x2d4>)
 80030a4:	fba2 2303 	umull	r2, r3, r2, r3
 80030a8:	095b      	lsrs	r3, r3, #5
 80030aa:	f003 0207 	and.w	r2, r3, #7
 80030ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4422      	add	r2, r4
 80030b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030b8:	e105      	b.n	80032c6 <UART_SetConfig+0x4d6>
 80030ba:	bf00      	nop
 80030bc:	40011000 	.word	0x40011000
 80030c0:	40011400 	.word	0x40011400
 80030c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030cc:	2200      	movs	r2, #0
 80030ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80030d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80030d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80030da:	4642      	mov	r2, r8
 80030dc:	464b      	mov	r3, r9
 80030de:	1891      	adds	r1, r2, r2
 80030e0:	6239      	str	r1, [r7, #32]
 80030e2:	415b      	adcs	r3, r3
 80030e4:	627b      	str	r3, [r7, #36]	; 0x24
 80030e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80030ea:	4641      	mov	r1, r8
 80030ec:	1854      	adds	r4, r2, r1
 80030ee:	4649      	mov	r1, r9
 80030f0:	eb43 0501 	adc.w	r5, r3, r1
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	f04f 0300 	mov.w	r3, #0
 80030fc:	00eb      	lsls	r3, r5, #3
 80030fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003102:	00e2      	lsls	r2, r4, #3
 8003104:	4614      	mov	r4, r2
 8003106:	461d      	mov	r5, r3
 8003108:	4643      	mov	r3, r8
 800310a:	18e3      	adds	r3, r4, r3
 800310c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003110:	464b      	mov	r3, r9
 8003112:	eb45 0303 	adc.w	r3, r5, r3
 8003116:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800311a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003126:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800312a:	f04f 0200 	mov.w	r2, #0
 800312e:	f04f 0300 	mov.w	r3, #0
 8003132:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003136:	4629      	mov	r1, r5
 8003138:	008b      	lsls	r3, r1, #2
 800313a:	4621      	mov	r1, r4
 800313c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003140:	4621      	mov	r1, r4
 8003142:	008a      	lsls	r2, r1, #2
 8003144:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003148:	f7fd f8a2 	bl	8000290 <__aeabi_uldivmod>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4b60      	ldr	r3, [pc, #384]	; (80032d4 <UART_SetConfig+0x4e4>)
 8003152:	fba3 2302 	umull	r2, r3, r3, r2
 8003156:	095b      	lsrs	r3, r3, #5
 8003158:	011c      	lsls	r4, r3, #4
 800315a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800315e:	2200      	movs	r2, #0
 8003160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003164:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003168:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800316c:	4642      	mov	r2, r8
 800316e:	464b      	mov	r3, r9
 8003170:	1891      	adds	r1, r2, r2
 8003172:	61b9      	str	r1, [r7, #24]
 8003174:	415b      	adcs	r3, r3
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800317c:	4641      	mov	r1, r8
 800317e:	1851      	adds	r1, r2, r1
 8003180:	6139      	str	r1, [r7, #16]
 8003182:	4649      	mov	r1, r9
 8003184:	414b      	adcs	r3, r1
 8003186:	617b      	str	r3, [r7, #20]
 8003188:	f04f 0200 	mov.w	r2, #0
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003194:	4659      	mov	r1, fp
 8003196:	00cb      	lsls	r3, r1, #3
 8003198:	4651      	mov	r1, sl
 800319a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800319e:	4651      	mov	r1, sl
 80031a0:	00ca      	lsls	r2, r1, #3
 80031a2:	4610      	mov	r0, r2
 80031a4:	4619      	mov	r1, r3
 80031a6:	4603      	mov	r3, r0
 80031a8:	4642      	mov	r2, r8
 80031aa:	189b      	adds	r3, r3, r2
 80031ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80031b0:	464b      	mov	r3, r9
 80031b2:	460a      	mov	r2, r1
 80031b4:	eb42 0303 	adc.w	r3, r2, r3
 80031b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80031bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80031c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80031d4:	4649      	mov	r1, r9
 80031d6:	008b      	lsls	r3, r1, #2
 80031d8:	4641      	mov	r1, r8
 80031da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031de:	4641      	mov	r1, r8
 80031e0:	008a      	lsls	r2, r1, #2
 80031e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80031e6:	f7fd f853 	bl	8000290 <__aeabi_uldivmod>
 80031ea:	4602      	mov	r2, r0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4b39      	ldr	r3, [pc, #228]	; (80032d4 <UART_SetConfig+0x4e4>)
 80031f0:	fba3 1302 	umull	r1, r3, r3, r2
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	2164      	movs	r1, #100	; 0x64
 80031f8:	fb01 f303 	mul.w	r3, r1, r3
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	011b      	lsls	r3, r3, #4
 8003200:	3332      	adds	r3, #50	; 0x32
 8003202:	4a34      	ldr	r2, [pc, #208]	; (80032d4 <UART_SetConfig+0x4e4>)
 8003204:	fba2 2303 	umull	r2, r3, r2, r3
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800320e:	441c      	add	r4, r3
 8003210:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003214:	2200      	movs	r2, #0
 8003216:	673b      	str	r3, [r7, #112]	; 0x70
 8003218:	677a      	str	r2, [r7, #116]	; 0x74
 800321a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800321e:	4642      	mov	r2, r8
 8003220:	464b      	mov	r3, r9
 8003222:	1891      	adds	r1, r2, r2
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	415b      	adcs	r3, r3
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800322e:	4641      	mov	r1, r8
 8003230:	1851      	adds	r1, r2, r1
 8003232:	6039      	str	r1, [r7, #0]
 8003234:	4649      	mov	r1, r9
 8003236:	414b      	adcs	r3, r1
 8003238:	607b      	str	r3, [r7, #4]
 800323a:	f04f 0200 	mov.w	r2, #0
 800323e:	f04f 0300 	mov.w	r3, #0
 8003242:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003246:	4659      	mov	r1, fp
 8003248:	00cb      	lsls	r3, r1, #3
 800324a:	4651      	mov	r1, sl
 800324c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003250:	4651      	mov	r1, sl
 8003252:	00ca      	lsls	r2, r1, #3
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	4603      	mov	r3, r0
 800325a:	4642      	mov	r2, r8
 800325c:	189b      	adds	r3, r3, r2
 800325e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003260:	464b      	mov	r3, r9
 8003262:	460a      	mov	r2, r1
 8003264:	eb42 0303 	adc.w	r3, r2, r3
 8003268:	66fb      	str	r3, [r7, #108]	; 0x6c
 800326a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	663b      	str	r3, [r7, #96]	; 0x60
 8003274:	667a      	str	r2, [r7, #100]	; 0x64
 8003276:	f04f 0200 	mov.w	r2, #0
 800327a:	f04f 0300 	mov.w	r3, #0
 800327e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003282:	4649      	mov	r1, r9
 8003284:	008b      	lsls	r3, r1, #2
 8003286:	4641      	mov	r1, r8
 8003288:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800328c:	4641      	mov	r1, r8
 800328e:	008a      	lsls	r2, r1, #2
 8003290:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003294:	f7fc fffc 	bl	8000290 <__aeabi_uldivmod>
 8003298:	4602      	mov	r2, r0
 800329a:	460b      	mov	r3, r1
 800329c:	4b0d      	ldr	r3, [pc, #52]	; (80032d4 <UART_SetConfig+0x4e4>)
 800329e:	fba3 1302 	umull	r1, r3, r3, r2
 80032a2:	095b      	lsrs	r3, r3, #5
 80032a4:	2164      	movs	r1, #100	; 0x64
 80032a6:	fb01 f303 	mul.w	r3, r1, r3
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	3332      	adds	r3, #50	; 0x32
 80032b0:	4a08      	ldr	r2, [pc, #32]	; (80032d4 <UART_SetConfig+0x4e4>)
 80032b2:	fba2 2303 	umull	r2, r3, r2, r3
 80032b6:	095b      	lsrs	r3, r3, #5
 80032b8:	f003 020f 	and.w	r2, r3, #15
 80032bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4422      	add	r2, r4
 80032c4:	609a      	str	r2, [r3, #8]
}
 80032c6:	bf00      	nop
 80032c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80032cc:	46bd      	mov	sp, r7
 80032ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032d2:	bf00      	nop
 80032d4:	51eb851f 	.word	0x51eb851f

080032d8 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b088      	sub	sp, #32
 80032dc:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80032de:	2300      	movs	r3, #0
 80032e0:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80032e2:	f107 0308 	add.w	r3, r7, #8
 80032e6:	2218      	movs	r2, #24
 80032e8:	2100      	movs	r1, #0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f000 feea 	bl	80040c4 <memset>
  rq.ogf = 0x03;
 80032f0:	2303      	movs	r3, #3
 80032f2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 80032f4:	2303      	movs	r3, #3
 80032f6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80032f8:	1dfb      	adds	r3, r7, #7
 80032fa:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80032fc:	2301      	movs	r3, #1
 80032fe:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 8003300:	f107 0308 	add.w	r3, r7, #8
 8003304:	2100      	movs	r1, #0
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fc26 	bl	8003b58 <hci_send_req>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	da01      	bge.n	8003316 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8003312:	23ff      	movs	r3, #255	; 0xff
 8003314:	e005      	b.n	8003322 <hci_reset+0x4a>
  if (status) {
 8003316:	79fb      	ldrb	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <hci_reset+0x48>
    return status;
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	e000      	b.n	8003322 <hci_reset+0x4a>
  }
  return BLE_STATUS_SUCCESS;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3720      	adds	r7, #32
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 800332a:	b5b0      	push	{r4, r5, r7, lr}
 800332c:	b0ce      	sub	sp, #312	; 0x138
 800332e:	af00      	add	r7, sp, #0
 8003330:	4605      	mov	r5, r0
 8003332:	460c      	mov	r4, r1
 8003334:	4610      	mov	r0, r2
 8003336:	4619      	mov	r1, r3
 8003338:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800333c:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8003340:	462a      	mov	r2, r5
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003348:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800334c:	4622      	mov	r2, r4
 800334e:	801a      	strh	r2, [r3, #0]
 8003350:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003354:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8003358:	4602      	mov	r2, r0
 800335a:	801a      	strh	r2, [r3, #0]
 800335c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003360:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8003364:	460a      	mov	r2, r1
 8003366:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8003368:	f107 030c 	add.w	r3, r7, #12
 800336c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8003370:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8003374:	3308      	adds	r3, #8
 8003376:	f107 020c 	add.w	r2, r7, #12
 800337a:	4413      	add	r3, r2
 800337c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8003380:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8003384:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8003388:	4413      	add	r3, r2
 800338a:	3309      	adds	r3, #9
 800338c:	f107 020c 	add.w	r2, r7, #12
 8003390:	4413      	add	r3, r2
 8003392:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8003396:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800339a:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800339e:	2200      	movs	r2, #0
 80033a0:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 80033a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033ac:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80033b0:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 80033b4:	7812      	ldrb	r2, [r2, #0]
 80033b6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80033b8:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80033bc:	3301      	adds	r3, #1
 80033be:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 80033c2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033c6:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80033ca:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 80033ce:	8812      	ldrh	r2, [r2, #0]
 80033d0:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80033d4:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80033d8:	3302      	adds	r3, #2
 80033da:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 80033de:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033e2:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80033e6:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 80033ea:	8812      	ldrh	r2, [r2, #0]
 80033ec:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80033f0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80033f4:	3302      	adds	r3, #2
 80033f6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 80033fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80033fe:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8003402:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8003406:	7812      	ldrb	r2, [r2, #0]
 8003408:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800340a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800340e:	3301      	adds	r3, #1
 8003410:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 8003414:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003418:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800341c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800341e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003422:	3301      	adds	r3, #1
 8003424:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 8003428:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800342c:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8003430:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8003432:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003436:	3301      	adds	r3, #1
 8003438:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 800343c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8003440:	3308      	adds	r3, #8
 8003442:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8003446:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800344a:	4618      	mov	r0, r3
 800344c:	f000 fe2c 	bl	80040a8 <memcpy>
    index_input += Local_Name_Length*sizeof(uint8_t);
 8003450:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 8003454:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8003458:	4413      	add	r3, r2
 800345a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 800345e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003462:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8003466:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8003468:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800346c:	3301      	adds	r3, #1
 800346e:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8003472:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8003476:	3301      	adds	r3, #1
 8003478:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800347c:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8003480:	4618      	mov	r0, r3
 8003482:	f000 fe11 	bl	80040a8 <memcpy>
    index_input += Service_Uuid_length*sizeof(uint8_t);
 8003486:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800348a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800348e:	4413      	add	r3, r2
 8003490:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 8003494:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003498:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800349c:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800349e:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80034a2:	3302      	adds	r3, #2
 80034a4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 80034a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80034ac:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 80034b0:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80034b2:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80034b6:	3302      	adds	r3, #2
 80034b8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80034bc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80034c0:	2218      	movs	r2, #24
 80034c2:	2100      	movs	r1, #0
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 fdfd 	bl	80040c4 <memset>
  rq.ogf = 0x3f;
 80034ca:	233f      	movs	r3, #63	; 0x3f
 80034cc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 80034d0:	2383      	movs	r3, #131	; 0x83
 80034d2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80034d6:	f107 030c 	add.w	r3, r7, #12
 80034da:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80034de:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80034e2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80034e6:	f107 030b 	add.w	r3, r7, #11
 80034ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80034ee:	2301      	movs	r3, #1
 80034f0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 80034f4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80034f8:	2100      	movs	r1, #0
 80034fa:	4618      	mov	r0, r3
 80034fc:	f000 fb2c 	bl	8003b58 <hci_send_req>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	da01      	bge.n	800350a <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8003506:	23ff      	movs	r3, #255	; 0xff
 8003508:	e00d      	b.n	8003526 <aci_gap_set_discoverable+0x1fc>
  if (status) {
 800350a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800350e:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <aci_gap_set_discoverable+0x1fa>
    return status;
 8003518:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800351c:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	e000      	b.n	8003526 <aci_gap_set_discoverable+0x1fc>
  }
  return BLE_STATUS_SUCCESS;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800352c:	46bd      	mov	sp, r7
 800352e:	bdb0      	pop	{r4, r5, r7, pc}

08003530 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 8003530:	b590      	push	{r4, r7, lr}
 8003532:	b0cf      	sub	sp, #316	; 0x13c
 8003534:	af00      	add	r7, sp, #0
 8003536:	4604      	mov	r4, r0
 8003538:	4608      	mov	r0, r1
 800353a:	4611      	mov	r1, r2
 800353c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8003540:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800354a:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800354e:	4622      	mov	r2, r4
 8003550:	701a      	strb	r2, [r3, #0]
 8003552:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003556:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800355a:	4602      	mov	r2, r0
 800355c:	701a      	strb	r2, [r3, #0]
 800355e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003562:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8003566:	460a      	mov	r2, r1
 8003568:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800356a:	f107 0314 	add.w	r3, r7, #20
 800356e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_init_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	2207      	movs	r2, #7
 8003578:	2100      	movs	r1, #0
 800357a:	4618      	mov	r0, r3
 800357c:	f000 fda2 	bl	80040c4 <memset>
  uint8_t index_input = 0;
 8003580:	2300      	movs	r3, #0
 8003582:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->Role = htob(Role, 1);
 8003586:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800358a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800358e:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8003592:	7812      	ldrb	r2, [r2, #0]
 8003594:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8003596:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 800359a:	3301      	adds	r3, #1
 800359c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 80035a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80035a4:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80035a8:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 80035ac:	7812      	ldrb	r2, [r2, #0]
 80035ae:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80035b0:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80035b4:	3301      	adds	r3, #1
 80035b6:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 80035ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80035be:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80035c2:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 80035c6:	7812      	ldrb	r2, [r2, #0]
 80035c8:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80035ca:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80035ce:	3301      	adds	r3, #1
 80035d0:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80035d4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80035d8:	2218      	movs	r2, #24
 80035da:	2100      	movs	r1, #0
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 fd71 	bl	80040c4 <memset>
  rq.ogf = 0x3f;
 80035e2:	233f      	movs	r3, #63	; 0x3f
 80035e4:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x08a;
 80035e8:	238a      	movs	r3, #138	; 0x8a
 80035ea:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80035ee:	f107 0314 	add.w	r3, r7, #20
 80035f2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80035f6:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80035fa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80035fe:	f107 030c 	add.w	r3, r7, #12
 8003602:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8003606:	2307      	movs	r3, #7
 8003608:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (hci_send_req(&rq, FALSE) < 0)
 800360c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003610:	2100      	movs	r1, #0
 8003612:	4618      	mov	r0, r3
 8003614:	f000 faa0 	bl	8003b58 <hci_send_req>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	da01      	bge.n	8003622 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800361e:	23ff      	movs	r3, #255	; 0xff
 8003620:	e02e      	b.n	8003680 <aci_gap_init+0x150>
  if (resp.Status) {
 8003622:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003626:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d005      	beq.n	800363c <aci_gap_init+0x10c>
    return resp.Status;
 8003630:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003634:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	e021      	b.n	8003680 <aci_gap_init+0x150>
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800363c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003640:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003644:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003648:	b29a      	uxth	r2, r3
 800364a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800364e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8003656:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800365a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800365e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003662:	b29a      	uxth	r2, r3
 8003664:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8003668:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 800366a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800366e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003672:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003676:	b29a      	uxth	r2, r3
 8003678:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800367c:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8003686:	46bd      	mov	sp, r7
 8003688:	bd90      	pop	{r4, r7, pc}

0800368a <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 800368a:	b580      	push	{r7, lr}
 800368c:	b088      	sub	sp, #32
 800368e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8003690:	2300      	movs	r3, #0
 8003692:	71fb      	strb	r3, [r7, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003694:	f107 0308 	add.w	r3, r7, #8
 8003698:	2218      	movs	r2, #24
 800369a:	2100      	movs	r1, #0
 800369c:	4618      	mov	r0, r3
 800369e:	f000 fd11 	bl	80040c4 <memset>
  rq.ogf = 0x3f;
 80036a2:	233f      	movs	r3, #63	; 0x3f
 80036a4:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80036a6:	f240 1301 	movw	r3, #257	; 0x101
 80036aa:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80036ac:	1dfb      	adds	r3, r7, #7
 80036ae:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80036b0:	2301      	movs	r3, #1
 80036b2:	61fb      	str	r3, [r7, #28]
  if (hci_send_req(&rq, FALSE) < 0)
 80036b4:	f107 0308 	add.w	r3, r7, #8
 80036b8:	2100      	movs	r1, #0
 80036ba:	4618      	mov	r0, r3
 80036bc:	f000 fa4c 	bl	8003b58 <hci_send_req>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	da01      	bge.n	80036ca <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 80036c6:	23ff      	movs	r3, #255	; 0xff
 80036c8:	e005      	b.n	80036d6 <aci_gatt_init+0x4c>
  if (status) {
 80036ca:	79fb      	ldrb	r3, [r7, #7]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <aci_gatt_init+0x4a>
    return status;
 80036d0:	79fb      	ldrb	r3, [r7, #7]
 80036d2:	e000      	b.n	80036d6 <aci_gatt_init+0x4c>
  }
  return BLE_STATUS_SUCCESS;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3720      	adds	r7, #32
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 80036de:	b5b0      	push	{r4, r5, r7, lr}
 80036e0:	b0cc      	sub	sp, #304	; 0x130
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	4605      	mov	r5, r0
 80036e6:	460c      	mov	r4, r1
 80036e8:	4610      	mov	r0, r2
 80036ea:	4619      	mov	r1, r3
 80036ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80036f0:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80036f4:	462a      	mov	r2, r5
 80036f6:	801a      	strh	r2, [r3, #0]
 80036f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80036fc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003700:	4622      	mov	r2, r4
 8003702:	801a      	strh	r2, [r3, #0]
 8003704:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003708:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800370c:	4602      	mov	r2, r0
 800370e:	701a      	strb	r2, [r3, #0]
 8003710:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003714:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 8003718:	460a      	mov	r2, r1
 800371a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800371c:	f107 030c 	add.w	r3, r7, #12
 8003720:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8003724:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003728:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800372c:	2200      	movs	r2, #0
 800372e:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 8003730:	2300      	movs	r3, #0
 8003732:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Service_Handle = htob(Service_Handle, 2);
 8003736:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800373a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800373e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8003742:	8812      	ldrh	r2, [r2, #0]
 8003744:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8003746:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800374a:	3302      	adds	r3, #2
 800374c:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Handle = htob(Char_Handle, 2);
 8003750:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003754:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8003758:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800375c:	8812      	ldrh	r2, [r2, #0]
 800375e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8003760:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003764:	3302      	adds	r3, #2
 8003766:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Val_Offset = htob(Val_Offset, 1);
 800376a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800376e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8003772:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 8003776:	7812      	ldrb	r2, [r2, #0]
 8003778:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800377a:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 800377e:	3301      	adds	r3, #1
 8003780:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 8003784:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003788:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800378c:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8003790:	7812      	ldrb	r2, [r2, #0]
 8003792:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8003794:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003798:	3301      	adds	r3, #1
 800379a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 800379e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80037a2:	1d98      	adds	r0, r3, #6
 80037a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80037a8:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	461a      	mov	r2, r3
 80037b0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80037b4:	f000 fc78 	bl	80040a8 <memcpy>
    index_input += Char_Value_Length*sizeof(uint8_t);
 80037b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80037bc:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 80037c0:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	4413      	add	r3, r2
 80037c8:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80037cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80037d0:	2218      	movs	r2, #24
 80037d2:	2100      	movs	r1, #0
 80037d4:	4618      	mov	r0, r3
 80037d6:	f000 fc75 	bl	80040c4 <memset>
  rq.ogf = 0x3f;
 80037da:	233f      	movs	r3, #63	; 0x3f
 80037dc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 80037e0:	f44f 7383 	mov.w	r3, #262	; 0x106
 80037e4:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80037e8:	f107 030c 	add.w	r3, r7, #12
 80037ec:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80037f0:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80037f4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80037f8:	f107 030b 	add.w	r3, r7, #11
 80037fc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8003800:	2301      	movs	r3, #1
 8003802:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8003806:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800380a:	2100      	movs	r1, #0
 800380c:	4618      	mov	r0, r3
 800380e:	f000 f9a3 	bl	8003b58 <hci_send_req>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	da01      	bge.n	800381c <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8003818:	23ff      	movs	r3, #255	; 0xff
 800381a:	e00d      	b.n	8003838 <aci_gatt_update_char_value+0x15a>
  if (status) {
 800381c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003820:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d005      	beq.n	8003836 <aci_gatt_update_char_value+0x158>
    return status;
 800382a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800382e:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	e000      	b.n	8003838 <aci_gatt_update_char_value+0x15a>
  }
  return BLE_STATUS_SUCCESS;
 8003836:	2300      	movs	r3, #0
}
 8003838:	4618      	mov	r0, r3
 800383a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800383e:	46bd      	mov	sp, r7
 8003840:	bdb0      	pop	{r4, r5, r7, pc}

08003842 <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 8003842:	b580      	push	{r7, lr}
 8003844:	b0cc      	sub	sp, #304	; 0x130
 8003846:	af00      	add	r7, sp, #0
 8003848:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800384c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003856:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800385a:	4602      	mov	r2, r0
 800385c:	701a      	strb	r2, [r3, #0]
 800385e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003862:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8003866:	460a      	mov	r2, r1
 8003868:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800386a:	f107 030c 	add.w	r3, r7, #12
 800386e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8003872:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003876:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800387a:	2200      	movs	r2, #0
 800387c:	701a      	strb	r2, [r3, #0]
  uint8_t index_input = 0;
 800387e:	2300      	movs	r3, #0
 8003880:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Offset = htob(Offset, 1);
 8003884:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003888:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800388c:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8003890:	7812      	ldrb	r2, [r2, #0]
 8003892:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8003894:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003898:	3301      	adds	r3, #1
 800389a:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  cp0->Length = htob(Length, 1);
 800389e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80038a2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80038a6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 80038aa:	7812      	ldrb	r2, [r2, #0]
 80038ac:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80038ae:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 80038b2:	3301      	adds	r3, #1
 80038b4:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 80038b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80038bc:	1c98      	adds	r0, r3, #2
 80038be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80038c2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80038c6:	781a      	ldrb	r2, [r3, #0]
 80038c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80038cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80038d0:	6819      	ldr	r1, [r3, #0]
 80038d2:	f000 fbe9 	bl	80040a8 <memcpy>
    index_input += Length*sizeof(uint8_t);
 80038d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80038da:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80038de:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	4413      	add	r3, r2
 80038e6:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80038ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80038ee:	2218      	movs	r2, #24
 80038f0:	2100      	movs	r1, #0
 80038f2:	4618      	mov	r0, r3
 80038f4:	f000 fbe6 	bl	80040c4 <memset>
  rq.ogf = 0x3f;
 80038f8:	233f      	movs	r3, #63	; 0x3f
 80038fa:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 80038fe:	230c      	movs	r3, #12
 8003900:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8003904:	f107 030c 	add.w	r3, r7, #12
 8003908:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800390c:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8003910:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8003914:	f107 030b 	add.w	r3, r7, #11
 8003918:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800391c:	2301      	movs	r3, #1
 800391e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if (hci_send_req(&rq, FALSE) < 0)
 8003922:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003926:	2100      	movs	r1, #0
 8003928:	4618      	mov	r0, r3
 800392a:	f000 f915 	bl	8003b58 <hci_send_req>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	da01      	bge.n	8003938 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8003934:	23ff      	movs	r3, #255	; 0xff
 8003936:	e00d      	b.n	8003954 <aci_hal_write_config_data+0x112>
  if (status) {
 8003938:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800393c:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d005      	beq.n	8003952 <aci_hal_write_config_data+0x110>
    return status;
 8003946:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800394a:	f2a3 1325 	subw	r3, r3, #293	; 0x125
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	e000      	b.n	8003954 <aci_hal_write_config_data+0x112>
  }
  return BLE_STATUS_SUCCESS;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800395e:	b480      	push	{r7}
 8003960:	b085      	sub	sp, #20
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	3308      	adds	r3, #8
 800396a:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b04      	cmp	r3, #4
 8003972:	d001      	beq.n	8003978 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8003974:	2301      	movs	r3, #1
 8003976:	e00c      	b.n	8003992 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	3302      	adds	r3, #2
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	461a      	mov	r2, r3
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003986:	3b03      	subs	r3, #3
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800398c:	2302      	movs	r3, #2
 800398e:	e000      	b.n	8003992 <verify_packet+0x34>
  
  return 0;      
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
	...

080039a0 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b0a6      	sub	sp, #152	; 0x98
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	607b      	str	r3, [r7, #4]
 80039a8:	4603      	mov	r3, r0
 80039aa:	81fb      	strh	r3, [r7, #14]
 80039ac:	460b      	mov	r3, r1
 80039ae:	81bb      	strh	r3, [r7, #12]
 80039b0:	4613      	mov	r3, r2
 80039b2:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 80039b4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80039b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039bc:	b21a      	sxth	r2, r3
 80039be:	89fb      	ldrh	r3, [r7, #14]
 80039c0:	029b      	lsls	r3, r3, #10
 80039c2:	b21b      	sxth	r3, r3
 80039c4:	4313      	orrs	r3, r2
 80039c6:	b21b      	sxth	r3, r3
 80039c8:	b29b      	uxth	r3, r3
 80039ca:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 80039cc:	7afb      	ldrb	r3, [r7, #11]
 80039ce:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 80039d0:	2301      	movs	r3, #1
 80039d2:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 80039d4:	f107 0318 	add.w	r3, r7, #24
 80039d8:	3301      	adds	r3, #1
 80039da:	461a      	mov	r2, r3
 80039dc:	f107 0314 	add.w	r3, r7, #20
 80039e0:	8819      	ldrh	r1, [r3, #0]
 80039e2:	789b      	ldrb	r3, [r3, #2]
 80039e4:	8011      	strh	r1, [r2, #0]
 80039e6:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80039e8:	f107 0318 	add.w	r3, r7, #24
 80039ec:	3304      	adds	r3, #4
 80039ee:	7afa      	ldrb	r2, [r7, #11]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fb58 	bl	80040a8 <memcpy>
  
  if (hciContext.io.Send)
 80039f8:	4b08      	ldr	r3, [pc, #32]	; (8003a1c <send_cmd+0x7c>)
 80039fa:	691b      	ldr	r3, [r3, #16]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d009      	beq.n	8003a14 <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8003a00:	4b06      	ldr	r3, [pc, #24]	; (8003a1c <send_cmd+0x7c>)
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	7afa      	ldrb	r2, [r7, #11]
 8003a06:	b292      	uxth	r2, r2
 8003a08:	3204      	adds	r2, #4
 8003a0a:	b291      	uxth	r1, r2
 8003a0c:	f107 0218 	add.w	r2, r7, #24
 8003a10:	4610      	mov	r0, r2
 8003a12:	4798      	blx	r3
  }
}
 8003a14:	bf00      	nop
 8003a16:	3798      	adds	r7, #152	; 0x98
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	200007cc 	.word	0x200007cc

08003a20 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8003a2a:	e00a      	b.n	8003a42 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8003a2c:	f107 030c 	add.w	r3, r7, #12
 8003a30:	4619      	mov	r1, r3
 8003a32:	6838      	ldr	r0, [r7, #0]
 8003a34:	f000 fabe 	bl	8003fb4 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 fa25 	bl	8003e8c <list_insert_head>
  while (!list_is_empty(src_list))
 8003a42:	6838      	ldr	r0, [r7, #0]
 8003a44:	f000 fa00 	bl	8003e48 <list_is_empty>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0ee      	beq.n	8003a2c <move_list+0xc>
  }
}
 8003a4e:	bf00      	nop
 8003a50:	bf00      	nop
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8003a5e:	e009      	b.n	8003a74 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8003a60:	1d3b      	adds	r3, r7, #4
 8003a62:	4619      	mov	r1, r3
 8003a64:	4809      	ldr	r0, [pc, #36]	; (8003a8c <free_event_list+0x34>)
 8003a66:	f000 fa7e 	bl	8003f66 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4619      	mov	r1, r3
 8003a6e:	4808      	ldr	r0, [pc, #32]	; (8003a90 <free_event_list+0x38>)
 8003a70:	f000 fa32 	bl	8003ed8 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8003a74:	4806      	ldr	r0, [pc, #24]	; (8003a90 <free_event_list+0x38>)
 8003a76:	f000 fac4 	bl	8004002 <list_get_size>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	ddef      	ble.n	8003a60 <free_event_list+0x8>
  }
}
 8003a80:	bf00      	nop
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	2000024c 	.word	0x2000024c
 8003a90:	20000244 	.word	0x20000244

08003a94 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d002      	beq.n	8003aaa <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8003aa4:	4a18      	ldr	r2, [pc, #96]	; (8003b08 <hci_init+0x74>)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8003aaa:	4818      	ldr	r0, [pc, #96]	; (8003b0c <hci_init+0x78>)
 8003aac:	f000 f9bc 	bl	8003e28 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8003ab0:	4817      	ldr	r0, [pc, #92]	; (8003b10 <hci_init+0x7c>)
 8003ab2:	f000 f9b9 	bl	8003e28 <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8003ab6:	f7fc ff05 	bl	80008c4 <hci_tl_lowlevel_init>

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8003aba:	2300      	movs	r3, #0
 8003abc:	73fb      	strb	r3, [r7, #15]
 8003abe:	e00c      	b.n	8003ada <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8003ac0:	7bfb      	ldrb	r3, [r7, #15]
 8003ac2:	228c      	movs	r2, #140	; 0x8c
 8003ac4:	fb02 f303 	mul.w	r3, r2, r3
 8003ac8:	4a12      	ldr	r2, [pc, #72]	; (8003b14 <hci_init+0x80>)
 8003aca:	4413      	add	r3, r2
 8003acc:	4619      	mov	r1, r3
 8003ace:	480f      	ldr	r0, [pc, #60]	; (8003b0c <hci_init+0x78>)
 8003ad0:	f000 fa02 	bl	8003ed8 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
 8003ada:	7bfb      	ldrb	r3, [r7, #15]
 8003adc:	2b09      	cmp	r3, #9
 8003ade:	d9ef      	bls.n	8003ac0 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8003ae0:	4b09      	ldr	r3, [pc, #36]	; (8003b08 <hci_init+0x74>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <hci_init+0x5c>
 8003ae8:	4b07      	ldr	r3, [pc, #28]	; (8003b08 <hci_init+0x74>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2000      	movs	r0, #0
 8003aee:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8003af0:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <hci_init+0x74>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d002      	beq.n	8003afe <hci_init+0x6a>
 8003af8:	4b03      	ldr	r3, [pc, #12]	; (8003b08 <hci_init+0x74>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4798      	blx	r3
}
 8003afe:	bf00      	nop
 8003b00:	3710      	adds	r7, #16
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	200007cc 	.word	0x200007cc
 8003b0c:	20000244 	.word	0x20000244
 8003b10:	2000024c 	.word	0x2000024c
 8003b14:	20000254 	.word	0x20000254

08003b18 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a0b      	ldr	r2, [pc, #44]	; (8003b54 <hci_register_io_bus+0x3c>)
 8003b26:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	4a09      	ldr	r2, [pc, #36]	; (8003b54 <hci_register_io_bus+0x3c>)
 8003b2e:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	4a07      	ldr	r2, [pc, #28]	; (8003b54 <hci_register_io_bus+0x3c>)
 8003b36:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	699b      	ldr	r3, [r3, #24]
 8003b3c:	4a05      	ldr	r2, [pc, #20]	; (8003b54 <hci_register_io_bus+0x3c>)
 8003b3e:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	4a03      	ldr	r2, [pc, #12]	; (8003b54 <hci_register_io_bus+0x3c>)
 8003b46:	6093      	str	r3, [r2, #8]
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr
 8003b54:	200007cc 	.word	0x200007cc

08003b58 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08e      	sub	sp, #56	; 0x38
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	460b      	mov	r3, r1
 8003b62:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	885b      	ldrh	r3, [r3, #2]
 8003b68:	b21b      	sxth	r3, r3
 8003b6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b6e:	b21a      	sxth	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	881b      	ldrh	r3, [r3, #0]
 8003b74:	029b      	lsls	r3, r3, #10
 8003b76:	b21b      	sxth	r3, r3
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	b21b      	sxth	r3, r3
 8003b7c:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8003b82:	f107 0308 	add.w	r3, r7, #8
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 f94e 	bl	8003e28 <list_init_head>

  free_event_list();
 8003b8c:	f7ff ff64 	bl	8003a58 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	8818      	ldrh	r0, [r3, #0]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	8859      	ldrh	r1, [r3, #2]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	b2da      	uxtb	r2, r3
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f7ff fefd 	bl	80039a0 <send_cmd>
  
  if (async)
 8003ba6:	78fb      	ldrb	r3, [r7, #3]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <hci_send_req+0x58>
  {
    return 0;
 8003bac:	2300      	movs	r3, #0
 8003bae:	e0e5      	b.n	8003d7c <hci_send_req+0x224>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8003bb0:	f7fd fba6 	bl	8001300 <HAL_GetTick>
 8003bb4:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8003bb6:	f7fd fba3 	bl	8001300 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bc4:	f200 80b6 	bhi.w	8003d34 <hci_send_req+0x1dc>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8003bc8:	486e      	ldr	r0, [pc, #440]	; (8003d84 <hci_send_req+0x22c>)
 8003bca:	f000 f93d 	bl	8003e48 <list_is_empty>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d000      	beq.n	8003bd6 <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8003bd4:	e7ef      	b.n	8003bb6 <hci_send_req+0x5e>
      {
        break;
 8003bd6:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8003bd8:	f107 0310 	add.w	r3, r7, #16
 8003bdc:	4619      	mov	r1, r3
 8003bde:	4869      	ldr	r0, [pc, #420]	; (8003d84 <hci_send_req+0x22c>)
 8003be0:	f000 f9c1 	bl	8003f66 <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	3308      	adds	r3, #8
 8003be8:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8003bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	2b04      	cmp	r3, #4
 8003bf0:	d17b      	bne.n	8003cea <hci_send_req+0x192>
    {
      event_pckt = (void *)(hci_hdr->data);
 8003bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	3308      	adds	r3, #8
 8003bfc:	3303      	adds	r3, #3
 8003bfe:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003c06:	3b03      	subs	r3, #3
 8003c08:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8003c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	2b3e      	cmp	r3, #62	; 0x3e
 8003c10:	d04d      	beq.n	8003cae <hci_send_req+0x156>
 8003c12:	2b3e      	cmp	r3, #62	; 0x3e
 8003c14:	dc6b      	bgt.n	8003cee <hci_send_req+0x196>
 8003c16:	2b10      	cmp	r3, #16
 8003c18:	f000 808e 	beq.w	8003d38 <hci_send_req+0x1e0>
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	dc66      	bgt.n	8003cee <hci_send_req+0x196>
 8003c20:	2b0e      	cmp	r3, #14
 8003c22:	d024      	beq.n	8003c6e <hci_send_req+0x116>
 8003c24:	2b0f      	cmp	r3, #15
 8003c26:	d162      	bne.n	8003cee <hci_send_req+0x196>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 8003c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2a:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	885b      	ldrh	r3, [r3, #2]
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003c34:	429a      	cmp	r2, r3
 8003c36:	f040 8081 	bne.w	8003d3c <hci_send_req+0x1e4>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	2b0f      	cmp	r3, #15
 8003c40:	d004      	beq.n	8003c4c <hci_send_req+0xf4>
          if (cs->status) {
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d053      	beq.n	8003cf2 <hci_send_req+0x19a>
            goto failed;
 8003c4a:	e07a      	b.n	8003d42 <hci_send_req+0x1ea>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	695a      	ldr	r2, [r3, #20]
 8003c50:	6a3b      	ldr	r3, [r7, #32]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	bf28      	it	cs
 8003c56:	461a      	movcs	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6918      	ldr	r0, [r3, #16]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	695b      	ldr	r3, [r3, #20]
 8003c64:	461a      	mov	r2, r3
 8003c66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003c68:	f000 fa1e 	bl	80040a8 <memcpy>
        goto done;
 8003c6c:	e07a      	b.n	8003d64 <hci_send_req+0x20c>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d15f      	bne.n	8003d40 <hci_send_req+0x1e8>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	3303      	adds	r3, #3
 8003c84:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	3b03      	subs	r3, #3
 8003c8a:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	695a      	ldr	r2, [r3, #20]
 8003c90:	6a3b      	ldr	r3, [r7, #32]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	bf28      	it	cs
 8003c96:	461a      	movcs	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6918      	ldr	r0, [r3, #16]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003ca8:	f000 f9fe 	bl	80040a8 <memcpy>
        goto done;
 8003cac:	e05a      	b.n	8003d64 <hci_send_req+0x20c>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d11a      	bne.n	8003cf6 <hci_send_req+0x19e>
          break;
      
        len -= 1;
 8003cc0:	6a3b      	ldr	r3, [r7, #32]
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	695a      	ldr	r2, [r3, #20]
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	bf28      	it	cs
 8003cd0:	461a      	movcs	r2, r3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6918      	ldr	r0, [r3, #16]
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	1c59      	adds	r1, r3, #1
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	f000 f9e0 	bl	80040a8 <memcpy>
        goto done;
 8003ce8:	e03c      	b.n	8003d64 <hci_send_req+0x20c>
        goto failed;
      
      default:      
        break;
      }
    }
 8003cea:	bf00      	nop
 8003cec:	e004      	b.n	8003cf8 <hci_send_req+0x1a0>
        break;
 8003cee:	bf00      	nop
 8003cf0:	e002      	b.n	8003cf8 <hci_send_req+0x1a0>
          break;
 8003cf2:	bf00      	nop
 8003cf4:	e000      	b.n	8003cf8 <hci_send_req+0x1a0>
          break;
 8003cf6:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8003cf8:	4823      	ldr	r0, [pc, #140]	; (8003d88 <hci_send_req+0x230>)
 8003cfa:	f000 f8a5 	bl	8003e48 <list_is_empty>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00d      	beq.n	8003d20 <hci_send_req+0x1c8>
 8003d04:	481f      	ldr	r0, [pc, #124]	; (8003d84 <hci_send_req+0x22c>)
 8003d06:	f000 f89f 	bl	8003e48 <list_is_empty>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d007      	beq.n	8003d20 <hci_send_req+0x1c8>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	4619      	mov	r1, r3
 8003d14:	481c      	ldr	r0, [pc, #112]	; (8003d88 <hci_send_req+0x230>)
 8003d16:	f000 f8df 	bl	8003ed8 <list_insert_tail>
      hciReadPacket=NULL;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	613b      	str	r3, [r7, #16]
 8003d1e:	e008      	b.n	8003d32 <hci_send_req+0x1da>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	f107 0308 	add.w	r3, r7, #8
 8003d26:	4611      	mov	r1, r2
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f000 f8d5 	bl	8003ed8 <list_insert_tail>
      hciReadPacket=NULL;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	613b      	str	r3, [r7, #16]
  {
 8003d32:	e73d      	b.n	8003bb0 <hci_send_req+0x58>
        goto failed;
 8003d34:	bf00      	nop
 8003d36:	e004      	b.n	8003d42 <hci_send_req+0x1ea>
        goto failed;
 8003d38:	bf00      	nop
 8003d3a:	e002      	b.n	8003d42 <hci_send_req+0x1ea>
          goto failed;
 8003d3c:	bf00      	nop
 8003d3e:	e000      	b.n	8003d42 <hci_send_req+0x1ea>
          goto failed;
 8003d40:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d004      	beq.n	8003d52 <hci_send_req+0x1fa>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	480e      	ldr	r0, [pc, #56]	; (8003d88 <hci_send_req+0x230>)
 8003d4e:	f000 f89d 	bl	8003e8c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8003d52:	f107 0308 	add.w	r3, r7, #8
 8003d56:	4619      	mov	r1, r3
 8003d58:	480a      	ldr	r0, [pc, #40]	; (8003d84 <hci_send_req+0x22c>)
 8003d5a:	f7ff fe61 	bl	8003a20 <move_list>

  return -1;
 8003d5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d62:	e00b      	b.n	8003d7c <hci_send_req+0x224>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	4619      	mov	r1, r3
 8003d68:	4807      	ldr	r0, [pc, #28]	; (8003d88 <hci_send_req+0x230>)
 8003d6a:	f000 f88f 	bl	8003e8c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8003d6e:	f107 0308 	add.w	r3, r7, #8
 8003d72:	4619      	mov	r1, r3
 8003d74:	4803      	ldr	r0, [pc, #12]	; (8003d84 <hci_send_req+0x22c>)
 8003d76:	f7ff fe53 	bl	8003a20 <move_list>

  return 0;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3738      	adds	r7, #56	; 0x38
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	2000024c 	.word	0x2000024c
 8003d88:	20000244 	.word	0x20000244

08003d8c <hci_notify_asynch_evt>:
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
}

int32_t hci_notify_asynch_evt(void* pdata)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8003d9c:	481f      	ldr	r0, [pc, #124]	; (8003e1c <hci_notify_asynch_evt+0x90>)
 8003d9e:	f000 f853 	bl	8003e48 <list_is_empty>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d132      	bne.n	8003e0e <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8003da8:	f107 030c 	add.w	r3, r7, #12
 8003dac:	4619      	mov	r1, r3
 8003dae:	481b      	ldr	r0, [pc, #108]	; (8003e1c <hci_notify_asynch_evt+0x90>)
 8003db0:	f000 f8d9 	bl	8003f66 <list_remove_head>
    
    if (hciContext.io.Receive)
 8003db4:	4b1a      	ldr	r3, [pc, #104]	; (8003e20 <hci_notify_asynch_evt+0x94>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d02a      	beq.n	8003e12 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8003dbc:	4b18      	ldr	r3, [pc, #96]	; (8003e20 <hci_notify_asynch_evt+0x94>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	3208      	adds	r2, #8
 8003dc4:	2180      	movs	r1, #128	; 0x80
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	4798      	blx	r3
 8003dca:	4603      	mov	r3, r0
 8003dcc:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 8003dce:	7cfb      	ldrb	r3, [r7, #19]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d016      	beq.n	8003e02 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	7cfa      	ldrb	r2, [r7, #19]
 8003dd8:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7ff fdbd 	bl	800395e <verify_packet>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d105      	bne.n	8003df6 <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	4619      	mov	r1, r3
 8003dee:	480d      	ldr	r0, [pc, #52]	; (8003e24 <hci_notify_asynch_evt+0x98>)
 8003df0:	f000 f872 	bl	8003ed8 <list_insert_tail>
 8003df4:	e00d      	b.n	8003e12 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4619      	mov	r1, r3
 8003dfa:	4808      	ldr	r0, [pc, #32]	; (8003e1c <hci_notify_asynch_evt+0x90>)
 8003dfc:	f000 f846 	bl	8003e8c <list_insert_head>
 8003e00:	e007      	b.n	8003e12 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4619      	mov	r1, r3
 8003e06:	4805      	ldr	r0, [pc, #20]	; (8003e1c <hci_notify_asynch_evt+0x90>)
 8003e08:	f000 f840 	bl	8003e8c <list_insert_head>
 8003e0c:	e001      	b.n	8003e12 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8003e12:	697b      	ldr	r3, [r7, #20]
  
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000244 	.word	0x20000244
 8003e20:	200007cc 	.word	0x200007cc
 8003e24:	2000024c 	.word	0x2000024c

08003e28 <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	687a      	ldr	r2, [r7, #4]
 8003e34:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	605a      	str	r2, [r3, #4]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b087      	sub	sp, #28
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e50:	f3ef 8310 	mrs	r3, PRIMASK
 8003e54:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e56:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003e58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8003e5a:	b672      	cpsid	i
}
 8003e5c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d102      	bne.n	8003e6e <list_is_empty+0x26>
  {
    return_value = 1;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	75fb      	strb	r3, [r7, #23]
 8003e6c:	e001      	b.n	8003e72 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	75fb      	strb	r3, [r7, #23]
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	f383 8810 	msr	PRIMASK, r3
}
 8003e7c:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8003e7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	371c      	adds	r7, #28
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b087      	sub	sp, #28
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e96:	f3ef 8310 	mrs	r3, PRIMASK
 8003e9a:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003e9e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003ea0:	b672      	cpsid	i
}
 8003ea2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	605a      	str	r2, [r3, #4]
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	f383 8810 	msr	PRIMASK, r3
}
 8003eca:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003ecc:	bf00      	nop
 8003ece:	371c      	adds	r7, #28
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b087      	sub	sp, #28
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ee2:	f3ef 8310 	mrs	r3, PRIMASK
 8003ee6:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003eea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003eec:	b672      	cpsid	i
}
 8003eee:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685a      	ldr	r2, [r3, #4]
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	683a      	ldr	r2, [r7, #0]
 8003f02:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	f383 8810 	msr	PRIMASK, r3
}
 8003f16:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003f18:	bf00      	nop
 8003f1a:	371c      	adds	r7, #28
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b087      	sub	sp, #28
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f2c:	f3ef 8310 	mrs	r3, PRIMASK
 8003f30:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f32:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003f34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f36:	b672      	cpsid	i
}
 8003f38:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6812      	ldr	r2, [r2, #0]
 8003f42:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	687a      	ldr	r2, [r7, #4]
 8003f4a:	6852      	ldr	r2, [r2, #4]
 8003f4c:	605a      	str	r2, [r3, #4]
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	f383 8810 	msr	PRIMASK, r3
}
 8003f58:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003f5a:	bf00      	nop
 8003f5c:	371c      	adds	r7, #28
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b086      	sub	sp, #24
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
 8003f6e:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f70:	f3ef 8310 	mrs	r3, PRIMASK
 8003f74:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f76:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003f78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003f7a:	b672      	cpsid	i
}
 8003f7c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7ff ffca 	bl	8003f24 <list_remove_node>
  (*node)->next = NULL;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2200      	movs	r2, #0
 8003f96:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	605a      	str	r2, [r3, #4]
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	f383 8810 	msr	PRIMASK, r3
}
 8003faa:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003fac:	bf00      	nop
 8003fae:	3718      	adds	r7, #24
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
 8003fbc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fbe:	f3ef 8310 	mrs	r3, PRIMASK
 8003fc2:	60fb      	str	r3, [r7, #12]
  return(result);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8003fc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8003fc8:	b672      	cpsid	i
}
 8003fca:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ffa3 	bl	8003f24 <list_remove_node>
  (*node)->next = NULL;
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2200      	movs	r2, #0
 8003fec:	605a      	str	r2, [r3, #4]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	f383 8810 	msr	PRIMASK, r3
}
 8003ff8:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8003ffa:	bf00      	nop
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8004002:	b480      	push	{r7}
 8004004:	b089      	sub	sp, #36	; 0x24
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  int size = 0;
 800400a:	2300      	movs	r3, #0
 800400c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800400e:	f3ef 8310 	mrs	r3, PRIMASK
 8004012:	613b      	str	r3, [r7, #16]
  return(result);
 8004014:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8004016:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004018:	b672      	cpsid	i
}
 800401a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8004022:	e005      	b.n	8004030 <list_get_size+0x2e>
  {
    size++;
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	3301      	adds	r3, #1
 8004028:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	429a      	cmp	r2, r3
 8004036:	d1f5      	bne.n	8004024 <list_get_size+0x22>
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f383 8810 	msr	PRIMASK, r3
}
 8004042:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8004044:	69fb      	ldr	r3, [r7, #28]
}
 8004046:	4618      	mov	r0, r3
 8004048:	3724      	adds	r7, #36	; 0x24
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
	...

08004054 <__errno>:
 8004054:	4b01      	ldr	r3, [pc, #4]	; (800405c <__errno+0x8>)
 8004056:	6818      	ldr	r0, [r3, #0]
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000014 	.word	0x20000014

08004060 <__libc_init_array>:
 8004060:	b570      	push	{r4, r5, r6, lr}
 8004062:	4d0d      	ldr	r5, [pc, #52]	; (8004098 <__libc_init_array+0x38>)
 8004064:	4c0d      	ldr	r4, [pc, #52]	; (800409c <__libc_init_array+0x3c>)
 8004066:	1b64      	subs	r4, r4, r5
 8004068:	10a4      	asrs	r4, r4, #2
 800406a:	2600      	movs	r6, #0
 800406c:	42a6      	cmp	r6, r4
 800406e:	d109      	bne.n	8004084 <__libc_init_array+0x24>
 8004070:	4d0b      	ldr	r5, [pc, #44]	; (80040a0 <__libc_init_array+0x40>)
 8004072:	4c0c      	ldr	r4, [pc, #48]	; (80040a4 <__libc_init_array+0x44>)
 8004074:	f000 ffbc 	bl	8004ff0 <_init>
 8004078:	1b64      	subs	r4, r4, r5
 800407a:	10a4      	asrs	r4, r4, #2
 800407c:	2600      	movs	r6, #0
 800407e:	42a6      	cmp	r6, r4
 8004080:	d105      	bne.n	800408e <__libc_init_array+0x2e>
 8004082:	bd70      	pop	{r4, r5, r6, pc}
 8004084:	f855 3b04 	ldr.w	r3, [r5], #4
 8004088:	4798      	blx	r3
 800408a:	3601      	adds	r6, #1
 800408c:	e7ee      	b.n	800406c <__libc_init_array+0xc>
 800408e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004092:	4798      	blx	r3
 8004094:	3601      	adds	r6, #1
 8004096:	e7f2      	b.n	800407e <__libc_init_array+0x1e>
 8004098:	080051b4 	.word	0x080051b4
 800409c:	080051b4 	.word	0x080051b4
 80040a0:	080051b4 	.word	0x080051b4
 80040a4:	080051b8 	.word	0x080051b8

080040a8 <memcpy>:
 80040a8:	440a      	add	r2, r1
 80040aa:	4291      	cmp	r1, r2
 80040ac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80040b0:	d100      	bne.n	80040b4 <memcpy+0xc>
 80040b2:	4770      	bx	lr
 80040b4:	b510      	push	{r4, lr}
 80040b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80040ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80040be:	4291      	cmp	r1, r2
 80040c0:	d1f9      	bne.n	80040b6 <memcpy+0xe>
 80040c2:	bd10      	pop	{r4, pc}

080040c4 <memset>:
 80040c4:	4402      	add	r2, r0
 80040c6:	4603      	mov	r3, r0
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d100      	bne.n	80040ce <memset+0xa>
 80040cc:	4770      	bx	lr
 80040ce:	f803 1b01 	strb.w	r1, [r3], #1
 80040d2:	e7f9      	b.n	80040c8 <memset+0x4>

080040d4 <iprintf>:
 80040d4:	b40f      	push	{r0, r1, r2, r3}
 80040d6:	4b0a      	ldr	r3, [pc, #40]	; (8004100 <iprintf+0x2c>)
 80040d8:	b513      	push	{r0, r1, r4, lr}
 80040da:	681c      	ldr	r4, [r3, #0]
 80040dc:	b124      	cbz	r4, 80040e8 <iprintf+0x14>
 80040de:	69a3      	ldr	r3, [r4, #24]
 80040e0:	b913      	cbnz	r3, 80040e8 <iprintf+0x14>
 80040e2:	4620      	mov	r0, r4
 80040e4:	f000 f866 	bl	80041b4 <__sinit>
 80040e8:	ab05      	add	r3, sp, #20
 80040ea:	9a04      	ldr	r2, [sp, #16]
 80040ec:	68a1      	ldr	r1, [r4, #8]
 80040ee:	9301      	str	r3, [sp, #4]
 80040f0:	4620      	mov	r0, r4
 80040f2:	f000 f9bd 	bl	8004470 <_vfiprintf_r>
 80040f6:	b002      	add	sp, #8
 80040f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040fc:	b004      	add	sp, #16
 80040fe:	4770      	bx	lr
 8004100:	20000014 	.word	0x20000014

08004104 <std>:
 8004104:	2300      	movs	r3, #0
 8004106:	b510      	push	{r4, lr}
 8004108:	4604      	mov	r4, r0
 800410a:	e9c0 3300 	strd	r3, r3, [r0]
 800410e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004112:	6083      	str	r3, [r0, #8]
 8004114:	8181      	strh	r1, [r0, #12]
 8004116:	6643      	str	r3, [r0, #100]	; 0x64
 8004118:	81c2      	strh	r2, [r0, #14]
 800411a:	6183      	str	r3, [r0, #24]
 800411c:	4619      	mov	r1, r3
 800411e:	2208      	movs	r2, #8
 8004120:	305c      	adds	r0, #92	; 0x5c
 8004122:	f7ff ffcf 	bl	80040c4 <memset>
 8004126:	4b05      	ldr	r3, [pc, #20]	; (800413c <std+0x38>)
 8004128:	6263      	str	r3, [r4, #36]	; 0x24
 800412a:	4b05      	ldr	r3, [pc, #20]	; (8004140 <std+0x3c>)
 800412c:	62a3      	str	r3, [r4, #40]	; 0x28
 800412e:	4b05      	ldr	r3, [pc, #20]	; (8004144 <std+0x40>)
 8004130:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004132:	4b05      	ldr	r3, [pc, #20]	; (8004148 <std+0x44>)
 8004134:	6224      	str	r4, [r4, #32]
 8004136:	6323      	str	r3, [r4, #48]	; 0x30
 8004138:	bd10      	pop	{r4, pc}
 800413a:	bf00      	nop
 800413c:	08004a19 	.word	0x08004a19
 8004140:	08004a3b 	.word	0x08004a3b
 8004144:	08004a73 	.word	0x08004a73
 8004148:	08004a97 	.word	0x08004a97

0800414c <_cleanup_r>:
 800414c:	4901      	ldr	r1, [pc, #4]	; (8004154 <_cleanup_r+0x8>)
 800414e:	f000 b8af 	b.w	80042b0 <_fwalk_reent>
 8004152:	bf00      	nop
 8004154:	08004d71 	.word	0x08004d71

08004158 <__sfmoreglue>:
 8004158:	b570      	push	{r4, r5, r6, lr}
 800415a:	2268      	movs	r2, #104	; 0x68
 800415c:	1e4d      	subs	r5, r1, #1
 800415e:	4355      	muls	r5, r2
 8004160:	460e      	mov	r6, r1
 8004162:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004166:	f000 f8e5 	bl	8004334 <_malloc_r>
 800416a:	4604      	mov	r4, r0
 800416c:	b140      	cbz	r0, 8004180 <__sfmoreglue+0x28>
 800416e:	2100      	movs	r1, #0
 8004170:	e9c0 1600 	strd	r1, r6, [r0]
 8004174:	300c      	adds	r0, #12
 8004176:	60a0      	str	r0, [r4, #8]
 8004178:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800417c:	f7ff ffa2 	bl	80040c4 <memset>
 8004180:	4620      	mov	r0, r4
 8004182:	bd70      	pop	{r4, r5, r6, pc}

08004184 <__sfp_lock_acquire>:
 8004184:	4801      	ldr	r0, [pc, #4]	; (800418c <__sfp_lock_acquire+0x8>)
 8004186:	f000 b8b3 	b.w	80042f0 <__retarget_lock_acquire_recursive>
 800418a:	bf00      	nop
 800418c:	200007ed 	.word	0x200007ed

08004190 <__sfp_lock_release>:
 8004190:	4801      	ldr	r0, [pc, #4]	; (8004198 <__sfp_lock_release+0x8>)
 8004192:	f000 b8ae 	b.w	80042f2 <__retarget_lock_release_recursive>
 8004196:	bf00      	nop
 8004198:	200007ed 	.word	0x200007ed

0800419c <__sinit_lock_acquire>:
 800419c:	4801      	ldr	r0, [pc, #4]	; (80041a4 <__sinit_lock_acquire+0x8>)
 800419e:	f000 b8a7 	b.w	80042f0 <__retarget_lock_acquire_recursive>
 80041a2:	bf00      	nop
 80041a4:	200007ee 	.word	0x200007ee

080041a8 <__sinit_lock_release>:
 80041a8:	4801      	ldr	r0, [pc, #4]	; (80041b0 <__sinit_lock_release+0x8>)
 80041aa:	f000 b8a2 	b.w	80042f2 <__retarget_lock_release_recursive>
 80041ae:	bf00      	nop
 80041b0:	200007ee 	.word	0x200007ee

080041b4 <__sinit>:
 80041b4:	b510      	push	{r4, lr}
 80041b6:	4604      	mov	r4, r0
 80041b8:	f7ff fff0 	bl	800419c <__sinit_lock_acquire>
 80041bc:	69a3      	ldr	r3, [r4, #24]
 80041be:	b11b      	cbz	r3, 80041c8 <__sinit+0x14>
 80041c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041c4:	f7ff bff0 	b.w	80041a8 <__sinit_lock_release>
 80041c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80041cc:	6523      	str	r3, [r4, #80]	; 0x50
 80041ce:	4b13      	ldr	r3, [pc, #76]	; (800421c <__sinit+0x68>)
 80041d0:	4a13      	ldr	r2, [pc, #76]	; (8004220 <__sinit+0x6c>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80041d6:	42a3      	cmp	r3, r4
 80041d8:	bf04      	itt	eq
 80041da:	2301      	moveq	r3, #1
 80041dc:	61a3      	streq	r3, [r4, #24]
 80041de:	4620      	mov	r0, r4
 80041e0:	f000 f820 	bl	8004224 <__sfp>
 80041e4:	6060      	str	r0, [r4, #4]
 80041e6:	4620      	mov	r0, r4
 80041e8:	f000 f81c 	bl	8004224 <__sfp>
 80041ec:	60a0      	str	r0, [r4, #8]
 80041ee:	4620      	mov	r0, r4
 80041f0:	f000 f818 	bl	8004224 <__sfp>
 80041f4:	2200      	movs	r2, #0
 80041f6:	60e0      	str	r0, [r4, #12]
 80041f8:	2104      	movs	r1, #4
 80041fa:	6860      	ldr	r0, [r4, #4]
 80041fc:	f7ff ff82 	bl	8004104 <std>
 8004200:	68a0      	ldr	r0, [r4, #8]
 8004202:	2201      	movs	r2, #1
 8004204:	2109      	movs	r1, #9
 8004206:	f7ff ff7d 	bl	8004104 <std>
 800420a:	68e0      	ldr	r0, [r4, #12]
 800420c:	2202      	movs	r2, #2
 800420e:	2112      	movs	r1, #18
 8004210:	f7ff ff78 	bl	8004104 <std>
 8004214:	2301      	movs	r3, #1
 8004216:	61a3      	str	r3, [r4, #24]
 8004218:	e7d2      	b.n	80041c0 <__sinit+0xc>
 800421a:	bf00      	nop
 800421c:	08005114 	.word	0x08005114
 8004220:	0800414d 	.word	0x0800414d

08004224 <__sfp>:
 8004224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004226:	4607      	mov	r7, r0
 8004228:	f7ff ffac 	bl	8004184 <__sfp_lock_acquire>
 800422c:	4b1e      	ldr	r3, [pc, #120]	; (80042a8 <__sfp+0x84>)
 800422e:	681e      	ldr	r6, [r3, #0]
 8004230:	69b3      	ldr	r3, [r6, #24]
 8004232:	b913      	cbnz	r3, 800423a <__sfp+0x16>
 8004234:	4630      	mov	r0, r6
 8004236:	f7ff ffbd 	bl	80041b4 <__sinit>
 800423a:	3648      	adds	r6, #72	; 0x48
 800423c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004240:	3b01      	subs	r3, #1
 8004242:	d503      	bpl.n	800424c <__sfp+0x28>
 8004244:	6833      	ldr	r3, [r6, #0]
 8004246:	b30b      	cbz	r3, 800428c <__sfp+0x68>
 8004248:	6836      	ldr	r6, [r6, #0]
 800424a:	e7f7      	b.n	800423c <__sfp+0x18>
 800424c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004250:	b9d5      	cbnz	r5, 8004288 <__sfp+0x64>
 8004252:	4b16      	ldr	r3, [pc, #88]	; (80042ac <__sfp+0x88>)
 8004254:	60e3      	str	r3, [r4, #12]
 8004256:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800425a:	6665      	str	r5, [r4, #100]	; 0x64
 800425c:	f000 f847 	bl	80042ee <__retarget_lock_init_recursive>
 8004260:	f7ff ff96 	bl	8004190 <__sfp_lock_release>
 8004264:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004268:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800426c:	6025      	str	r5, [r4, #0]
 800426e:	61a5      	str	r5, [r4, #24]
 8004270:	2208      	movs	r2, #8
 8004272:	4629      	mov	r1, r5
 8004274:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004278:	f7ff ff24 	bl	80040c4 <memset>
 800427c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004280:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004284:	4620      	mov	r0, r4
 8004286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004288:	3468      	adds	r4, #104	; 0x68
 800428a:	e7d9      	b.n	8004240 <__sfp+0x1c>
 800428c:	2104      	movs	r1, #4
 800428e:	4638      	mov	r0, r7
 8004290:	f7ff ff62 	bl	8004158 <__sfmoreglue>
 8004294:	4604      	mov	r4, r0
 8004296:	6030      	str	r0, [r6, #0]
 8004298:	2800      	cmp	r0, #0
 800429a:	d1d5      	bne.n	8004248 <__sfp+0x24>
 800429c:	f7ff ff78 	bl	8004190 <__sfp_lock_release>
 80042a0:	230c      	movs	r3, #12
 80042a2:	603b      	str	r3, [r7, #0]
 80042a4:	e7ee      	b.n	8004284 <__sfp+0x60>
 80042a6:	bf00      	nop
 80042a8:	08005114 	.word	0x08005114
 80042ac:	ffff0001 	.word	0xffff0001

080042b0 <_fwalk_reent>:
 80042b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042b4:	4606      	mov	r6, r0
 80042b6:	4688      	mov	r8, r1
 80042b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80042bc:	2700      	movs	r7, #0
 80042be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80042c2:	f1b9 0901 	subs.w	r9, r9, #1
 80042c6:	d505      	bpl.n	80042d4 <_fwalk_reent+0x24>
 80042c8:	6824      	ldr	r4, [r4, #0]
 80042ca:	2c00      	cmp	r4, #0
 80042cc:	d1f7      	bne.n	80042be <_fwalk_reent+0xe>
 80042ce:	4638      	mov	r0, r7
 80042d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042d4:	89ab      	ldrh	r3, [r5, #12]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d907      	bls.n	80042ea <_fwalk_reent+0x3a>
 80042da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042de:	3301      	adds	r3, #1
 80042e0:	d003      	beq.n	80042ea <_fwalk_reent+0x3a>
 80042e2:	4629      	mov	r1, r5
 80042e4:	4630      	mov	r0, r6
 80042e6:	47c0      	blx	r8
 80042e8:	4307      	orrs	r7, r0
 80042ea:	3568      	adds	r5, #104	; 0x68
 80042ec:	e7e9      	b.n	80042c2 <_fwalk_reent+0x12>

080042ee <__retarget_lock_init_recursive>:
 80042ee:	4770      	bx	lr

080042f0 <__retarget_lock_acquire_recursive>:
 80042f0:	4770      	bx	lr

080042f2 <__retarget_lock_release_recursive>:
 80042f2:	4770      	bx	lr

080042f4 <sbrk_aligned>:
 80042f4:	b570      	push	{r4, r5, r6, lr}
 80042f6:	4e0e      	ldr	r6, [pc, #56]	; (8004330 <sbrk_aligned+0x3c>)
 80042f8:	460c      	mov	r4, r1
 80042fa:	6831      	ldr	r1, [r6, #0]
 80042fc:	4605      	mov	r5, r0
 80042fe:	b911      	cbnz	r1, 8004306 <sbrk_aligned+0x12>
 8004300:	f000 fb7a 	bl	80049f8 <_sbrk_r>
 8004304:	6030      	str	r0, [r6, #0]
 8004306:	4621      	mov	r1, r4
 8004308:	4628      	mov	r0, r5
 800430a:	f000 fb75 	bl	80049f8 <_sbrk_r>
 800430e:	1c43      	adds	r3, r0, #1
 8004310:	d00a      	beq.n	8004328 <sbrk_aligned+0x34>
 8004312:	1cc4      	adds	r4, r0, #3
 8004314:	f024 0403 	bic.w	r4, r4, #3
 8004318:	42a0      	cmp	r0, r4
 800431a:	d007      	beq.n	800432c <sbrk_aligned+0x38>
 800431c:	1a21      	subs	r1, r4, r0
 800431e:	4628      	mov	r0, r5
 8004320:	f000 fb6a 	bl	80049f8 <_sbrk_r>
 8004324:	3001      	adds	r0, #1
 8004326:	d101      	bne.n	800432c <sbrk_aligned+0x38>
 8004328:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800432c:	4620      	mov	r0, r4
 800432e:	bd70      	pop	{r4, r5, r6, pc}
 8004330:	200007f4 	.word	0x200007f4

08004334 <_malloc_r>:
 8004334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004338:	1ccd      	adds	r5, r1, #3
 800433a:	f025 0503 	bic.w	r5, r5, #3
 800433e:	3508      	adds	r5, #8
 8004340:	2d0c      	cmp	r5, #12
 8004342:	bf38      	it	cc
 8004344:	250c      	movcc	r5, #12
 8004346:	2d00      	cmp	r5, #0
 8004348:	4607      	mov	r7, r0
 800434a:	db01      	blt.n	8004350 <_malloc_r+0x1c>
 800434c:	42a9      	cmp	r1, r5
 800434e:	d905      	bls.n	800435c <_malloc_r+0x28>
 8004350:	230c      	movs	r3, #12
 8004352:	603b      	str	r3, [r7, #0]
 8004354:	2600      	movs	r6, #0
 8004356:	4630      	mov	r0, r6
 8004358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800435c:	4e2e      	ldr	r6, [pc, #184]	; (8004418 <_malloc_r+0xe4>)
 800435e:	f000 fdbb 	bl	8004ed8 <__malloc_lock>
 8004362:	6833      	ldr	r3, [r6, #0]
 8004364:	461c      	mov	r4, r3
 8004366:	bb34      	cbnz	r4, 80043b6 <_malloc_r+0x82>
 8004368:	4629      	mov	r1, r5
 800436a:	4638      	mov	r0, r7
 800436c:	f7ff ffc2 	bl	80042f4 <sbrk_aligned>
 8004370:	1c43      	adds	r3, r0, #1
 8004372:	4604      	mov	r4, r0
 8004374:	d14d      	bne.n	8004412 <_malloc_r+0xde>
 8004376:	6834      	ldr	r4, [r6, #0]
 8004378:	4626      	mov	r6, r4
 800437a:	2e00      	cmp	r6, #0
 800437c:	d140      	bne.n	8004400 <_malloc_r+0xcc>
 800437e:	6823      	ldr	r3, [r4, #0]
 8004380:	4631      	mov	r1, r6
 8004382:	4638      	mov	r0, r7
 8004384:	eb04 0803 	add.w	r8, r4, r3
 8004388:	f000 fb36 	bl	80049f8 <_sbrk_r>
 800438c:	4580      	cmp	r8, r0
 800438e:	d13a      	bne.n	8004406 <_malloc_r+0xd2>
 8004390:	6821      	ldr	r1, [r4, #0]
 8004392:	3503      	adds	r5, #3
 8004394:	1a6d      	subs	r5, r5, r1
 8004396:	f025 0503 	bic.w	r5, r5, #3
 800439a:	3508      	adds	r5, #8
 800439c:	2d0c      	cmp	r5, #12
 800439e:	bf38      	it	cc
 80043a0:	250c      	movcc	r5, #12
 80043a2:	4629      	mov	r1, r5
 80043a4:	4638      	mov	r0, r7
 80043a6:	f7ff ffa5 	bl	80042f4 <sbrk_aligned>
 80043aa:	3001      	adds	r0, #1
 80043ac:	d02b      	beq.n	8004406 <_malloc_r+0xd2>
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	442b      	add	r3, r5
 80043b2:	6023      	str	r3, [r4, #0]
 80043b4:	e00e      	b.n	80043d4 <_malloc_r+0xa0>
 80043b6:	6822      	ldr	r2, [r4, #0]
 80043b8:	1b52      	subs	r2, r2, r5
 80043ba:	d41e      	bmi.n	80043fa <_malloc_r+0xc6>
 80043bc:	2a0b      	cmp	r2, #11
 80043be:	d916      	bls.n	80043ee <_malloc_r+0xba>
 80043c0:	1961      	adds	r1, r4, r5
 80043c2:	42a3      	cmp	r3, r4
 80043c4:	6025      	str	r5, [r4, #0]
 80043c6:	bf18      	it	ne
 80043c8:	6059      	strne	r1, [r3, #4]
 80043ca:	6863      	ldr	r3, [r4, #4]
 80043cc:	bf08      	it	eq
 80043ce:	6031      	streq	r1, [r6, #0]
 80043d0:	5162      	str	r2, [r4, r5]
 80043d2:	604b      	str	r3, [r1, #4]
 80043d4:	4638      	mov	r0, r7
 80043d6:	f104 060b 	add.w	r6, r4, #11
 80043da:	f000 fd83 	bl	8004ee4 <__malloc_unlock>
 80043de:	f026 0607 	bic.w	r6, r6, #7
 80043e2:	1d23      	adds	r3, r4, #4
 80043e4:	1af2      	subs	r2, r6, r3
 80043e6:	d0b6      	beq.n	8004356 <_malloc_r+0x22>
 80043e8:	1b9b      	subs	r3, r3, r6
 80043ea:	50a3      	str	r3, [r4, r2]
 80043ec:	e7b3      	b.n	8004356 <_malloc_r+0x22>
 80043ee:	6862      	ldr	r2, [r4, #4]
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	bf0c      	ite	eq
 80043f4:	6032      	streq	r2, [r6, #0]
 80043f6:	605a      	strne	r2, [r3, #4]
 80043f8:	e7ec      	b.n	80043d4 <_malloc_r+0xa0>
 80043fa:	4623      	mov	r3, r4
 80043fc:	6864      	ldr	r4, [r4, #4]
 80043fe:	e7b2      	b.n	8004366 <_malloc_r+0x32>
 8004400:	4634      	mov	r4, r6
 8004402:	6876      	ldr	r6, [r6, #4]
 8004404:	e7b9      	b.n	800437a <_malloc_r+0x46>
 8004406:	230c      	movs	r3, #12
 8004408:	603b      	str	r3, [r7, #0]
 800440a:	4638      	mov	r0, r7
 800440c:	f000 fd6a 	bl	8004ee4 <__malloc_unlock>
 8004410:	e7a1      	b.n	8004356 <_malloc_r+0x22>
 8004412:	6025      	str	r5, [r4, #0]
 8004414:	e7de      	b.n	80043d4 <_malloc_r+0xa0>
 8004416:	bf00      	nop
 8004418:	200007f0 	.word	0x200007f0

0800441c <__sfputc_r>:
 800441c:	6893      	ldr	r3, [r2, #8]
 800441e:	3b01      	subs	r3, #1
 8004420:	2b00      	cmp	r3, #0
 8004422:	b410      	push	{r4}
 8004424:	6093      	str	r3, [r2, #8]
 8004426:	da08      	bge.n	800443a <__sfputc_r+0x1e>
 8004428:	6994      	ldr	r4, [r2, #24]
 800442a:	42a3      	cmp	r3, r4
 800442c:	db01      	blt.n	8004432 <__sfputc_r+0x16>
 800442e:	290a      	cmp	r1, #10
 8004430:	d103      	bne.n	800443a <__sfputc_r+0x1e>
 8004432:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004436:	f000 bb33 	b.w	8004aa0 <__swbuf_r>
 800443a:	6813      	ldr	r3, [r2, #0]
 800443c:	1c58      	adds	r0, r3, #1
 800443e:	6010      	str	r0, [r2, #0]
 8004440:	7019      	strb	r1, [r3, #0]
 8004442:	4608      	mov	r0, r1
 8004444:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004448:	4770      	bx	lr

0800444a <__sfputs_r>:
 800444a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444c:	4606      	mov	r6, r0
 800444e:	460f      	mov	r7, r1
 8004450:	4614      	mov	r4, r2
 8004452:	18d5      	adds	r5, r2, r3
 8004454:	42ac      	cmp	r4, r5
 8004456:	d101      	bne.n	800445c <__sfputs_r+0x12>
 8004458:	2000      	movs	r0, #0
 800445a:	e007      	b.n	800446c <__sfputs_r+0x22>
 800445c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004460:	463a      	mov	r2, r7
 8004462:	4630      	mov	r0, r6
 8004464:	f7ff ffda 	bl	800441c <__sfputc_r>
 8004468:	1c43      	adds	r3, r0, #1
 800446a:	d1f3      	bne.n	8004454 <__sfputs_r+0xa>
 800446c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004470 <_vfiprintf_r>:
 8004470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004474:	460d      	mov	r5, r1
 8004476:	b09d      	sub	sp, #116	; 0x74
 8004478:	4614      	mov	r4, r2
 800447a:	4698      	mov	r8, r3
 800447c:	4606      	mov	r6, r0
 800447e:	b118      	cbz	r0, 8004488 <_vfiprintf_r+0x18>
 8004480:	6983      	ldr	r3, [r0, #24]
 8004482:	b90b      	cbnz	r3, 8004488 <_vfiprintf_r+0x18>
 8004484:	f7ff fe96 	bl	80041b4 <__sinit>
 8004488:	4b89      	ldr	r3, [pc, #548]	; (80046b0 <_vfiprintf_r+0x240>)
 800448a:	429d      	cmp	r5, r3
 800448c:	d11b      	bne.n	80044c6 <_vfiprintf_r+0x56>
 800448e:	6875      	ldr	r5, [r6, #4]
 8004490:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004492:	07d9      	lsls	r1, r3, #31
 8004494:	d405      	bmi.n	80044a2 <_vfiprintf_r+0x32>
 8004496:	89ab      	ldrh	r3, [r5, #12]
 8004498:	059a      	lsls	r2, r3, #22
 800449a:	d402      	bmi.n	80044a2 <_vfiprintf_r+0x32>
 800449c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800449e:	f7ff ff27 	bl	80042f0 <__retarget_lock_acquire_recursive>
 80044a2:	89ab      	ldrh	r3, [r5, #12]
 80044a4:	071b      	lsls	r3, r3, #28
 80044a6:	d501      	bpl.n	80044ac <_vfiprintf_r+0x3c>
 80044a8:	692b      	ldr	r3, [r5, #16]
 80044aa:	b9eb      	cbnz	r3, 80044e8 <_vfiprintf_r+0x78>
 80044ac:	4629      	mov	r1, r5
 80044ae:	4630      	mov	r0, r6
 80044b0:	f000 fb5a 	bl	8004b68 <__swsetup_r>
 80044b4:	b1c0      	cbz	r0, 80044e8 <_vfiprintf_r+0x78>
 80044b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80044b8:	07dc      	lsls	r4, r3, #31
 80044ba:	d50e      	bpl.n	80044da <_vfiprintf_r+0x6a>
 80044bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044c0:	b01d      	add	sp, #116	; 0x74
 80044c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044c6:	4b7b      	ldr	r3, [pc, #492]	; (80046b4 <_vfiprintf_r+0x244>)
 80044c8:	429d      	cmp	r5, r3
 80044ca:	d101      	bne.n	80044d0 <_vfiprintf_r+0x60>
 80044cc:	68b5      	ldr	r5, [r6, #8]
 80044ce:	e7df      	b.n	8004490 <_vfiprintf_r+0x20>
 80044d0:	4b79      	ldr	r3, [pc, #484]	; (80046b8 <_vfiprintf_r+0x248>)
 80044d2:	429d      	cmp	r5, r3
 80044d4:	bf08      	it	eq
 80044d6:	68f5      	ldreq	r5, [r6, #12]
 80044d8:	e7da      	b.n	8004490 <_vfiprintf_r+0x20>
 80044da:	89ab      	ldrh	r3, [r5, #12]
 80044dc:	0598      	lsls	r0, r3, #22
 80044de:	d4ed      	bmi.n	80044bc <_vfiprintf_r+0x4c>
 80044e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80044e2:	f7ff ff06 	bl	80042f2 <__retarget_lock_release_recursive>
 80044e6:	e7e9      	b.n	80044bc <_vfiprintf_r+0x4c>
 80044e8:	2300      	movs	r3, #0
 80044ea:	9309      	str	r3, [sp, #36]	; 0x24
 80044ec:	2320      	movs	r3, #32
 80044ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80044f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80044f6:	2330      	movs	r3, #48	; 0x30
 80044f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80046bc <_vfiprintf_r+0x24c>
 80044fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004500:	f04f 0901 	mov.w	r9, #1
 8004504:	4623      	mov	r3, r4
 8004506:	469a      	mov	sl, r3
 8004508:	f813 2b01 	ldrb.w	r2, [r3], #1
 800450c:	b10a      	cbz	r2, 8004512 <_vfiprintf_r+0xa2>
 800450e:	2a25      	cmp	r2, #37	; 0x25
 8004510:	d1f9      	bne.n	8004506 <_vfiprintf_r+0x96>
 8004512:	ebba 0b04 	subs.w	fp, sl, r4
 8004516:	d00b      	beq.n	8004530 <_vfiprintf_r+0xc0>
 8004518:	465b      	mov	r3, fp
 800451a:	4622      	mov	r2, r4
 800451c:	4629      	mov	r1, r5
 800451e:	4630      	mov	r0, r6
 8004520:	f7ff ff93 	bl	800444a <__sfputs_r>
 8004524:	3001      	adds	r0, #1
 8004526:	f000 80aa 	beq.w	800467e <_vfiprintf_r+0x20e>
 800452a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800452c:	445a      	add	r2, fp
 800452e:	9209      	str	r2, [sp, #36]	; 0x24
 8004530:	f89a 3000 	ldrb.w	r3, [sl]
 8004534:	2b00      	cmp	r3, #0
 8004536:	f000 80a2 	beq.w	800467e <_vfiprintf_r+0x20e>
 800453a:	2300      	movs	r3, #0
 800453c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004540:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004544:	f10a 0a01 	add.w	sl, sl, #1
 8004548:	9304      	str	r3, [sp, #16]
 800454a:	9307      	str	r3, [sp, #28]
 800454c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004550:	931a      	str	r3, [sp, #104]	; 0x68
 8004552:	4654      	mov	r4, sl
 8004554:	2205      	movs	r2, #5
 8004556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800455a:	4858      	ldr	r0, [pc, #352]	; (80046bc <_vfiprintf_r+0x24c>)
 800455c:	f7fb fe48 	bl	80001f0 <memchr>
 8004560:	9a04      	ldr	r2, [sp, #16]
 8004562:	b9d8      	cbnz	r0, 800459c <_vfiprintf_r+0x12c>
 8004564:	06d1      	lsls	r1, r2, #27
 8004566:	bf44      	itt	mi
 8004568:	2320      	movmi	r3, #32
 800456a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800456e:	0713      	lsls	r3, r2, #28
 8004570:	bf44      	itt	mi
 8004572:	232b      	movmi	r3, #43	; 0x2b
 8004574:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004578:	f89a 3000 	ldrb.w	r3, [sl]
 800457c:	2b2a      	cmp	r3, #42	; 0x2a
 800457e:	d015      	beq.n	80045ac <_vfiprintf_r+0x13c>
 8004580:	9a07      	ldr	r2, [sp, #28]
 8004582:	4654      	mov	r4, sl
 8004584:	2000      	movs	r0, #0
 8004586:	f04f 0c0a 	mov.w	ip, #10
 800458a:	4621      	mov	r1, r4
 800458c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004590:	3b30      	subs	r3, #48	; 0x30
 8004592:	2b09      	cmp	r3, #9
 8004594:	d94e      	bls.n	8004634 <_vfiprintf_r+0x1c4>
 8004596:	b1b0      	cbz	r0, 80045c6 <_vfiprintf_r+0x156>
 8004598:	9207      	str	r2, [sp, #28]
 800459a:	e014      	b.n	80045c6 <_vfiprintf_r+0x156>
 800459c:	eba0 0308 	sub.w	r3, r0, r8
 80045a0:	fa09 f303 	lsl.w	r3, r9, r3
 80045a4:	4313      	orrs	r3, r2
 80045a6:	9304      	str	r3, [sp, #16]
 80045a8:	46a2      	mov	sl, r4
 80045aa:	e7d2      	b.n	8004552 <_vfiprintf_r+0xe2>
 80045ac:	9b03      	ldr	r3, [sp, #12]
 80045ae:	1d19      	adds	r1, r3, #4
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	9103      	str	r1, [sp, #12]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	bfbb      	ittet	lt
 80045b8:	425b      	neglt	r3, r3
 80045ba:	f042 0202 	orrlt.w	r2, r2, #2
 80045be:	9307      	strge	r3, [sp, #28]
 80045c0:	9307      	strlt	r3, [sp, #28]
 80045c2:	bfb8      	it	lt
 80045c4:	9204      	strlt	r2, [sp, #16]
 80045c6:	7823      	ldrb	r3, [r4, #0]
 80045c8:	2b2e      	cmp	r3, #46	; 0x2e
 80045ca:	d10c      	bne.n	80045e6 <_vfiprintf_r+0x176>
 80045cc:	7863      	ldrb	r3, [r4, #1]
 80045ce:	2b2a      	cmp	r3, #42	; 0x2a
 80045d0:	d135      	bne.n	800463e <_vfiprintf_r+0x1ce>
 80045d2:	9b03      	ldr	r3, [sp, #12]
 80045d4:	1d1a      	adds	r2, r3, #4
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	9203      	str	r2, [sp, #12]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	bfb8      	it	lt
 80045de:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80045e2:	3402      	adds	r4, #2
 80045e4:	9305      	str	r3, [sp, #20]
 80045e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80046cc <_vfiprintf_r+0x25c>
 80045ea:	7821      	ldrb	r1, [r4, #0]
 80045ec:	2203      	movs	r2, #3
 80045ee:	4650      	mov	r0, sl
 80045f0:	f7fb fdfe 	bl	80001f0 <memchr>
 80045f4:	b140      	cbz	r0, 8004608 <_vfiprintf_r+0x198>
 80045f6:	2340      	movs	r3, #64	; 0x40
 80045f8:	eba0 000a 	sub.w	r0, r0, sl
 80045fc:	fa03 f000 	lsl.w	r0, r3, r0
 8004600:	9b04      	ldr	r3, [sp, #16]
 8004602:	4303      	orrs	r3, r0
 8004604:	3401      	adds	r4, #1
 8004606:	9304      	str	r3, [sp, #16]
 8004608:	f814 1b01 	ldrb.w	r1, [r4], #1
 800460c:	482c      	ldr	r0, [pc, #176]	; (80046c0 <_vfiprintf_r+0x250>)
 800460e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004612:	2206      	movs	r2, #6
 8004614:	f7fb fdec 	bl	80001f0 <memchr>
 8004618:	2800      	cmp	r0, #0
 800461a:	d03f      	beq.n	800469c <_vfiprintf_r+0x22c>
 800461c:	4b29      	ldr	r3, [pc, #164]	; (80046c4 <_vfiprintf_r+0x254>)
 800461e:	bb1b      	cbnz	r3, 8004668 <_vfiprintf_r+0x1f8>
 8004620:	9b03      	ldr	r3, [sp, #12]
 8004622:	3307      	adds	r3, #7
 8004624:	f023 0307 	bic.w	r3, r3, #7
 8004628:	3308      	adds	r3, #8
 800462a:	9303      	str	r3, [sp, #12]
 800462c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800462e:	443b      	add	r3, r7
 8004630:	9309      	str	r3, [sp, #36]	; 0x24
 8004632:	e767      	b.n	8004504 <_vfiprintf_r+0x94>
 8004634:	fb0c 3202 	mla	r2, ip, r2, r3
 8004638:	460c      	mov	r4, r1
 800463a:	2001      	movs	r0, #1
 800463c:	e7a5      	b.n	800458a <_vfiprintf_r+0x11a>
 800463e:	2300      	movs	r3, #0
 8004640:	3401      	adds	r4, #1
 8004642:	9305      	str	r3, [sp, #20]
 8004644:	4619      	mov	r1, r3
 8004646:	f04f 0c0a 	mov.w	ip, #10
 800464a:	4620      	mov	r0, r4
 800464c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004650:	3a30      	subs	r2, #48	; 0x30
 8004652:	2a09      	cmp	r2, #9
 8004654:	d903      	bls.n	800465e <_vfiprintf_r+0x1ee>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d0c5      	beq.n	80045e6 <_vfiprintf_r+0x176>
 800465a:	9105      	str	r1, [sp, #20]
 800465c:	e7c3      	b.n	80045e6 <_vfiprintf_r+0x176>
 800465e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004662:	4604      	mov	r4, r0
 8004664:	2301      	movs	r3, #1
 8004666:	e7f0      	b.n	800464a <_vfiprintf_r+0x1da>
 8004668:	ab03      	add	r3, sp, #12
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	462a      	mov	r2, r5
 800466e:	4b16      	ldr	r3, [pc, #88]	; (80046c8 <_vfiprintf_r+0x258>)
 8004670:	a904      	add	r1, sp, #16
 8004672:	4630      	mov	r0, r6
 8004674:	f3af 8000 	nop.w
 8004678:	4607      	mov	r7, r0
 800467a:	1c78      	adds	r0, r7, #1
 800467c:	d1d6      	bne.n	800462c <_vfiprintf_r+0x1bc>
 800467e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004680:	07d9      	lsls	r1, r3, #31
 8004682:	d405      	bmi.n	8004690 <_vfiprintf_r+0x220>
 8004684:	89ab      	ldrh	r3, [r5, #12]
 8004686:	059a      	lsls	r2, r3, #22
 8004688:	d402      	bmi.n	8004690 <_vfiprintf_r+0x220>
 800468a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800468c:	f7ff fe31 	bl	80042f2 <__retarget_lock_release_recursive>
 8004690:	89ab      	ldrh	r3, [r5, #12]
 8004692:	065b      	lsls	r3, r3, #25
 8004694:	f53f af12 	bmi.w	80044bc <_vfiprintf_r+0x4c>
 8004698:	9809      	ldr	r0, [sp, #36]	; 0x24
 800469a:	e711      	b.n	80044c0 <_vfiprintf_r+0x50>
 800469c:	ab03      	add	r3, sp, #12
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	462a      	mov	r2, r5
 80046a2:	4b09      	ldr	r3, [pc, #36]	; (80046c8 <_vfiprintf_r+0x258>)
 80046a4:	a904      	add	r1, sp, #16
 80046a6:	4630      	mov	r0, r6
 80046a8:	f000 f880 	bl	80047ac <_printf_i>
 80046ac:	e7e4      	b.n	8004678 <_vfiprintf_r+0x208>
 80046ae:	bf00      	nop
 80046b0:	08005138 	.word	0x08005138
 80046b4:	08005158 	.word	0x08005158
 80046b8:	08005118 	.word	0x08005118
 80046bc:	08005178 	.word	0x08005178
 80046c0:	08005182 	.word	0x08005182
 80046c4:	00000000 	.word	0x00000000
 80046c8:	0800444b 	.word	0x0800444b
 80046cc:	0800517e 	.word	0x0800517e

080046d0 <_printf_common>:
 80046d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046d4:	4616      	mov	r6, r2
 80046d6:	4699      	mov	r9, r3
 80046d8:	688a      	ldr	r2, [r1, #8]
 80046da:	690b      	ldr	r3, [r1, #16]
 80046dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046e0:	4293      	cmp	r3, r2
 80046e2:	bfb8      	it	lt
 80046e4:	4613      	movlt	r3, r2
 80046e6:	6033      	str	r3, [r6, #0]
 80046e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046ec:	4607      	mov	r7, r0
 80046ee:	460c      	mov	r4, r1
 80046f0:	b10a      	cbz	r2, 80046f6 <_printf_common+0x26>
 80046f2:	3301      	adds	r3, #1
 80046f4:	6033      	str	r3, [r6, #0]
 80046f6:	6823      	ldr	r3, [r4, #0]
 80046f8:	0699      	lsls	r1, r3, #26
 80046fa:	bf42      	ittt	mi
 80046fc:	6833      	ldrmi	r3, [r6, #0]
 80046fe:	3302      	addmi	r3, #2
 8004700:	6033      	strmi	r3, [r6, #0]
 8004702:	6825      	ldr	r5, [r4, #0]
 8004704:	f015 0506 	ands.w	r5, r5, #6
 8004708:	d106      	bne.n	8004718 <_printf_common+0x48>
 800470a:	f104 0a19 	add.w	sl, r4, #25
 800470e:	68e3      	ldr	r3, [r4, #12]
 8004710:	6832      	ldr	r2, [r6, #0]
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	42ab      	cmp	r3, r5
 8004716:	dc26      	bgt.n	8004766 <_printf_common+0x96>
 8004718:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800471c:	1e13      	subs	r3, r2, #0
 800471e:	6822      	ldr	r2, [r4, #0]
 8004720:	bf18      	it	ne
 8004722:	2301      	movne	r3, #1
 8004724:	0692      	lsls	r2, r2, #26
 8004726:	d42b      	bmi.n	8004780 <_printf_common+0xb0>
 8004728:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800472c:	4649      	mov	r1, r9
 800472e:	4638      	mov	r0, r7
 8004730:	47c0      	blx	r8
 8004732:	3001      	adds	r0, #1
 8004734:	d01e      	beq.n	8004774 <_printf_common+0xa4>
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	68e5      	ldr	r5, [r4, #12]
 800473a:	6832      	ldr	r2, [r6, #0]
 800473c:	f003 0306 	and.w	r3, r3, #6
 8004740:	2b04      	cmp	r3, #4
 8004742:	bf08      	it	eq
 8004744:	1aad      	subeq	r5, r5, r2
 8004746:	68a3      	ldr	r3, [r4, #8]
 8004748:	6922      	ldr	r2, [r4, #16]
 800474a:	bf0c      	ite	eq
 800474c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004750:	2500      	movne	r5, #0
 8004752:	4293      	cmp	r3, r2
 8004754:	bfc4      	itt	gt
 8004756:	1a9b      	subgt	r3, r3, r2
 8004758:	18ed      	addgt	r5, r5, r3
 800475a:	2600      	movs	r6, #0
 800475c:	341a      	adds	r4, #26
 800475e:	42b5      	cmp	r5, r6
 8004760:	d11a      	bne.n	8004798 <_printf_common+0xc8>
 8004762:	2000      	movs	r0, #0
 8004764:	e008      	b.n	8004778 <_printf_common+0xa8>
 8004766:	2301      	movs	r3, #1
 8004768:	4652      	mov	r2, sl
 800476a:	4649      	mov	r1, r9
 800476c:	4638      	mov	r0, r7
 800476e:	47c0      	blx	r8
 8004770:	3001      	adds	r0, #1
 8004772:	d103      	bne.n	800477c <_printf_common+0xac>
 8004774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800477c:	3501      	adds	r5, #1
 800477e:	e7c6      	b.n	800470e <_printf_common+0x3e>
 8004780:	18e1      	adds	r1, r4, r3
 8004782:	1c5a      	adds	r2, r3, #1
 8004784:	2030      	movs	r0, #48	; 0x30
 8004786:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800478a:	4422      	add	r2, r4
 800478c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004790:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004794:	3302      	adds	r3, #2
 8004796:	e7c7      	b.n	8004728 <_printf_common+0x58>
 8004798:	2301      	movs	r3, #1
 800479a:	4622      	mov	r2, r4
 800479c:	4649      	mov	r1, r9
 800479e:	4638      	mov	r0, r7
 80047a0:	47c0      	blx	r8
 80047a2:	3001      	adds	r0, #1
 80047a4:	d0e6      	beq.n	8004774 <_printf_common+0xa4>
 80047a6:	3601      	adds	r6, #1
 80047a8:	e7d9      	b.n	800475e <_printf_common+0x8e>
	...

080047ac <_printf_i>:
 80047ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047b0:	7e0f      	ldrb	r7, [r1, #24]
 80047b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047b4:	2f78      	cmp	r7, #120	; 0x78
 80047b6:	4691      	mov	r9, r2
 80047b8:	4680      	mov	r8, r0
 80047ba:	460c      	mov	r4, r1
 80047bc:	469a      	mov	sl, r3
 80047be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80047c2:	d807      	bhi.n	80047d4 <_printf_i+0x28>
 80047c4:	2f62      	cmp	r7, #98	; 0x62
 80047c6:	d80a      	bhi.n	80047de <_printf_i+0x32>
 80047c8:	2f00      	cmp	r7, #0
 80047ca:	f000 80d8 	beq.w	800497e <_printf_i+0x1d2>
 80047ce:	2f58      	cmp	r7, #88	; 0x58
 80047d0:	f000 80a3 	beq.w	800491a <_printf_i+0x16e>
 80047d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80047dc:	e03a      	b.n	8004854 <_printf_i+0xa8>
 80047de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80047e2:	2b15      	cmp	r3, #21
 80047e4:	d8f6      	bhi.n	80047d4 <_printf_i+0x28>
 80047e6:	a101      	add	r1, pc, #4	; (adr r1, 80047ec <_printf_i+0x40>)
 80047e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047ec:	08004845 	.word	0x08004845
 80047f0:	08004859 	.word	0x08004859
 80047f4:	080047d5 	.word	0x080047d5
 80047f8:	080047d5 	.word	0x080047d5
 80047fc:	080047d5 	.word	0x080047d5
 8004800:	080047d5 	.word	0x080047d5
 8004804:	08004859 	.word	0x08004859
 8004808:	080047d5 	.word	0x080047d5
 800480c:	080047d5 	.word	0x080047d5
 8004810:	080047d5 	.word	0x080047d5
 8004814:	080047d5 	.word	0x080047d5
 8004818:	08004965 	.word	0x08004965
 800481c:	08004889 	.word	0x08004889
 8004820:	08004947 	.word	0x08004947
 8004824:	080047d5 	.word	0x080047d5
 8004828:	080047d5 	.word	0x080047d5
 800482c:	08004987 	.word	0x08004987
 8004830:	080047d5 	.word	0x080047d5
 8004834:	08004889 	.word	0x08004889
 8004838:	080047d5 	.word	0x080047d5
 800483c:	080047d5 	.word	0x080047d5
 8004840:	0800494f 	.word	0x0800494f
 8004844:	682b      	ldr	r3, [r5, #0]
 8004846:	1d1a      	adds	r2, r3, #4
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	602a      	str	r2, [r5, #0]
 800484c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004850:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004854:	2301      	movs	r3, #1
 8004856:	e0a3      	b.n	80049a0 <_printf_i+0x1f4>
 8004858:	6820      	ldr	r0, [r4, #0]
 800485a:	6829      	ldr	r1, [r5, #0]
 800485c:	0606      	lsls	r6, r0, #24
 800485e:	f101 0304 	add.w	r3, r1, #4
 8004862:	d50a      	bpl.n	800487a <_printf_i+0xce>
 8004864:	680e      	ldr	r6, [r1, #0]
 8004866:	602b      	str	r3, [r5, #0]
 8004868:	2e00      	cmp	r6, #0
 800486a:	da03      	bge.n	8004874 <_printf_i+0xc8>
 800486c:	232d      	movs	r3, #45	; 0x2d
 800486e:	4276      	negs	r6, r6
 8004870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004874:	485e      	ldr	r0, [pc, #376]	; (80049f0 <_printf_i+0x244>)
 8004876:	230a      	movs	r3, #10
 8004878:	e019      	b.n	80048ae <_printf_i+0x102>
 800487a:	680e      	ldr	r6, [r1, #0]
 800487c:	602b      	str	r3, [r5, #0]
 800487e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004882:	bf18      	it	ne
 8004884:	b236      	sxthne	r6, r6
 8004886:	e7ef      	b.n	8004868 <_printf_i+0xbc>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	6820      	ldr	r0, [r4, #0]
 800488c:	1d19      	adds	r1, r3, #4
 800488e:	6029      	str	r1, [r5, #0]
 8004890:	0601      	lsls	r1, r0, #24
 8004892:	d501      	bpl.n	8004898 <_printf_i+0xec>
 8004894:	681e      	ldr	r6, [r3, #0]
 8004896:	e002      	b.n	800489e <_printf_i+0xf2>
 8004898:	0646      	lsls	r6, r0, #25
 800489a:	d5fb      	bpl.n	8004894 <_printf_i+0xe8>
 800489c:	881e      	ldrh	r6, [r3, #0]
 800489e:	4854      	ldr	r0, [pc, #336]	; (80049f0 <_printf_i+0x244>)
 80048a0:	2f6f      	cmp	r7, #111	; 0x6f
 80048a2:	bf0c      	ite	eq
 80048a4:	2308      	moveq	r3, #8
 80048a6:	230a      	movne	r3, #10
 80048a8:	2100      	movs	r1, #0
 80048aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048ae:	6865      	ldr	r5, [r4, #4]
 80048b0:	60a5      	str	r5, [r4, #8]
 80048b2:	2d00      	cmp	r5, #0
 80048b4:	bfa2      	ittt	ge
 80048b6:	6821      	ldrge	r1, [r4, #0]
 80048b8:	f021 0104 	bicge.w	r1, r1, #4
 80048bc:	6021      	strge	r1, [r4, #0]
 80048be:	b90e      	cbnz	r6, 80048c4 <_printf_i+0x118>
 80048c0:	2d00      	cmp	r5, #0
 80048c2:	d04d      	beq.n	8004960 <_printf_i+0x1b4>
 80048c4:	4615      	mov	r5, r2
 80048c6:	fbb6 f1f3 	udiv	r1, r6, r3
 80048ca:	fb03 6711 	mls	r7, r3, r1, r6
 80048ce:	5dc7      	ldrb	r7, [r0, r7]
 80048d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80048d4:	4637      	mov	r7, r6
 80048d6:	42bb      	cmp	r3, r7
 80048d8:	460e      	mov	r6, r1
 80048da:	d9f4      	bls.n	80048c6 <_printf_i+0x11a>
 80048dc:	2b08      	cmp	r3, #8
 80048de:	d10b      	bne.n	80048f8 <_printf_i+0x14c>
 80048e0:	6823      	ldr	r3, [r4, #0]
 80048e2:	07de      	lsls	r6, r3, #31
 80048e4:	d508      	bpl.n	80048f8 <_printf_i+0x14c>
 80048e6:	6923      	ldr	r3, [r4, #16]
 80048e8:	6861      	ldr	r1, [r4, #4]
 80048ea:	4299      	cmp	r1, r3
 80048ec:	bfde      	ittt	le
 80048ee:	2330      	movle	r3, #48	; 0x30
 80048f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80048f4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80048f8:	1b52      	subs	r2, r2, r5
 80048fa:	6122      	str	r2, [r4, #16]
 80048fc:	f8cd a000 	str.w	sl, [sp]
 8004900:	464b      	mov	r3, r9
 8004902:	aa03      	add	r2, sp, #12
 8004904:	4621      	mov	r1, r4
 8004906:	4640      	mov	r0, r8
 8004908:	f7ff fee2 	bl	80046d0 <_printf_common>
 800490c:	3001      	adds	r0, #1
 800490e:	d14c      	bne.n	80049aa <_printf_i+0x1fe>
 8004910:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004914:	b004      	add	sp, #16
 8004916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800491a:	4835      	ldr	r0, [pc, #212]	; (80049f0 <_printf_i+0x244>)
 800491c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004920:	6829      	ldr	r1, [r5, #0]
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	f851 6b04 	ldr.w	r6, [r1], #4
 8004928:	6029      	str	r1, [r5, #0]
 800492a:	061d      	lsls	r5, r3, #24
 800492c:	d514      	bpl.n	8004958 <_printf_i+0x1ac>
 800492e:	07df      	lsls	r7, r3, #31
 8004930:	bf44      	itt	mi
 8004932:	f043 0320 	orrmi.w	r3, r3, #32
 8004936:	6023      	strmi	r3, [r4, #0]
 8004938:	b91e      	cbnz	r6, 8004942 <_printf_i+0x196>
 800493a:	6823      	ldr	r3, [r4, #0]
 800493c:	f023 0320 	bic.w	r3, r3, #32
 8004940:	6023      	str	r3, [r4, #0]
 8004942:	2310      	movs	r3, #16
 8004944:	e7b0      	b.n	80048a8 <_printf_i+0xfc>
 8004946:	6823      	ldr	r3, [r4, #0]
 8004948:	f043 0320 	orr.w	r3, r3, #32
 800494c:	6023      	str	r3, [r4, #0]
 800494e:	2378      	movs	r3, #120	; 0x78
 8004950:	4828      	ldr	r0, [pc, #160]	; (80049f4 <_printf_i+0x248>)
 8004952:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004956:	e7e3      	b.n	8004920 <_printf_i+0x174>
 8004958:	0659      	lsls	r1, r3, #25
 800495a:	bf48      	it	mi
 800495c:	b2b6      	uxthmi	r6, r6
 800495e:	e7e6      	b.n	800492e <_printf_i+0x182>
 8004960:	4615      	mov	r5, r2
 8004962:	e7bb      	b.n	80048dc <_printf_i+0x130>
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	6826      	ldr	r6, [r4, #0]
 8004968:	6961      	ldr	r1, [r4, #20]
 800496a:	1d18      	adds	r0, r3, #4
 800496c:	6028      	str	r0, [r5, #0]
 800496e:	0635      	lsls	r5, r6, #24
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	d501      	bpl.n	8004978 <_printf_i+0x1cc>
 8004974:	6019      	str	r1, [r3, #0]
 8004976:	e002      	b.n	800497e <_printf_i+0x1d2>
 8004978:	0670      	lsls	r0, r6, #25
 800497a:	d5fb      	bpl.n	8004974 <_printf_i+0x1c8>
 800497c:	8019      	strh	r1, [r3, #0]
 800497e:	2300      	movs	r3, #0
 8004980:	6123      	str	r3, [r4, #16]
 8004982:	4615      	mov	r5, r2
 8004984:	e7ba      	b.n	80048fc <_printf_i+0x150>
 8004986:	682b      	ldr	r3, [r5, #0]
 8004988:	1d1a      	adds	r2, r3, #4
 800498a:	602a      	str	r2, [r5, #0]
 800498c:	681d      	ldr	r5, [r3, #0]
 800498e:	6862      	ldr	r2, [r4, #4]
 8004990:	2100      	movs	r1, #0
 8004992:	4628      	mov	r0, r5
 8004994:	f7fb fc2c 	bl	80001f0 <memchr>
 8004998:	b108      	cbz	r0, 800499e <_printf_i+0x1f2>
 800499a:	1b40      	subs	r0, r0, r5
 800499c:	6060      	str	r0, [r4, #4]
 800499e:	6863      	ldr	r3, [r4, #4]
 80049a0:	6123      	str	r3, [r4, #16]
 80049a2:	2300      	movs	r3, #0
 80049a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049a8:	e7a8      	b.n	80048fc <_printf_i+0x150>
 80049aa:	6923      	ldr	r3, [r4, #16]
 80049ac:	462a      	mov	r2, r5
 80049ae:	4649      	mov	r1, r9
 80049b0:	4640      	mov	r0, r8
 80049b2:	47d0      	blx	sl
 80049b4:	3001      	adds	r0, #1
 80049b6:	d0ab      	beq.n	8004910 <_printf_i+0x164>
 80049b8:	6823      	ldr	r3, [r4, #0]
 80049ba:	079b      	lsls	r3, r3, #30
 80049bc:	d413      	bmi.n	80049e6 <_printf_i+0x23a>
 80049be:	68e0      	ldr	r0, [r4, #12]
 80049c0:	9b03      	ldr	r3, [sp, #12]
 80049c2:	4298      	cmp	r0, r3
 80049c4:	bfb8      	it	lt
 80049c6:	4618      	movlt	r0, r3
 80049c8:	e7a4      	b.n	8004914 <_printf_i+0x168>
 80049ca:	2301      	movs	r3, #1
 80049cc:	4632      	mov	r2, r6
 80049ce:	4649      	mov	r1, r9
 80049d0:	4640      	mov	r0, r8
 80049d2:	47d0      	blx	sl
 80049d4:	3001      	adds	r0, #1
 80049d6:	d09b      	beq.n	8004910 <_printf_i+0x164>
 80049d8:	3501      	adds	r5, #1
 80049da:	68e3      	ldr	r3, [r4, #12]
 80049dc:	9903      	ldr	r1, [sp, #12]
 80049de:	1a5b      	subs	r3, r3, r1
 80049e0:	42ab      	cmp	r3, r5
 80049e2:	dcf2      	bgt.n	80049ca <_printf_i+0x21e>
 80049e4:	e7eb      	b.n	80049be <_printf_i+0x212>
 80049e6:	2500      	movs	r5, #0
 80049e8:	f104 0619 	add.w	r6, r4, #25
 80049ec:	e7f5      	b.n	80049da <_printf_i+0x22e>
 80049ee:	bf00      	nop
 80049f0:	08005189 	.word	0x08005189
 80049f4:	0800519a 	.word	0x0800519a

080049f8 <_sbrk_r>:
 80049f8:	b538      	push	{r3, r4, r5, lr}
 80049fa:	4d06      	ldr	r5, [pc, #24]	; (8004a14 <_sbrk_r+0x1c>)
 80049fc:	2300      	movs	r3, #0
 80049fe:	4604      	mov	r4, r0
 8004a00:	4608      	mov	r0, r1
 8004a02:	602b      	str	r3, [r5, #0]
 8004a04:	f7fc fba4 	bl	8001150 <_sbrk>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d102      	bne.n	8004a12 <_sbrk_r+0x1a>
 8004a0c:	682b      	ldr	r3, [r5, #0]
 8004a0e:	b103      	cbz	r3, 8004a12 <_sbrk_r+0x1a>
 8004a10:	6023      	str	r3, [r4, #0]
 8004a12:	bd38      	pop	{r3, r4, r5, pc}
 8004a14:	200007f8 	.word	0x200007f8

08004a18 <__sread>:
 8004a18:	b510      	push	{r4, lr}
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a20:	f000 fab2 	bl	8004f88 <_read_r>
 8004a24:	2800      	cmp	r0, #0
 8004a26:	bfab      	itete	ge
 8004a28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004a2a:	89a3      	ldrhlt	r3, [r4, #12]
 8004a2c:	181b      	addge	r3, r3, r0
 8004a2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004a32:	bfac      	ite	ge
 8004a34:	6563      	strge	r3, [r4, #84]	; 0x54
 8004a36:	81a3      	strhlt	r3, [r4, #12]
 8004a38:	bd10      	pop	{r4, pc}

08004a3a <__swrite>:
 8004a3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a3e:	461f      	mov	r7, r3
 8004a40:	898b      	ldrh	r3, [r1, #12]
 8004a42:	05db      	lsls	r3, r3, #23
 8004a44:	4605      	mov	r5, r0
 8004a46:	460c      	mov	r4, r1
 8004a48:	4616      	mov	r6, r2
 8004a4a:	d505      	bpl.n	8004a58 <__swrite+0x1e>
 8004a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a50:	2302      	movs	r3, #2
 8004a52:	2200      	movs	r2, #0
 8004a54:	f000 f9c8 	bl	8004de8 <_lseek_r>
 8004a58:	89a3      	ldrh	r3, [r4, #12]
 8004a5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a62:	81a3      	strh	r3, [r4, #12]
 8004a64:	4632      	mov	r2, r6
 8004a66:	463b      	mov	r3, r7
 8004a68:	4628      	mov	r0, r5
 8004a6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a6e:	f000 b869 	b.w	8004b44 <_write_r>

08004a72 <__sseek>:
 8004a72:	b510      	push	{r4, lr}
 8004a74:	460c      	mov	r4, r1
 8004a76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a7a:	f000 f9b5 	bl	8004de8 <_lseek_r>
 8004a7e:	1c43      	adds	r3, r0, #1
 8004a80:	89a3      	ldrh	r3, [r4, #12]
 8004a82:	bf15      	itete	ne
 8004a84:	6560      	strne	r0, [r4, #84]	; 0x54
 8004a86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004a8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004a8e:	81a3      	strheq	r3, [r4, #12]
 8004a90:	bf18      	it	ne
 8004a92:	81a3      	strhne	r3, [r4, #12]
 8004a94:	bd10      	pop	{r4, pc}

08004a96 <__sclose>:
 8004a96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a9a:	f000 b8d3 	b.w	8004c44 <_close_r>
	...

08004aa0 <__swbuf_r>:
 8004aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa2:	460e      	mov	r6, r1
 8004aa4:	4614      	mov	r4, r2
 8004aa6:	4605      	mov	r5, r0
 8004aa8:	b118      	cbz	r0, 8004ab2 <__swbuf_r+0x12>
 8004aaa:	6983      	ldr	r3, [r0, #24]
 8004aac:	b90b      	cbnz	r3, 8004ab2 <__swbuf_r+0x12>
 8004aae:	f7ff fb81 	bl	80041b4 <__sinit>
 8004ab2:	4b21      	ldr	r3, [pc, #132]	; (8004b38 <__swbuf_r+0x98>)
 8004ab4:	429c      	cmp	r4, r3
 8004ab6:	d12b      	bne.n	8004b10 <__swbuf_r+0x70>
 8004ab8:	686c      	ldr	r4, [r5, #4]
 8004aba:	69a3      	ldr	r3, [r4, #24]
 8004abc:	60a3      	str	r3, [r4, #8]
 8004abe:	89a3      	ldrh	r3, [r4, #12]
 8004ac0:	071a      	lsls	r2, r3, #28
 8004ac2:	d52f      	bpl.n	8004b24 <__swbuf_r+0x84>
 8004ac4:	6923      	ldr	r3, [r4, #16]
 8004ac6:	b36b      	cbz	r3, 8004b24 <__swbuf_r+0x84>
 8004ac8:	6923      	ldr	r3, [r4, #16]
 8004aca:	6820      	ldr	r0, [r4, #0]
 8004acc:	1ac0      	subs	r0, r0, r3
 8004ace:	6963      	ldr	r3, [r4, #20]
 8004ad0:	b2f6      	uxtb	r6, r6
 8004ad2:	4283      	cmp	r3, r0
 8004ad4:	4637      	mov	r7, r6
 8004ad6:	dc04      	bgt.n	8004ae2 <__swbuf_r+0x42>
 8004ad8:	4621      	mov	r1, r4
 8004ada:	4628      	mov	r0, r5
 8004adc:	f000 f948 	bl	8004d70 <_fflush_r>
 8004ae0:	bb30      	cbnz	r0, 8004b30 <__swbuf_r+0x90>
 8004ae2:	68a3      	ldr	r3, [r4, #8]
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	60a3      	str	r3, [r4, #8]
 8004ae8:	6823      	ldr	r3, [r4, #0]
 8004aea:	1c5a      	adds	r2, r3, #1
 8004aec:	6022      	str	r2, [r4, #0]
 8004aee:	701e      	strb	r6, [r3, #0]
 8004af0:	6963      	ldr	r3, [r4, #20]
 8004af2:	3001      	adds	r0, #1
 8004af4:	4283      	cmp	r3, r0
 8004af6:	d004      	beq.n	8004b02 <__swbuf_r+0x62>
 8004af8:	89a3      	ldrh	r3, [r4, #12]
 8004afa:	07db      	lsls	r3, r3, #31
 8004afc:	d506      	bpl.n	8004b0c <__swbuf_r+0x6c>
 8004afe:	2e0a      	cmp	r6, #10
 8004b00:	d104      	bne.n	8004b0c <__swbuf_r+0x6c>
 8004b02:	4621      	mov	r1, r4
 8004b04:	4628      	mov	r0, r5
 8004b06:	f000 f933 	bl	8004d70 <_fflush_r>
 8004b0a:	b988      	cbnz	r0, 8004b30 <__swbuf_r+0x90>
 8004b0c:	4638      	mov	r0, r7
 8004b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b10:	4b0a      	ldr	r3, [pc, #40]	; (8004b3c <__swbuf_r+0x9c>)
 8004b12:	429c      	cmp	r4, r3
 8004b14:	d101      	bne.n	8004b1a <__swbuf_r+0x7a>
 8004b16:	68ac      	ldr	r4, [r5, #8]
 8004b18:	e7cf      	b.n	8004aba <__swbuf_r+0x1a>
 8004b1a:	4b09      	ldr	r3, [pc, #36]	; (8004b40 <__swbuf_r+0xa0>)
 8004b1c:	429c      	cmp	r4, r3
 8004b1e:	bf08      	it	eq
 8004b20:	68ec      	ldreq	r4, [r5, #12]
 8004b22:	e7ca      	b.n	8004aba <__swbuf_r+0x1a>
 8004b24:	4621      	mov	r1, r4
 8004b26:	4628      	mov	r0, r5
 8004b28:	f000 f81e 	bl	8004b68 <__swsetup_r>
 8004b2c:	2800      	cmp	r0, #0
 8004b2e:	d0cb      	beq.n	8004ac8 <__swbuf_r+0x28>
 8004b30:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004b34:	e7ea      	b.n	8004b0c <__swbuf_r+0x6c>
 8004b36:	bf00      	nop
 8004b38:	08005138 	.word	0x08005138
 8004b3c:	08005158 	.word	0x08005158
 8004b40:	08005118 	.word	0x08005118

08004b44 <_write_r>:
 8004b44:	b538      	push	{r3, r4, r5, lr}
 8004b46:	4d07      	ldr	r5, [pc, #28]	; (8004b64 <_write_r+0x20>)
 8004b48:	4604      	mov	r4, r0
 8004b4a:	4608      	mov	r0, r1
 8004b4c:	4611      	mov	r1, r2
 8004b4e:	2200      	movs	r2, #0
 8004b50:	602a      	str	r2, [r5, #0]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f7fc faab 	bl	80010ae <_write>
 8004b58:	1c43      	adds	r3, r0, #1
 8004b5a:	d102      	bne.n	8004b62 <_write_r+0x1e>
 8004b5c:	682b      	ldr	r3, [r5, #0]
 8004b5e:	b103      	cbz	r3, 8004b62 <_write_r+0x1e>
 8004b60:	6023      	str	r3, [r4, #0]
 8004b62:	bd38      	pop	{r3, r4, r5, pc}
 8004b64:	200007f8 	.word	0x200007f8

08004b68 <__swsetup_r>:
 8004b68:	4b32      	ldr	r3, [pc, #200]	; (8004c34 <__swsetup_r+0xcc>)
 8004b6a:	b570      	push	{r4, r5, r6, lr}
 8004b6c:	681d      	ldr	r5, [r3, #0]
 8004b6e:	4606      	mov	r6, r0
 8004b70:	460c      	mov	r4, r1
 8004b72:	b125      	cbz	r5, 8004b7e <__swsetup_r+0x16>
 8004b74:	69ab      	ldr	r3, [r5, #24]
 8004b76:	b913      	cbnz	r3, 8004b7e <__swsetup_r+0x16>
 8004b78:	4628      	mov	r0, r5
 8004b7a:	f7ff fb1b 	bl	80041b4 <__sinit>
 8004b7e:	4b2e      	ldr	r3, [pc, #184]	; (8004c38 <__swsetup_r+0xd0>)
 8004b80:	429c      	cmp	r4, r3
 8004b82:	d10f      	bne.n	8004ba4 <__swsetup_r+0x3c>
 8004b84:	686c      	ldr	r4, [r5, #4]
 8004b86:	89a3      	ldrh	r3, [r4, #12]
 8004b88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b8c:	0719      	lsls	r1, r3, #28
 8004b8e:	d42c      	bmi.n	8004bea <__swsetup_r+0x82>
 8004b90:	06dd      	lsls	r5, r3, #27
 8004b92:	d411      	bmi.n	8004bb8 <__swsetup_r+0x50>
 8004b94:	2309      	movs	r3, #9
 8004b96:	6033      	str	r3, [r6, #0]
 8004b98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b9c:	81a3      	strh	r3, [r4, #12]
 8004b9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ba2:	e03e      	b.n	8004c22 <__swsetup_r+0xba>
 8004ba4:	4b25      	ldr	r3, [pc, #148]	; (8004c3c <__swsetup_r+0xd4>)
 8004ba6:	429c      	cmp	r4, r3
 8004ba8:	d101      	bne.n	8004bae <__swsetup_r+0x46>
 8004baa:	68ac      	ldr	r4, [r5, #8]
 8004bac:	e7eb      	b.n	8004b86 <__swsetup_r+0x1e>
 8004bae:	4b24      	ldr	r3, [pc, #144]	; (8004c40 <__swsetup_r+0xd8>)
 8004bb0:	429c      	cmp	r4, r3
 8004bb2:	bf08      	it	eq
 8004bb4:	68ec      	ldreq	r4, [r5, #12]
 8004bb6:	e7e6      	b.n	8004b86 <__swsetup_r+0x1e>
 8004bb8:	0758      	lsls	r0, r3, #29
 8004bba:	d512      	bpl.n	8004be2 <__swsetup_r+0x7a>
 8004bbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bbe:	b141      	cbz	r1, 8004bd2 <__swsetup_r+0x6a>
 8004bc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bc4:	4299      	cmp	r1, r3
 8004bc6:	d002      	beq.n	8004bce <__swsetup_r+0x66>
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f000 f991 	bl	8004ef0 <_free_r>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	6363      	str	r3, [r4, #52]	; 0x34
 8004bd2:	89a3      	ldrh	r3, [r4, #12]
 8004bd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004bd8:	81a3      	strh	r3, [r4, #12]
 8004bda:	2300      	movs	r3, #0
 8004bdc:	6063      	str	r3, [r4, #4]
 8004bde:	6923      	ldr	r3, [r4, #16]
 8004be0:	6023      	str	r3, [r4, #0]
 8004be2:	89a3      	ldrh	r3, [r4, #12]
 8004be4:	f043 0308 	orr.w	r3, r3, #8
 8004be8:	81a3      	strh	r3, [r4, #12]
 8004bea:	6923      	ldr	r3, [r4, #16]
 8004bec:	b94b      	cbnz	r3, 8004c02 <__swsetup_r+0x9a>
 8004bee:	89a3      	ldrh	r3, [r4, #12]
 8004bf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bf8:	d003      	beq.n	8004c02 <__swsetup_r+0x9a>
 8004bfa:	4621      	mov	r1, r4
 8004bfc:	4630      	mov	r0, r6
 8004bfe:	f000 f92b 	bl	8004e58 <__smakebuf_r>
 8004c02:	89a0      	ldrh	r0, [r4, #12]
 8004c04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c08:	f010 0301 	ands.w	r3, r0, #1
 8004c0c:	d00a      	beq.n	8004c24 <__swsetup_r+0xbc>
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60a3      	str	r3, [r4, #8]
 8004c12:	6963      	ldr	r3, [r4, #20]
 8004c14:	425b      	negs	r3, r3
 8004c16:	61a3      	str	r3, [r4, #24]
 8004c18:	6923      	ldr	r3, [r4, #16]
 8004c1a:	b943      	cbnz	r3, 8004c2e <__swsetup_r+0xc6>
 8004c1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c20:	d1ba      	bne.n	8004b98 <__swsetup_r+0x30>
 8004c22:	bd70      	pop	{r4, r5, r6, pc}
 8004c24:	0781      	lsls	r1, r0, #30
 8004c26:	bf58      	it	pl
 8004c28:	6963      	ldrpl	r3, [r4, #20]
 8004c2a:	60a3      	str	r3, [r4, #8]
 8004c2c:	e7f4      	b.n	8004c18 <__swsetup_r+0xb0>
 8004c2e:	2000      	movs	r0, #0
 8004c30:	e7f7      	b.n	8004c22 <__swsetup_r+0xba>
 8004c32:	bf00      	nop
 8004c34:	20000014 	.word	0x20000014
 8004c38:	08005138 	.word	0x08005138
 8004c3c:	08005158 	.word	0x08005158
 8004c40:	08005118 	.word	0x08005118

08004c44 <_close_r>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	4d06      	ldr	r5, [pc, #24]	; (8004c60 <_close_r+0x1c>)
 8004c48:	2300      	movs	r3, #0
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	4608      	mov	r0, r1
 8004c4e:	602b      	str	r3, [r5, #0]
 8004c50:	f7fc fa49 	bl	80010e6 <_close>
 8004c54:	1c43      	adds	r3, r0, #1
 8004c56:	d102      	bne.n	8004c5e <_close_r+0x1a>
 8004c58:	682b      	ldr	r3, [r5, #0]
 8004c5a:	b103      	cbz	r3, 8004c5e <_close_r+0x1a>
 8004c5c:	6023      	str	r3, [r4, #0]
 8004c5e:	bd38      	pop	{r3, r4, r5, pc}
 8004c60:	200007f8 	.word	0x200007f8

08004c64 <__sflush_r>:
 8004c64:	898a      	ldrh	r2, [r1, #12]
 8004c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c6a:	4605      	mov	r5, r0
 8004c6c:	0710      	lsls	r0, r2, #28
 8004c6e:	460c      	mov	r4, r1
 8004c70:	d458      	bmi.n	8004d24 <__sflush_r+0xc0>
 8004c72:	684b      	ldr	r3, [r1, #4]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	dc05      	bgt.n	8004c84 <__sflush_r+0x20>
 8004c78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	dc02      	bgt.n	8004c84 <__sflush_r+0x20>
 8004c7e:	2000      	movs	r0, #0
 8004c80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004c86:	2e00      	cmp	r6, #0
 8004c88:	d0f9      	beq.n	8004c7e <__sflush_r+0x1a>
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004c90:	682f      	ldr	r7, [r5, #0]
 8004c92:	602b      	str	r3, [r5, #0]
 8004c94:	d032      	beq.n	8004cfc <__sflush_r+0x98>
 8004c96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004c98:	89a3      	ldrh	r3, [r4, #12]
 8004c9a:	075a      	lsls	r2, r3, #29
 8004c9c:	d505      	bpl.n	8004caa <__sflush_r+0x46>
 8004c9e:	6863      	ldr	r3, [r4, #4]
 8004ca0:	1ac0      	subs	r0, r0, r3
 8004ca2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ca4:	b10b      	cbz	r3, 8004caa <__sflush_r+0x46>
 8004ca6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004ca8:	1ac0      	subs	r0, r0, r3
 8004caa:	2300      	movs	r3, #0
 8004cac:	4602      	mov	r2, r0
 8004cae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cb0:	6a21      	ldr	r1, [r4, #32]
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	47b0      	blx	r6
 8004cb6:	1c43      	adds	r3, r0, #1
 8004cb8:	89a3      	ldrh	r3, [r4, #12]
 8004cba:	d106      	bne.n	8004cca <__sflush_r+0x66>
 8004cbc:	6829      	ldr	r1, [r5, #0]
 8004cbe:	291d      	cmp	r1, #29
 8004cc0:	d82c      	bhi.n	8004d1c <__sflush_r+0xb8>
 8004cc2:	4a2a      	ldr	r2, [pc, #168]	; (8004d6c <__sflush_r+0x108>)
 8004cc4:	40ca      	lsrs	r2, r1
 8004cc6:	07d6      	lsls	r6, r2, #31
 8004cc8:	d528      	bpl.n	8004d1c <__sflush_r+0xb8>
 8004cca:	2200      	movs	r2, #0
 8004ccc:	6062      	str	r2, [r4, #4]
 8004cce:	04d9      	lsls	r1, r3, #19
 8004cd0:	6922      	ldr	r2, [r4, #16]
 8004cd2:	6022      	str	r2, [r4, #0]
 8004cd4:	d504      	bpl.n	8004ce0 <__sflush_r+0x7c>
 8004cd6:	1c42      	adds	r2, r0, #1
 8004cd8:	d101      	bne.n	8004cde <__sflush_r+0x7a>
 8004cda:	682b      	ldr	r3, [r5, #0]
 8004cdc:	b903      	cbnz	r3, 8004ce0 <__sflush_r+0x7c>
 8004cde:	6560      	str	r0, [r4, #84]	; 0x54
 8004ce0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ce2:	602f      	str	r7, [r5, #0]
 8004ce4:	2900      	cmp	r1, #0
 8004ce6:	d0ca      	beq.n	8004c7e <__sflush_r+0x1a>
 8004ce8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004cec:	4299      	cmp	r1, r3
 8004cee:	d002      	beq.n	8004cf6 <__sflush_r+0x92>
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	f000 f8fd 	bl	8004ef0 <_free_r>
 8004cf6:	2000      	movs	r0, #0
 8004cf8:	6360      	str	r0, [r4, #52]	; 0x34
 8004cfa:	e7c1      	b.n	8004c80 <__sflush_r+0x1c>
 8004cfc:	6a21      	ldr	r1, [r4, #32]
 8004cfe:	2301      	movs	r3, #1
 8004d00:	4628      	mov	r0, r5
 8004d02:	47b0      	blx	r6
 8004d04:	1c41      	adds	r1, r0, #1
 8004d06:	d1c7      	bne.n	8004c98 <__sflush_r+0x34>
 8004d08:	682b      	ldr	r3, [r5, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0c4      	beq.n	8004c98 <__sflush_r+0x34>
 8004d0e:	2b1d      	cmp	r3, #29
 8004d10:	d001      	beq.n	8004d16 <__sflush_r+0xb2>
 8004d12:	2b16      	cmp	r3, #22
 8004d14:	d101      	bne.n	8004d1a <__sflush_r+0xb6>
 8004d16:	602f      	str	r7, [r5, #0]
 8004d18:	e7b1      	b.n	8004c7e <__sflush_r+0x1a>
 8004d1a:	89a3      	ldrh	r3, [r4, #12]
 8004d1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d20:	81a3      	strh	r3, [r4, #12]
 8004d22:	e7ad      	b.n	8004c80 <__sflush_r+0x1c>
 8004d24:	690f      	ldr	r7, [r1, #16]
 8004d26:	2f00      	cmp	r7, #0
 8004d28:	d0a9      	beq.n	8004c7e <__sflush_r+0x1a>
 8004d2a:	0793      	lsls	r3, r2, #30
 8004d2c:	680e      	ldr	r6, [r1, #0]
 8004d2e:	bf08      	it	eq
 8004d30:	694b      	ldreq	r3, [r1, #20]
 8004d32:	600f      	str	r7, [r1, #0]
 8004d34:	bf18      	it	ne
 8004d36:	2300      	movne	r3, #0
 8004d38:	eba6 0807 	sub.w	r8, r6, r7
 8004d3c:	608b      	str	r3, [r1, #8]
 8004d3e:	f1b8 0f00 	cmp.w	r8, #0
 8004d42:	dd9c      	ble.n	8004c7e <__sflush_r+0x1a>
 8004d44:	6a21      	ldr	r1, [r4, #32]
 8004d46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004d48:	4643      	mov	r3, r8
 8004d4a:	463a      	mov	r2, r7
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	47b0      	blx	r6
 8004d50:	2800      	cmp	r0, #0
 8004d52:	dc06      	bgt.n	8004d62 <__sflush_r+0xfe>
 8004d54:	89a3      	ldrh	r3, [r4, #12]
 8004d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d5a:	81a3      	strh	r3, [r4, #12]
 8004d5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d60:	e78e      	b.n	8004c80 <__sflush_r+0x1c>
 8004d62:	4407      	add	r7, r0
 8004d64:	eba8 0800 	sub.w	r8, r8, r0
 8004d68:	e7e9      	b.n	8004d3e <__sflush_r+0xda>
 8004d6a:	bf00      	nop
 8004d6c:	20400001 	.word	0x20400001

08004d70 <_fflush_r>:
 8004d70:	b538      	push	{r3, r4, r5, lr}
 8004d72:	690b      	ldr	r3, [r1, #16]
 8004d74:	4605      	mov	r5, r0
 8004d76:	460c      	mov	r4, r1
 8004d78:	b913      	cbnz	r3, 8004d80 <_fflush_r+0x10>
 8004d7a:	2500      	movs	r5, #0
 8004d7c:	4628      	mov	r0, r5
 8004d7e:	bd38      	pop	{r3, r4, r5, pc}
 8004d80:	b118      	cbz	r0, 8004d8a <_fflush_r+0x1a>
 8004d82:	6983      	ldr	r3, [r0, #24]
 8004d84:	b90b      	cbnz	r3, 8004d8a <_fflush_r+0x1a>
 8004d86:	f7ff fa15 	bl	80041b4 <__sinit>
 8004d8a:	4b14      	ldr	r3, [pc, #80]	; (8004ddc <_fflush_r+0x6c>)
 8004d8c:	429c      	cmp	r4, r3
 8004d8e:	d11b      	bne.n	8004dc8 <_fflush_r+0x58>
 8004d90:	686c      	ldr	r4, [r5, #4]
 8004d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0ef      	beq.n	8004d7a <_fflush_r+0xa>
 8004d9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d9c:	07d0      	lsls	r0, r2, #31
 8004d9e:	d404      	bmi.n	8004daa <_fflush_r+0x3a>
 8004da0:	0599      	lsls	r1, r3, #22
 8004da2:	d402      	bmi.n	8004daa <_fflush_r+0x3a>
 8004da4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004da6:	f7ff faa3 	bl	80042f0 <__retarget_lock_acquire_recursive>
 8004daa:	4628      	mov	r0, r5
 8004dac:	4621      	mov	r1, r4
 8004dae:	f7ff ff59 	bl	8004c64 <__sflush_r>
 8004db2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004db4:	07da      	lsls	r2, r3, #31
 8004db6:	4605      	mov	r5, r0
 8004db8:	d4e0      	bmi.n	8004d7c <_fflush_r+0xc>
 8004dba:	89a3      	ldrh	r3, [r4, #12]
 8004dbc:	059b      	lsls	r3, r3, #22
 8004dbe:	d4dd      	bmi.n	8004d7c <_fflush_r+0xc>
 8004dc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dc2:	f7ff fa96 	bl	80042f2 <__retarget_lock_release_recursive>
 8004dc6:	e7d9      	b.n	8004d7c <_fflush_r+0xc>
 8004dc8:	4b05      	ldr	r3, [pc, #20]	; (8004de0 <_fflush_r+0x70>)
 8004dca:	429c      	cmp	r4, r3
 8004dcc:	d101      	bne.n	8004dd2 <_fflush_r+0x62>
 8004dce:	68ac      	ldr	r4, [r5, #8]
 8004dd0:	e7df      	b.n	8004d92 <_fflush_r+0x22>
 8004dd2:	4b04      	ldr	r3, [pc, #16]	; (8004de4 <_fflush_r+0x74>)
 8004dd4:	429c      	cmp	r4, r3
 8004dd6:	bf08      	it	eq
 8004dd8:	68ec      	ldreq	r4, [r5, #12]
 8004dda:	e7da      	b.n	8004d92 <_fflush_r+0x22>
 8004ddc:	08005138 	.word	0x08005138
 8004de0:	08005158 	.word	0x08005158
 8004de4:	08005118 	.word	0x08005118

08004de8 <_lseek_r>:
 8004de8:	b538      	push	{r3, r4, r5, lr}
 8004dea:	4d07      	ldr	r5, [pc, #28]	; (8004e08 <_lseek_r+0x20>)
 8004dec:	4604      	mov	r4, r0
 8004dee:	4608      	mov	r0, r1
 8004df0:	4611      	mov	r1, r2
 8004df2:	2200      	movs	r2, #0
 8004df4:	602a      	str	r2, [r5, #0]
 8004df6:	461a      	mov	r2, r3
 8004df8:	f7fc f99c 	bl	8001134 <_lseek>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	d102      	bne.n	8004e06 <_lseek_r+0x1e>
 8004e00:	682b      	ldr	r3, [r5, #0]
 8004e02:	b103      	cbz	r3, 8004e06 <_lseek_r+0x1e>
 8004e04:	6023      	str	r3, [r4, #0]
 8004e06:	bd38      	pop	{r3, r4, r5, pc}
 8004e08:	200007f8 	.word	0x200007f8

08004e0c <__swhatbuf_r>:
 8004e0c:	b570      	push	{r4, r5, r6, lr}
 8004e0e:	460e      	mov	r6, r1
 8004e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e14:	2900      	cmp	r1, #0
 8004e16:	b096      	sub	sp, #88	; 0x58
 8004e18:	4614      	mov	r4, r2
 8004e1a:	461d      	mov	r5, r3
 8004e1c:	da08      	bge.n	8004e30 <__swhatbuf_r+0x24>
 8004e1e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	602a      	str	r2, [r5, #0]
 8004e26:	061a      	lsls	r2, r3, #24
 8004e28:	d410      	bmi.n	8004e4c <__swhatbuf_r+0x40>
 8004e2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e2e:	e00e      	b.n	8004e4e <__swhatbuf_r+0x42>
 8004e30:	466a      	mov	r2, sp
 8004e32:	f000 f8bb 	bl	8004fac <_fstat_r>
 8004e36:	2800      	cmp	r0, #0
 8004e38:	dbf1      	blt.n	8004e1e <__swhatbuf_r+0x12>
 8004e3a:	9a01      	ldr	r2, [sp, #4]
 8004e3c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004e40:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004e44:	425a      	negs	r2, r3
 8004e46:	415a      	adcs	r2, r3
 8004e48:	602a      	str	r2, [r5, #0]
 8004e4a:	e7ee      	b.n	8004e2a <__swhatbuf_r+0x1e>
 8004e4c:	2340      	movs	r3, #64	; 0x40
 8004e4e:	2000      	movs	r0, #0
 8004e50:	6023      	str	r3, [r4, #0]
 8004e52:	b016      	add	sp, #88	; 0x58
 8004e54:	bd70      	pop	{r4, r5, r6, pc}
	...

08004e58 <__smakebuf_r>:
 8004e58:	898b      	ldrh	r3, [r1, #12]
 8004e5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004e5c:	079d      	lsls	r5, r3, #30
 8004e5e:	4606      	mov	r6, r0
 8004e60:	460c      	mov	r4, r1
 8004e62:	d507      	bpl.n	8004e74 <__smakebuf_r+0x1c>
 8004e64:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004e68:	6023      	str	r3, [r4, #0]
 8004e6a:	6123      	str	r3, [r4, #16]
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	6163      	str	r3, [r4, #20]
 8004e70:	b002      	add	sp, #8
 8004e72:	bd70      	pop	{r4, r5, r6, pc}
 8004e74:	ab01      	add	r3, sp, #4
 8004e76:	466a      	mov	r2, sp
 8004e78:	f7ff ffc8 	bl	8004e0c <__swhatbuf_r>
 8004e7c:	9900      	ldr	r1, [sp, #0]
 8004e7e:	4605      	mov	r5, r0
 8004e80:	4630      	mov	r0, r6
 8004e82:	f7ff fa57 	bl	8004334 <_malloc_r>
 8004e86:	b948      	cbnz	r0, 8004e9c <__smakebuf_r+0x44>
 8004e88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004e8c:	059a      	lsls	r2, r3, #22
 8004e8e:	d4ef      	bmi.n	8004e70 <__smakebuf_r+0x18>
 8004e90:	f023 0303 	bic.w	r3, r3, #3
 8004e94:	f043 0302 	orr.w	r3, r3, #2
 8004e98:	81a3      	strh	r3, [r4, #12]
 8004e9a:	e7e3      	b.n	8004e64 <__smakebuf_r+0xc>
 8004e9c:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <__smakebuf_r+0x7c>)
 8004e9e:	62b3      	str	r3, [r6, #40]	; 0x28
 8004ea0:	89a3      	ldrh	r3, [r4, #12]
 8004ea2:	6020      	str	r0, [r4, #0]
 8004ea4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ea8:	81a3      	strh	r3, [r4, #12]
 8004eaa:	9b00      	ldr	r3, [sp, #0]
 8004eac:	6163      	str	r3, [r4, #20]
 8004eae:	9b01      	ldr	r3, [sp, #4]
 8004eb0:	6120      	str	r0, [r4, #16]
 8004eb2:	b15b      	cbz	r3, 8004ecc <__smakebuf_r+0x74>
 8004eb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004eb8:	4630      	mov	r0, r6
 8004eba:	f000 f889 	bl	8004fd0 <_isatty_r>
 8004ebe:	b128      	cbz	r0, 8004ecc <__smakebuf_r+0x74>
 8004ec0:	89a3      	ldrh	r3, [r4, #12]
 8004ec2:	f023 0303 	bic.w	r3, r3, #3
 8004ec6:	f043 0301 	orr.w	r3, r3, #1
 8004eca:	81a3      	strh	r3, [r4, #12]
 8004ecc:	89a0      	ldrh	r0, [r4, #12]
 8004ece:	4305      	orrs	r5, r0
 8004ed0:	81a5      	strh	r5, [r4, #12]
 8004ed2:	e7cd      	b.n	8004e70 <__smakebuf_r+0x18>
 8004ed4:	0800414d 	.word	0x0800414d

08004ed8 <__malloc_lock>:
 8004ed8:	4801      	ldr	r0, [pc, #4]	; (8004ee0 <__malloc_lock+0x8>)
 8004eda:	f7ff ba09 	b.w	80042f0 <__retarget_lock_acquire_recursive>
 8004ede:	bf00      	nop
 8004ee0:	200007ec 	.word	0x200007ec

08004ee4 <__malloc_unlock>:
 8004ee4:	4801      	ldr	r0, [pc, #4]	; (8004eec <__malloc_unlock+0x8>)
 8004ee6:	f7ff ba04 	b.w	80042f2 <__retarget_lock_release_recursive>
 8004eea:	bf00      	nop
 8004eec:	200007ec 	.word	0x200007ec

08004ef0 <_free_r>:
 8004ef0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004ef2:	2900      	cmp	r1, #0
 8004ef4:	d044      	beq.n	8004f80 <_free_r+0x90>
 8004ef6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004efa:	9001      	str	r0, [sp, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f1a1 0404 	sub.w	r4, r1, #4
 8004f02:	bfb8      	it	lt
 8004f04:	18e4      	addlt	r4, r4, r3
 8004f06:	f7ff ffe7 	bl	8004ed8 <__malloc_lock>
 8004f0a:	4a1e      	ldr	r2, [pc, #120]	; (8004f84 <_free_r+0x94>)
 8004f0c:	9801      	ldr	r0, [sp, #4]
 8004f0e:	6813      	ldr	r3, [r2, #0]
 8004f10:	b933      	cbnz	r3, 8004f20 <_free_r+0x30>
 8004f12:	6063      	str	r3, [r4, #4]
 8004f14:	6014      	str	r4, [r2, #0]
 8004f16:	b003      	add	sp, #12
 8004f18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f1c:	f7ff bfe2 	b.w	8004ee4 <__malloc_unlock>
 8004f20:	42a3      	cmp	r3, r4
 8004f22:	d908      	bls.n	8004f36 <_free_r+0x46>
 8004f24:	6825      	ldr	r5, [r4, #0]
 8004f26:	1961      	adds	r1, r4, r5
 8004f28:	428b      	cmp	r3, r1
 8004f2a:	bf01      	itttt	eq
 8004f2c:	6819      	ldreq	r1, [r3, #0]
 8004f2e:	685b      	ldreq	r3, [r3, #4]
 8004f30:	1949      	addeq	r1, r1, r5
 8004f32:	6021      	streq	r1, [r4, #0]
 8004f34:	e7ed      	b.n	8004f12 <_free_r+0x22>
 8004f36:	461a      	mov	r2, r3
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	b10b      	cbz	r3, 8004f40 <_free_r+0x50>
 8004f3c:	42a3      	cmp	r3, r4
 8004f3e:	d9fa      	bls.n	8004f36 <_free_r+0x46>
 8004f40:	6811      	ldr	r1, [r2, #0]
 8004f42:	1855      	adds	r5, r2, r1
 8004f44:	42a5      	cmp	r5, r4
 8004f46:	d10b      	bne.n	8004f60 <_free_r+0x70>
 8004f48:	6824      	ldr	r4, [r4, #0]
 8004f4a:	4421      	add	r1, r4
 8004f4c:	1854      	adds	r4, r2, r1
 8004f4e:	42a3      	cmp	r3, r4
 8004f50:	6011      	str	r1, [r2, #0]
 8004f52:	d1e0      	bne.n	8004f16 <_free_r+0x26>
 8004f54:	681c      	ldr	r4, [r3, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	6053      	str	r3, [r2, #4]
 8004f5a:	4421      	add	r1, r4
 8004f5c:	6011      	str	r1, [r2, #0]
 8004f5e:	e7da      	b.n	8004f16 <_free_r+0x26>
 8004f60:	d902      	bls.n	8004f68 <_free_r+0x78>
 8004f62:	230c      	movs	r3, #12
 8004f64:	6003      	str	r3, [r0, #0]
 8004f66:	e7d6      	b.n	8004f16 <_free_r+0x26>
 8004f68:	6825      	ldr	r5, [r4, #0]
 8004f6a:	1961      	adds	r1, r4, r5
 8004f6c:	428b      	cmp	r3, r1
 8004f6e:	bf04      	itt	eq
 8004f70:	6819      	ldreq	r1, [r3, #0]
 8004f72:	685b      	ldreq	r3, [r3, #4]
 8004f74:	6063      	str	r3, [r4, #4]
 8004f76:	bf04      	itt	eq
 8004f78:	1949      	addeq	r1, r1, r5
 8004f7a:	6021      	streq	r1, [r4, #0]
 8004f7c:	6054      	str	r4, [r2, #4]
 8004f7e:	e7ca      	b.n	8004f16 <_free_r+0x26>
 8004f80:	b003      	add	sp, #12
 8004f82:	bd30      	pop	{r4, r5, pc}
 8004f84:	200007f0 	.word	0x200007f0

08004f88 <_read_r>:
 8004f88:	b538      	push	{r3, r4, r5, lr}
 8004f8a:	4d07      	ldr	r5, [pc, #28]	; (8004fa8 <_read_r+0x20>)
 8004f8c:	4604      	mov	r4, r0
 8004f8e:	4608      	mov	r0, r1
 8004f90:	4611      	mov	r1, r2
 8004f92:	2200      	movs	r2, #0
 8004f94:	602a      	str	r2, [r5, #0]
 8004f96:	461a      	mov	r2, r3
 8004f98:	f7fc f86c 	bl	8001074 <_read>
 8004f9c:	1c43      	adds	r3, r0, #1
 8004f9e:	d102      	bne.n	8004fa6 <_read_r+0x1e>
 8004fa0:	682b      	ldr	r3, [r5, #0]
 8004fa2:	b103      	cbz	r3, 8004fa6 <_read_r+0x1e>
 8004fa4:	6023      	str	r3, [r4, #0]
 8004fa6:	bd38      	pop	{r3, r4, r5, pc}
 8004fa8:	200007f8 	.word	0x200007f8

08004fac <_fstat_r>:
 8004fac:	b538      	push	{r3, r4, r5, lr}
 8004fae:	4d07      	ldr	r5, [pc, #28]	; (8004fcc <_fstat_r+0x20>)
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	4604      	mov	r4, r0
 8004fb4:	4608      	mov	r0, r1
 8004fb6:	4611      	mov	r1, r2
 8004fb8:	602b      	str	r3, [r5, #0]
 8004fba:	f7fc f8a0 	bl	80010fe <_fstat>
 8004fbe:	1c43      	adds	r3, r0, #1
 8004fc0:	d102      	bne.n	8004fc8 <_fstat_r+0x1c>
 8004fc2:	682b      	ldr	r3, [r5, #0]
 8004fc4:	b103      	cbz	r3, 8004fc8 <_fstat_r+0x1c>
 8004fc6:	6023      	str	r3, [r4, #0]
 8004fc8:	bd38      	pop	{r3, r4, r5, pc}
 8004fca:	bf00      	nop
 8004fcc:	200007f8 	.word	0x200007f8

08004fd0 <_isatty_r>:
 8004fd0:	b538      	push	{r3, r4, r5, lr}
 8004fd2:	4d06      	ldr	r5, [pc, #24]	; (8004fec <_isatty_r+0x1c>)
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	4604      	mov	r4, r0
 8004fd8:	4608      	mov	r0, r1
 8004fda:	602b      	str	r3, [r5, #0]
 8004fdc:	f7fc f89f 	bl	800111e <_isatty>
 8004fe0:	1c43      	adds	r3, r0, #1
 8004fe2:	d102      	bne.n	8004fea <_isatty_r+0x1a>
 8004fe4:	682b      	ldr	r3, [r5, #0]
 8004fe6:	b103      	cbz	r3, 8004fea <_isatty_r+0x1a>
 8004fe8:	6023      	str	r3, [r4, #0]
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	200007f8 	.word	0x200007f8

08004ff0 <_init>:
 8004ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ff2:	bf00      	nop
 8004ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ff6:	bc08      	pop	{r3}
 8004ff8:	469e      	mov	lr, r3
 8004ffa:	4770      	bx	lr

08004ffc <_fini>:
 8004ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ffe:	bf00      	nop
 8005000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005002:	bc08      	pop	{r3}
 8005004:	469e      	mov	lr, r3
 8005006:	4770      	bx	lr
