Simulator report for CPU
Sat Dec 21 11:29:58 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 705 nodes    ;
; Simulation Coverage         ;      84.55 % ;
; Total Number of Transitions ; 13794        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+---------------------------------------------------------------------------------------------------+
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      84.55 % ;
; Total nodes checked                                 ; 705          ;
; Total output ports checked                          ; 712          ;
; Total output ports with complete 1/0-value coverage ; 602          ;
; Total output ports with no 1/0-value coverage       ; 57           ;
; Total output ports with no 1-value coverage         ; 93           ;
; Total output ports with no 0-value coverage         ; 74           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+
; |CPU|IN_PC                                                                                          ; |CPU|IN_PC                                                                                    ; pin_out          ;
; |CPU|clk                                                                                            ; |CPU|clk                                                                                      ; out              ;
; |CPU|gdfx_temp0[7]                                                                                  ; |CPU|gdfx_temp0[7]                                                                            ; out0             ;
; |CPU|gdfx_temp0[6]                                                                                  ; |CPU|gdfx_temp0[6]                                                                            ; out0             ;
; |CPU|gdfx_temp0[5]                                                                                  ; |CPU|gdfx_temp0[5]                                                                            ; out0             ;
; |CPU|gdfx_temp0[4]                                                                                  ; |CPU|gdfx_temp0[4]                                                                            ; out0             ;
; |CPU|gdfx_temp0[3]                                                                                  ; |CPU|gdfx_temp0[3]                                                                            ; out0             ;
; |CPU|gdfx_temp0[2]                                                                                  ; |CPU|gdfx_temp0[2]                                                                            ; out0             ;
; |CPU|gdfx_temp0[1]                                                                                  ; |CPU|gdfx_temp0[1]                                                                            ; out0             ;
; |CPU|gdfx_temp0[0]                                                                                  ; |CPU|gdfx_temp0[0]                                                                            ; out0             ;
; |CPU|inst24[2]                                                                                      ; |CPU|inst24[2]                                                                                ; out              ;
; |CPU|inst24[1]                                                                                      ; |CPU|inst24[1]                                                                                ; out              ;
; |CPU|inst24[0]                                                                                      ; |CPU|inst24[0]                                                                                ; out              ;
; |CPU|IN_R1[3]                                                                                       ; |CPU|IN_R1[3]                                                                                 ; out              ;
; |CPU|IN_R1[2]                                                                                       ; |CPU|IN_R1[2]                                                                                 ; out              ;
; |CPU|IN_R1[1]                                                                                       ; |CPU|IN_R1[1]                                                                                 ; out              ;
; |CPU|IN_R1[0]                                                                                       ; |CPU|IN_R1[0]                                                                                 ; out              ;
; |CPU|ino                                                                                            ; |CPU|ino                                                                                      ; pin_out          ;
; |CPU|a~0                                                                                            ; |CPU|a~0                                                                                      ; out0             ;
; |CPU|inst26                                                                                         ; |CPU|inst26                                                                                   ; out              ;
; |CPU|inst31                                                                                         ; |CPU|inst31                                                                                   ; out0             ;
; |CPU|inst25                                                                                         ; |CPU|inst25                                                                                   ; out              ;
; |CPU|SM                                                                                             ; |CPU|SM                                                                                       ; pin_out          ;
; |CPU|MOVA                                                                                           ; |CPU|MOVA                                                                                     ; pin_out          ;
; |CPU|WE                                                                                             ; |CPU|WE                                                                                       ; pin_out          ;
; |CPU|m                                                                                              ; |CPU|m                                                                                        ; pin_out          ;
; |CPU|fr                                                                                             ; |CPU|fr                                                                                       ; pin_out          ;
; |CPU|fl                                                                                             ; |CPU|fl                                                                                       ; pin_out          ;
; |CPU|f                                                                                              ; |CPU|f                                                                                        ; pin_out          ;
; |CPU|xl                                                                                             ; |CPU|xl                                                                                       ; pin_out          ;
; |CPU|dl                                                                                             ; |CPU|dl                                                                                       ; pin_out          ;
; |CPU|address[3]                                                                                     ; |CPU|address[3]                                                                               ; pin_out          ;
; |CPU|address[2]                                                                                     ; |CPU|address[2]                                                                               ; pin_out          ;
; |CPU|address[1]                                                                                     ; |CPU|address[1]                                                                               ; pin_out          ;
; |CPU|address[0]                                                                                     ; |CPU|address[0]                                                                               ; pin_out          ;
; |CPU|ALU[7]                                                                                         ; |CPU|ALU[7]                                                                                   ; pin_out          ;
; |CPU|ALU[6]                                                                                         ; |CPU|ALU[6]                                                                                   ; pin_out          ;
; |CPU|ALU[5]                                                                                         ; |CPU|ALU[5]                                                                                   ; pin_out          ;
; |CPU|ALU[4]                                                                                         ; |CPU|ALU[4]                                                                                   ; pin_out          ;
; |CPU|ALU[3]                                                                                         ; |CPU|ALU[3]                                                                                   ; pin_out          ;
; |CPU|ALU[2]                                                                                         ; |CPU|ALU[2]                                                                                   ; pin_out          ;
; |CPU|ALU[1]                                                                                         ; |CPU|ALU[1]                                                                                   ; pin_out          ;
; |CPU|ALU[0]                                                                                         ; |CPU|ALU[0]                                                                                   ; pin_out          ;
; |CPU|alu_s[3]                                                                                       ; |CPU|alu_s[3]                                                                                 ; pin_out          ;
; |CPU|alu_s[2]                                                                                       ; |CPU|alu_s[2]                                                                                 ; pin_out          ;
; |CPU|alu_s[1]                                                                                       ; |CPU|alu_s[1]                                                                                 ; pin_out          ;
; |CPU|alu_s[0]                                                                                       ; |CPU|alu_s[0]                                                                                 ; pin_out          ;
; |CPU|OUT_R1[7]                                                                                      ; |CPU|OUT_R1[7]                                                                                ; pin_out          ;
; |CPU|OUT_R1[6]                                                                                      ; |CPU|OUT_R1[6]                                                                                ; pin_out          ;
; |CPU|OUT_R1[5]                                                                                      ; |CPU|OUT_R1[5]                                                                                ; pin_out          ;
; |CPU|OUT_R1[4]                                                                                      ; |CPU|OUT_R1[4]                                                                                ; pin_out          ;
; |CPU|OUT_R1[3]                                                                                      ; |CPU|OUT_R1[3]                                                                                ; pin_out          ;
; |CPU|OUT_R1[2]                                                                                      ; |CPU|OUT_R1[2]                                                                                ; pin_out          ;
; |CPU|OUT_R1[1]                                                                                      ; |CPU|OUT_R1[1]                                                                                ; pin_out          ;
; |CPU|OUT_R1[0]                                                                                      ; |CPU|OUT_R1[0]                                                                                ; pin_out          ;
; |CPU|inst23[7]                                                                                      ; |CPU|inst23[7]                                                                                ; out              ;
; |CPU|inst23[6]                                                                                      ; |CPU|inst23[6]                                                                                ; out              ;
; |CPU|inst23[5]                                                                                      ; |CPU|inst23[5]                                                                                ; out              ;
; |CPU|inst23[4]                                                                                      ; |CPU|inst23[4]                                                                                ; out              ;
; |CPU|inst23[3]                                                                                      ; |CPU|inst23[3]                                                                                ; out              ;
; |CPU|inst23[2]                                                                                      ; |CPU|inst23[2]                                                                                ; out              ;
; |CPU|inst23[1]                                                                                      ; |CPU|inst23[1]                                                                                ; out              ;
; |CPU|inst23[0]                                                                                      ; |CPU|inst23[0]                                                                                ; out              ;
; |CPU|raa[1]                                                                                         ; |CPU|raa[1]                                                                                   ; pin_out          ;
; |CPU|raa[0]                                                                                         ; |CPU|raa[0]                                                                                   ; pin_out          ;
; |CPU|RAM_OUT[7]                                                                                     ; |CPU|RAM_OUT[7]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[6]                                                                                     ; |CPU|RAM_OUT[6]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[5]                                                                                     ; |CPU|RAM_OUT[5]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[4]                                                                                     ; |CPU|RAM_OUT[4]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[3]                                                                                     ; |CPU|RAM_OUT[3]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[2]                                                                                     ; |CPU|RAM_OUT[2]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[1]                                                                                     ; |CPU|RAM_OUT[1]                                                                               ; pin_out          ;
; |CPU|RAM_OUT[0]                                                                                     ; |CPU|RAM_OUT[0]                                                                               ; pin_out          ;
; |CPU|RWBA[1]                                                                                        ; |CPU|RWBA[1]                                                                                  ; pin_out          ;
; |CPU|RWBA[0]                                                                                        ; |CPU|RWBA[0]                                                                                  ; pin_out          ;
; |CPU|sel[1]                                                                                         ; |CPU|sel[1]                                                                                   ; pin_out          ;
; |CPU|sel[0]                                                                                         ; |CPU|sel[0]                                                                                   ; pin_out          ;
; |CPU|ty_A[7]                                                                                        ; |CPU|ty_A[7]                                                                                  ; pin_out          ;
; |CPU|ty_A[6]                                                                                        ; |CPU|ty_A[6]                                                                                  ; pin_out          ;
; |CPU|ty_A[5]                                                                                        ; |CPU|ty_A[5]                                                                                  ; pin_out          ;
; |CPU|ty_A[4]                                                                                        ; |CPU|ty_A[4]                                                                                  ; pin_out          ;
; |CPU|ty_A[3]                                                                                        ; |CPU|ty_A[3]                                                                                  ; pin_out          ;
; |CPU|ty_A[2]                                                                                        ; |CPU|ty_A[2]                                                                                  ; pin_out          ;
; |CPU|ty_A[1]                                                                                        ; |CPU|ty_A[1]                                                                                  ; pin_out          ;
; |CPU|ty_A[0]                                                                                        ; |CPU|ty_A[0]                                                                                  ; pin_out          ;
; |CPU|ty_B[6]                                                                                        ; |CPU|ty_B[6]                                                                                  ; pin_out          ;
; |CPU|ty_B[3]                                                                                        ; |CPU|ty_B[3]                                                                                  ; pin_out          ;
; |CPU|ty_B[2]                                                                                        ; |CPU|ty_B[2]                                                                                  ; pin_out          ;
; |CPU|ty_B[1]                                                                                        ; |CPU|ty_B[1]                                                                                  ; pin_out          ;
; |CPU|ty_C[7]                                                                                        ; |CPU|ty_C[7]                                                                                  ; pin_out          ;
; |CPU|ty_C[5]                                                                                        ; |CPU|ty_C[5]                                                                                  ; pin_out          ;
; |CPU|ty_C[4]                                                                                        ; |CPU|ty_C[4]                                                                                  ; pin_out          ;
; |CPU|ty_C[3]                                                                                        ; |CPU|ty_C[3]                                                                                  ; pin_out          ;
; |CPU|ty_C[0]                                                                                        ; |CPU|ty_C[0]                                                                                  ; pin_out          ;
; |CPU|C_Register:inst15|Q                                                                            ; |CPU|C_Register:inst15|Q                                                                      ; regout           ;
; |CPU|ALU:inst|sum[0]                                                                                ; |CPU|ALU:inst|sum[0]                                                                          ; out              ;
; |CPU|ALU:inst|C~0                                                                                   ; |CPU|ALU:inst|C~0                                                                             ; out0             ;
; |CPU|ALU:inst|C~1                                                                                   ; |CPU|ALU:inst|C~1                                                                             ; out              ;
; |CPU|ALU:inst|C~2                                                                                   ; |CPU|ALU:inst|C~2                                                                             ; out0             ;
; |CPU|ALU:inst|C~3                                                                                   ; |CPU|ALU:inst|C~3                                                                             ; out              ;
; |CPU|ALU:inst|C~4                                                                                   ; |CPU|ALU:inst|C~4                                                                             ; out0             ;
; |CPU|ALU:inst|sum~33                                                                                ; |CPU|ALU:inst|sum~33                                                                          ; out0             ;
; |CPU|ALU:inst|sum~34                                                                                ; |CPU|ALU:inst|sum~34                                                                          ; out0             ;
; |CPU|ALU:inst|sum~35                                                                                ; |CPU|ALU:inst|sum~35                                                                          ; out0             ;
; |CPU|ALU:inst|sum~36                                                                                ; |CPU|ALU:inst|sum~36                                                                          ; out0             ;
; |CPU|ALU:inst|sum~37                                                                                ; |CPU|ALU:inst|sum~37                                                                          ; out0             ;
; |CPU|ALU:inst|sum~38                                                                                ; |CPU|ALU:inst|sum~38                                                                          ; out0             ;
; |CPU|ALU:inst|sum~39                                                                                ; |CPU|ALU:inst|sum~39                                                                          ; out0             ;
; |CPU|ALU:inst|sum~40                                                                                ; |CPU|ALU:inst|sum~40                                                                          ; out0             ;
; |CPU|ALU:inst|C                                                                                     ; |CPU|ALU:inst|C                                                                               ; out              ;
; |CPU|ALU:inst|sum[7]~0                                                                              ; |CPU|ALU:inst|sum[7]~0                                                                        ; out              ;
; |CPU|ALU:inst|sum[6]~1                                                                              ; |CPU|ALU:inst|sum[6]~1                                                                        ; out              ;
; |CPU|ALU:inst|sum[5]~2                                                                              ; |CPU|ALU:inst|sum[5]~2                                                                        ; out              ;
; |CPU|ALU:inst|sum[4]~3                                                                              ; |CPU|ALU:inst|sum[4]~3                                                                        ; out              ;
; |CPU|ALU:inst|sum[3]~4                                                                              ; |CPU|ALU:inst|sum[3]~4                                                                        ; out              ;
; |CPU|ALU:inst|sum[2]~5                                                                              ; |CPU|ALU:inst|sum[2]~5                                                                        ; out              ;
; |CPU|ALU:inst|sum[1]~6                                                                              ; |CPU|ALU:inst|sum[1]~6                                                                        ; out              ;
; |CPU|ALU:inst|sum[0]~7                                                                              ; |CPU|ALU:inst|sum[0]~7                                                                        ; out              ;
; |CPU|ALU:inst|sum[0]~8                                                                              ; |CPU|ALU:inst|sum[0]~8                                                                        ; out              ;
; |CPU|ALU:inst|sum[0]~9                                                                              ; |CPU|ALU:inst|sum[0]~9                                                                        ; out              ;
; |CPU|ALU:inst|sum[0]~10                                                                             ; |CPU|ALU:inst|sum[0]~10                                                                       ; out              ;
; |CPU|ALU:inst|sum[1]                                                                                ; |CPU|ALU:inst|sum[1]                                                                          ; out              ;
; |CPU|ALU:inst|sum[1]~11                                                                             ; |CPU|ALU:inst|sum[1]~11                                                                       ; out              ;
; |CPU|ALU:inst|sum[1]~12                                                                             ; |CPU|ALU:inst|sum[1]~12                                                                       ; out              ;
; |CPU|ALU:inst|sum[1]~13                                                                             ; |CPU|ALU:inst|sum[1]~13                                                                       ; out              ;
; |CPU|ALU:inst|sum[2]                                                                                ; |CPU|ALU:inst|sum[2]                                                                          ; out              ;
; |CPU|ALU:inst|sum[2]~14                                                                             ; |CPU|ALU:inst|sum[2]~14                                                                       ; out              ;
; |CPU|ALU:inst|sum[2]~15                                                                             ; |CPU|ALU:inst|sum[2]~15                                                                       ; out              ;
; |CPU|ALU:inst|sum[2]~16                                                                             ; |CPU|ALU:inst|sum[2]~16                                                                       ; out              ;
; |CPU|ALU:inst|sum[3]                                                                                ; |CPU|ALU:inst|sum[3]                                                                          ; out              ;
; |CPU|ALU:inst|sum[3]~17                                                                             ; |CPU|ALU:inst|sum[3]~17                                                                       ; out              ;
; |CPU|ALU:inst|sum[3]~18                                                                             ; |CPU|ALU:inst|sum[3]~18                                                                       ; out              ;
; |CPU|ALU:inst|sum[3]~19                                                                             ; |CPU|ALU:inst|sum[3]~19                                                                       ; out              ;
; |CPU|ALU:inst|sum[4]                                                                                ; |CPU|ALU:inst|sum[4]                                                                          ; out              ;
; |CPU|ALU:inst|sum[4]~20                                                                             ; |CPU|ALU:inst|sum[4]~20                                                                       ; out              ;
; |CPU|ALU:inst|sum[4]~21                                                                             ; |CPU|ALU:inst|sum[4]~21                                                                       ; out              ;
; |CPU|ALU:inst|sum[4]~22                                                                             ; |CPU|ALU:inst|sum[4]~22                                                                       ; out              ;
; |CPU|ALU:inst|sum[5]                                                                                ; |CPU|ALU:inst|sum[5]                                                                          ; out              ;
; |CPU|ALU:inst|sum[5]~23                                                                             ; |CPU|ALU:inst|sum[5]~23                                                                       ; out              ;
; |CPU|ALU:inst|sum[5]~24                                                                             ; |CPU|ALU:inst|sum[5]~24                                                                       ; out              ;
; |CPU|ALU:inst|sum[5]~25                                                                             ; |CPU|ALU:inst|sum[5]~25                                                                       ; out              ;
; |CPU|ALU:inst|sum[6]                                                                                ; |CPU|ALU:inst|sum[6]                                                                          ; out              ;
; |CPU|ALU:inst|sum[6]~26                                                                             ; |CPU|ALU:inst|sum[6]~26                                                                       ; out              ;
; |CPU|ALU:inst|sum[6]~27                                                                             ; |CPU|ALU:inst|sum[6]~27                                                                       ; out              ;
; |CPU|ALU:inst|sum[6]~28                                                                             ; |CPU|ALU:inst|sum[6]~28                                                                       ; out              ;
; |CPU|ALU:inst|sum[7]                                                                                ; |CPU|ALU:inst|sum[7]                                                                          ; out              ;
; |CPU|ALU:inst|sum[7]~29                                                                             ; |CPU|ALU:inst|sum[7]~29                                                                       ; out              ;
; |CPU|ALU:inst|sum[7]~30                                                                             ; |CPU|ALU:inst|sum[7]~30                                                                       ; out              ;
; |CPU|ALU:inst|sum[7]~31                                                                             ; |CPU|ALU:inst|sum[7]~31                                                                       ; out              ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA8|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA8|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA7|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA7|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA7|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA7|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA6|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA5|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA5|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA5|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA5|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA4|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA3|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA3|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA3|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA3|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA2|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA2|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA2|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A3|full_adder:FA2|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA8|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA7|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA6|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA5|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA4|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA3|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA2|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA1|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA1|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA1|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA1|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA1|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A2|full_adder:FA1|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA8|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA7|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA6|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA5|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA4|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA3|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|c                                               ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|c                                         ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA2|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA2|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA2|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA2|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA2|half_adder:HA1|c                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA1|half_adder:HA1|s                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA1|half_adder:HA1|s                          ; out0             ;
; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA1|half_adder:HA1|c                                ; |CPU|ALU:inst|parallel_adder_vhdl:A1|full_adder:FA1|half_adder:HA1|c                          ; out0             ;
; |CPU|yiwei:inst18|cf~0                                                                              ; |CPU|yiwei:inst18|cf~0                                                                        ; out              ;
; |CPU|yiwei:inst18|cf~1                                                                              ; |CPU|yiwei:inst18|cf~1                                                                        ; out              ;
; |CPU|yiwei:inst18|cf                                                                                ; |CPU|yiwei:inst18|cf                                                                          ; out              ;
; |CPU|yiwei:inst18|w[7]~0                                                                            ; |CPU|yiwei:inst18|w[7]~0                                                                      ; out              ;
; |CPU|yiwei:inst18|w[6]~1                                                                            ; |CPU|yiwei:inst18|w[6]~1                                                                      ; out              ;
; |CPU|yiwei:inst18|w[5]~2                                                                            ; |CPU|yiwei:inst18|w[5]~2                                                                      ; out              ;
; |CPU|yiwei:inst18|w[4]~3                                                                            ; |CPU|yiwei:inst18|w[4]~3                                                                      ; out              ;
; |CPU|yiwei:inst18|w[3]~4                                                                            ; |CPU|yiwei:inst18|w[3]~4                                                                      ; out              ;
; |CPU|yiwei:inst18|w[2]~5                                                                            ; |CPU|yiwei:inst18|w[2]~5                                                                      ; out              ;
; |CPU|yiwei:inst18|w[1]~6                                                                            ; |CPU|yiwei:inst18|w[1]~6                                                                      ; out              ;
; |CPU|yiwei:inst18|w[0]~7                                                                            ; |CPU|yiwei:inst18|w[0]~7                                                                      ; out              ;
; |CPU|yiwei:inst18|w[0]~8                                                                            ; |CPU|yiwei:inst18|w[0]~8                                                                      ; out              ;
; |CPU|yiwei:inst18|w[0]                                                                              ; |CPU|yiwei:inst18|w[0]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[1]~10                                                                           ; |CPU|yiwei:inst18|w[1]~10                                                                     ; out              ;
; |CPU|yiwei:inst18|w[1]                                                                              ; |CPU|yiwei:inst18|w[1]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[2]~12                                                                           ; |CPU|yiwei:inst18|w[2]~12                                                                     ; out              ;
; |CPU|yiwei:inst18|w[2]                                                                              ; |CPU|yiwei:inst18|w[2]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[3]~14                                                                           ; |CPU|yiwei:inst18|w[3]~14                                                                     ; out              ;
; |CPU|yiwei:inst18|w[3]                                                                              ; |CPU|yiwei:inst18|w[3]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[4]~16                                                                           ; |CPU|yiwei:inst18|w[4]~16                                                                     ; out              ;
; |CPU|yiwei:inst18|w[4]                                                                              ; |CPU|yiwei:inst18|w[4]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[5]~18                                                                           ; |CPU|yiwei:inst18|w[5]~18                                                                     ; out              ;
; |CPU|yiwei:inst18|w[5]                                                                              ; |CPU|yiwei:inst18|w[5]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[6]~20                                                                           ; |CPU|yiwei:inst18|w[6]~20                                                                     ; out              ;
; |CPU|yiwei:inst18|w[6]                                                                              ; |CPU|yiwei:inst18|w[6]                                                                        ; out              ;
; |CPU|yiwei:inst18|w[7]~22                                                                           ; |CPU|yiwei:inst18|w[7]~22                                                                     ; out0             ;
; |CPU|yiwei:inst18|w[7]~23                                                                           ; |CPU|yiwei:inst18|w[7]~23                                                                     ; out              ;
; |CPU|yiwei:inst18|w[7]~24                                                                           ; |CPU|yiwei:inst18|w[7]~24                                                                     ; out0             ;
; |CPU|yiwei:inst18|w[7]                                                                              ; |CPU|yiwei:inst18|w[7]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[1]~0                                                                            ; |CPU|tyjoq:inst2|BO[1]~0                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[1]                                                                              ; |CPU|tyjoq:inst2|BO[1]                                                                        ; out              ;
; |CPU|tyjoq:inst2|A~0                                                                                ; |CPU|tyjoq:inst2|A~0                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~1                                                                                ; |CPU|tyjoq:inst2|A~1                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~2                                                                                ; |CPU|tyjoq:inst2|A~2                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~3                                                                                ; |CPU|tyjoq:inst2|A~3                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~4                                                                                ; |CPU|tyjoq:inst2|A~4                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~5                                                                                ; |CPU|tyjoq:inst2|A~5                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~6                                                                                ; |CPU|tyjoq:inst2|A~6                                                                          ; out              ;
; |CPU|tyjoq:inst2|A~7                                                                                ; |CPU|tyjoq:inst2|A~7                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~0                                                                                ; |CPU|tyjoq:inst2|B~0                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~1                                                                                ; |CPU|tyjoq:inst2|B~1                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~2                                                                                ; |CPU|tyjoq:inst2|B~2                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~3                                                                                ; |CPU|tyjoq:inst2|B~3                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~4                                                                                ; |CPU|tyjoq:inst2|B~4                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~5                                                                                ; |CPU|tyjoq:inst2|B~5                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~6                                                                                ; |CPU|tyjoq:inst2|B~6                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~7                                                                                ; |CPU|tyjoq:inst2|B~7                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~8                                                                                ; |CPU|tyjoq:inst2|B~8                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~9                                                                                ; |CPU|tyjoq:inst2|B~9                                                                          ; out              ;
; |CPU|tyjoq:inst2|B~10                                                                               ; |CPU|tyjoq:inst2|B~10                                                                         ; out              ;
; |CPU|tyjoq:inst2|B~11                                                                               ; |CPU|tyjoq:inst2|B~11                                                                         ; out              ;
; |CPU|tyjoq:inst2|B~12                                                                               ; |CPU|tyjoq:inst2|B~12                                                                         ; out              ;
; |CPU|tyjoq:inst2|B~13                                                                               ; |CPU|tyjoq:inst2|B~13                                                                         ; out              ;
; |CPU|tyjoq:inst2|B~14                                                                               ; |CPU|tyjoq:inst2|B~14                                                                         ; out              ;
; |CPU|tyjoq:inst2|B~15                                                                               ; |CPU|tyjoq:inst2|B~15                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~0                                                                                ; |CPU|tyjoq:inst2|C~0                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~1                                                                                ; |CPU|tyjoq:inst2|C~1                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~2                                                                                ; |CPU|tyjoq:inst2|C~2                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~3                                                                                ; |CPU|tyjoq:inst2|C~3                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~4                                                                                ; |CPU|tyjoq:inst2|C~4                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~5                                                                                ; |CPU|tyjoq:inst2|C~5                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~6                                                                                ; |CPU|tyjoq:inst2|C~6                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~7                                                                                ; |CPU|tyjoq:inst2|C~7                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~8                                                                                ; |CPU|tyjoq:inst2|C~8                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~9                                                                                ; |CPU|tyjoq:inst2|C~9                                                                          ; out              ;
; |CPU|tyjoq:inst2|C~10                                                                               ; |CPU|tyjoq:inst2|C~10                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~11                                                                               ; |CPU|tyjoq:inst2|C~11                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~12                                                                               ; |CPU|tyjoq:inst2|C~12                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~13                                                                               ; |CPU|tyjoq:inst2|C~13                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~14                                                                               ; |CPU|tyjoq:inst2|C~14                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~15                                                                               ; |CPU|tyjoq:inst2|C~15                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~16                                                                               ; |CPU|tyjoq:inst2|C~16                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~17                                                                               ; |CPU|tyjoq:inst2|C~17                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~18                                                                               ; |CPU|tyjoq:inst2|C~18                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~19                                                                               ; |CPU|tyjoq:inst2|C~19                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~20                                                                               ; |CPU|tyjoq:inst2|C~20                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~21                                                                               ; |CPU|tyjoq:inst2|C~21                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~22                                                                               ; |CPU|tyjoq:inst2|C~22                                                                         ; out              ;
; |CPU|tyjoq:inst2|C~23                                                                               ; |CPU|tyjoq:inst2|C~23                                                                         ; out              ;
; |CPU|tyjoq:inst2|BO[0]~1                                                                            ; |CPU|tyjoq:inst2|BO[0]~1                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[0]~2                                                                            ; |CPU|tyjoq:inst2|BO[0]~2                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO~18                                                                              ; |CPU|tyjoq:inst2|AO~18                                                                        ; out0             ;
; |CPU|tyjoq:inst2|C[0]                                                                               ; |CPU|tyjoq:inst2|C[0]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|BO~18                                                                              ; |CPU|tyjoq:inst2|BO~18                                                                        ; out0             ;
; |CPU|tyjoq:inst2|BO[1]~3                                                                            ; |CPU|tyjoq:inst2|BO[1]~3                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[2]                                                                              ; |CPU|tyjoq:inst2|BO[2]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[2]~4                                                                            ; |CPU|tyjoq:inst2|BO[2]~4                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[2]~5                                                                            ; |CPU|tyjoq:inst2|BO[2]~5                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[3]                                                                              ; |CPU|tyjoq:inst2|BO[3]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[3]~6                                                                            ; |CPU|tyjoq:inst2|BO[3]~6                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[3]~7                                                                            ; |CPU|tyjoq:inst2|BO[3]~7                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[4]                                                                              ; |CPU|tyjoq:inst2|BO[4]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[4]~8                                                                            ; |CPU|tyjoq:inst2|BO[4]~8                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[4]~9                                                                            ; |CPU|tyjoq:inst2|BO[4]~9                                                                      ; out              ;
; |CPU|tyjoq:inst2|BO[5]                                                                              ; |CPU|tyjoq:inst2|BO[5]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[5]~10                                                                           ; |CPU|tyjoq:inst2|BO[5]~10                                                                     ; out              ;
; |CPU|tyjoq:inst2|BO[5]~11                                                                           ; |CPU|tyjoq:inst2|BO[5]~11                                                                     ; out              ;
; |CPU|tyjoq:inst2|BO[6]                                                                              ; |CPU|tyjoq:inst2|BO[6]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[6]~12                                                                           ; |CPU|tyjoq:inst2|BO[6]~12                                                                     ; out              ;
; |CPU|tyjoq:inst2|BO[6]~13                                                                           ; |CPU|tyjoq:inst2|BO[6]~13                                                                     ; out              ;
; |CPU|tyjoq:inst2|BO[7]                                                                              ; |CPU|tyjoq:inst2|BO[7]                                                                        ; out              ;
; |CPU|tyjoq:inst2|BO[7]~14                                                                           ; |CPU|tyjoq:inst2|BO[7]~14                                                                     ; out              ;
; |CPU|tyjoq:inst2|BO[7]~15                                                                           ; |CPU|tyjoq:inst2|BO[7]~15                                                                     ; out0             ;
; |CPU|tyjoq:inst2|BO[7]~16                                                                           ; |CPU|tyjoq:inst2|BO[7]~16                                                                     ; out              ;
; |CPU|tyjoq:inst2|BO[7]~17                                                                           ; |CPU|tyjoq:inst2|BO[7]~17                                                                     ; out0             ;
; |CPU|tyjoq:inst2|AO[0]                                                                              ; |CPU|tyjoq:inst2|AO[0]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[0]~0                                                                            ; |CPU|tyjoq:inst2|AO[0]~0                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[0]~1                                                                            ; |CPU|tyjoq:inst2|AO[0]~1                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[1]                                                                              ; |CPU|tyjoq:inst2|AO[1]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[1]~2                                                                            ; |CPU|tyjoq:inst2|AO[1]~2                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[1]~3                                                                            ; |CPU|tyjoq:inst2|AO[1]~3                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[2]                                                                              ; |CPU|tyjoq:inst2|AO[2]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[2]~4                                                                            ; |CPU|tyjoq:inst2|AO[2]~4                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[2]~5                                                                            ; |CPU|tyjoq:inst2|AO[2]~5                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[3]                                                                              ; |CPU|tyjoq:inst2|AO[3]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[3]~6                                                                            ; |CPU|tyjoq:inst2|AO[3]~6                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[3]~7                                                                            ; |CPU|tyjoq:inst2|AO[3]~7                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[4]                                                                              ; |CPU|tyjoq:inst2|AO[4]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[4]~8                                                                            ; |CPU|tyjoq:inst2|AO[4]~8                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[4]~9                                                                            ; |CPU|tyjoq:inst2|AO[4]~9                                                                      ; out              ;
; |CPU|tyjoq:inst2|AO[5]                                                                              ; |CPU|tyjoq:inst2|AO[5]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[5]~10                                                                           ; |CPU|tyjoq:inst2|AO[5]~10                                                                     ; out              ;
; |CPU|tyjoq:inst2|AO[5]~11                                                                           ; |CPU|tyjoq:inst2|AO[5]~11                                                                     ; out              ;
; |CPU|tyjoq:inst2|AO[6]                                                                              ; |CPU|tyjoq:inst2|AO[6]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[6]~12                                                                           ; |CPU|tyjoq:inst2|AO[6]~12                                                                     ; out              ;
; |CPU|tyjoq:inst2|AO[6]~13                                                                           ; |CPU|tyjoq:inst2|AO[6]~13                                                                     ; out              ;
; |CPU|tyjoq:inst2|AO[7]                                                                              ; |CPU|tyjoq:inst2|AO[7]                                                                        ; out              ;
; |CPU|tyjoq:inst2|AO[7]~14                                                                           ; |CPU|tyjoq:inst2|AO[7]~14                                                                     ; out              ;
; |CPU|tyjoq:inst2|AO[7]~15                                                                           ; |CPU|tyjoq:inst2|AO[7]~15                                                                     ; out0             ;
; |CPU|tyjoq:inst2|AO[7]~16                                                                           ; |CPU|tyjoq:inst2|AO[7]~16                                                                     ; out              ;
; |CPU|tyjoq:inst2|AO[7]~17                                                                           ; |CPU|tyjoq:inst2|AO[7]~17                                                                     ; out0             ;
; |CPU|tyjoq:inst2|C[3]                                                                               ; |CPU|tyjoq:inst2|C[3]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|C[4]                                                                               ; |CPU|tyjoq:inst2|C[4]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|C[5]                                                                               ; |CPU|tyjoq:inst2|C[5]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|C[7]                                                                               ; |CPU|tyjoq:inst2|C[7]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|B[1]                                                                               ; |CPU|tyjoq:inst2|B[1]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|B[2]                                                                               ; |CPU|tyjoq:inst2|B[2]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|B[3]                                                                               ; |CPU|tyjoq:inst2|B[3]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|B[6]                                                                               ; |CPU|tyjoq:inst2|B[6]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[0]                                                                               ; |CPU|tyjoq:inst2|A[0]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[1]                                                                               ; |CPU|tyjoq:inst2|A[1]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[2]                                                                               ; |CPU|tyjoq:inst2|A[2]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[3]                                                                               ; |CPU|tyjoq:inst2|A[3]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[4]                                                                               ; |CPU|tyjoq:inst2|A[4]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[5]                                                                               ; |CPU|tyjoq:inst2|A[5]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[6]                                                                               ; |CPU|tyjoq:inst2|A[6]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|A[7]                                                                               ; |CPU|tyjoq:inst2|A[7]                                                                         ; regout           ;
; |CPU|tyjoq:inst2|BO[0]                                                                              ; |CPU|tyjoq:inst2|BO[0]                                                                        ; out              ;
; |CPU|pcjoq:inst12|tem[1]                                                                            ; |CPU|pcjoq:inst12|tem[1]                                                                      ; regout           ;
; |CPU|pcjoq:inst12|tem[0]                                                                            ; |CPU|pcjoq:inst12|tem[0]                                                                      ; regout           ;
; |CPU|pcjoq:inst12|tem~2                                                                             ; |CPU|pcjoq:inst12|tem~2                                                                       ; out              ;
; |CPU|pcjoq:inst12|tem~3                                                                             ; |CPU|pcjoq:inst12|tem~3                                                                       ; out              ;
; |CPU|pcjoq:inst12|tem~4                                                                             ; |CPU|pcjoq:inst12|tem~4                                                                       ; out              ;
; |CPU|pcjoq:inst12|tem~5                                                                             ; |CPU|pcjoq:inst12|tem~5                                                                       ; out              ;
; |CPU|pcjoq:inst12|tem~6                                                                             ; |CPU|pcjoq:inst12|tem~6                                                                       ; out              ;
; |CPU|pcjoq:inst12|tem~7                                                                             ; |CPU|pcjoq:inst12|tem~7                                                                       ; out              ;
; |CPU|pcjoq:inst12|tem~12                                                                            ; |CPU|pcjoq:inst12|tem~12                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~13                                                                            ; |CPU|pcjoq:inst12|tem~13                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~14                                                                            ; |CPU|pcjoq:inst12|tem~14                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~15                                                                            ; |CPU|pcjoq:inst12|tem~15                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~20                                                                            ; |CPU|pcjoq:inst12|tem~20                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~21                                                                            ; |CPU|pcjoq:inst12|tem~21                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~22                                                                            ; |CPU|pcjoq:inst12|tem~22                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem~23                                                                            ; |CPU|pcjoq:inst12|tem~23                                                                      ; out              ;
; |CPU|pcjoq:inst12|tem[2]                                                                            ; |CPU|pcjoq:inst12|tem[2]                                                                      ; regout           ;
; |CPU|pcjoq:inst12|tem[3]                                                                            ; |CPU|pcjoq:inst12|tem[3]                                                                      ; regout           ;
; |CPU|mux83_1:inst11|dout~0                                                                          ; |CPU|mux83_1:inst11|dout~0                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~1                                                                          ; |CPU|mux83_1:inst11|dout~1                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~2                                                                          ; |CPU|mux83_1:inst11|dout~2                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~3                                                                          ; |CPU|mux83_1:inst11|dout~3                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~4                                                                          ; |CPU|mux83_1:inst11|dout~4                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~5                                                                          ; |CPU|mux83_1:inst11|dout~5                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~6                                                                          ; |CPU|mux83_1:inst11|dout~6                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout~7                                                                          ; |CPU|mux83_1:inst11|dout~7                                                                    ; out              ;
; |CPU|mux83_1:inst11|dout[7]                                                                         ; |CPU|mux83_1:inst11|dout[7]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[6]                                                                         ; |CPU|mux83_1:inst11|dout[6]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[5]                                                                         ; |CPU|mux83_1:inst11|dout[5]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[4]                                                                         ; |CPU|mux83_1:inst11|dout[4]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[3]                                                                         ; |CPU|mux83_1:inst11|dout[3]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[2]                                                                         ; |CPU|mux83_1:inst11|dout[2]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[1]                                                                         ; |CPU|mux83_1:inst11|dout[1]                                                                   ; out              ;
; |CPU|mux83_1:inst11|dout[0]                                                                         ; |CPU|mux83_1:inst11|dout[0]                                                                   ; out              ;
; |CPU|lpm_ram_io:inst14|_~1                                                                          ; |CPU|lpm_ram_io:inst14|_~1                                                                    ; out0             ;
; |CPU|lpm_ram_io:inst14|datatri[7]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[7]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[6]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[6]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[5]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[5]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[4]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[4]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[3]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[3]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[2]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[2]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[1]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[1]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|datatri[0]                                                                   ; |CPU|lpm_ram_io:inst14|datatri[0]                                                             ; out              ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a0 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[0] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a1 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[1] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a2 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[2] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a3 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[3] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a4 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[4] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a5 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[5] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a6 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[6] ; portadataout0    ;
; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|ram_block1a7 ; |CPU|lpm_ram_io:inst14|altram:sram|altsyncram:ram_block|altsyncram_9891:auto_generated|q_a[7] ; portadataout0    ;
; |CPU|order_register:inst4|Q[7]                                                                      ; |CPU|order_register:inst4|Q[7]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[6]                                                                      ; |CPU|order_register:inst4|Q[6]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[5]                                                                      ; |CPU|order_register:inst4|Q[5]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[4]                                                                      ; |CPU|order_register:inst4|Q[4]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[3]                                                                      ; |CPU|order_register:inst4|Q[3]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[2]                                                                      ; |CPU|order_register:inst4|Q[2]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[1]                                                                      ; |CPU|order_register:inst4|Q[1]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[0]                                                                      ; |CPU|order_register:inst4|Q[0]                                                                ; regout           ;
; |CPU|order_register:inst4|Q[0]~en                                                                   ; |CPU|order_register:inst4|Q[0]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[0]                                                                      ; |CPU|order_register:inst4|x[0]                                                                ; out              ;
; |CPU|order_register:inst4|Q[1]~en                                                                   ; |CPU|order_register:inst4|Q[1]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[1]                                                                      ; |CPU|order_register:inst4|x[1]                                                                ; out              ;
; |CPU|order_register:inst4|Q[2]~en                                                                   ; |CPU|order_register:inst4|Q[2]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[2]                                                                      ; |CPU|order_register:inst4|x[2]                                                                ; out              ;
; |CPU|order_register:inst4|Q[3]~en                                                                   ; |CPU|order_register:inst4|Q[3]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[3]                                                                      ; |CPU|order_register:inst4|x[3]                                                                ; out              ;
; |CPU|order_register:inst4|Q[4]~en                                                                   ; |CPU|order_register:inst4|Q[4]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[4]                                                                      ; |CPU|order_register:inst4|x[4]                                                                ; out              ;
; |CPU|order_register:inst4|Q[5]~en                                                                   ; |CPU|order_register:inst4|Q[5]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[5]                                                                      ; |CPU|order_register:inst4|x[5]                                                                ; out              ;
; |CPU|order_register:inst4|Q[6]~en                                                                   ; |CPU|order_register:inst4|Q[6]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[6]                                                                      ; |CPU|order_register:inst4|x[6]                                                                ; out              ;
; |CPU|order_register:inst4|Q[7]~en                                                                   ; |CPU|order_register:inst4|Q[7]~en                                                             ; regout           ;
; |CPU|order_register:inst4|x[7]                                                                      ; |CPU|order_register:inst4|x[7]                                                                ; out              ;
; |CPU|InstructionDecoder:inst3|MOVA~0                                                                ; |CPU|InstructionDecoder:inst3|MOVA~0                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA~1                                                                ; |CPU|InstructionDecoder:inst3|MOVA~1                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA~2                                                                ; |CPU|InstructionDecoder:inst3|MOVA~2                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA~3                                                                ; |CPU|InstructionDecoder:inst3|MOVA~3                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA~4                                                                ; |CPU|InstructionDecoder:inst3|MOVA~4                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA~5                                                                ; |CPU|InstructionDecoder:inst3|MOVA~5                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA~6                                                                ; |CPU|InstructionDecoder:inst3|MOVA~6                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVA                                                                  ; |CPU|InstructionDecoder:inst3|MOVA                                                            ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVB~0                                                                ; |CPU|InstructionDecoder:inst3|MOVB~0                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVB~1                                                                ; |CPU|InstructionDecoder:inst3|MOVB~1                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVB                                                                  ; |CPU|InstructionDecoder:inst3|MOVB                                                            ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVC~0                                                                ; |CPU|InstructionDecoder:inst3|MOVC~0                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|MOVC                                                                  ; |CPU|InstructionDecoder:inst3|MOVC                                                            ; out0             ;
; |CPU|InstructionDecoder:inst3|ADD~0                                                                 ; |CPU|InstructionDecoder:inst3|ADD~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|ADD~1                                                                 ; |CPU|InstructionDecoder:inst3|ADD~1                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|ADD~2                                                                 ; |CPU|InstructionDecoder:inst3|ADD~2                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|ADD~3                                                                 ; |CPU|InstructionDecoder:inst3|ADD~3                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|ADD                                                                   ; |CPU|InstructionDecoder:inst3|ADD                                                             ; out0             ;
; |CPU|InstructionDecoder:inst3|SUB~0                                                                 ; |CPU|InstructionDecoder:inst3|SUB~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|SUB~1                                                                 ; |CPU|InstructionDecoder:inst3|SUB~1                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|SUB~2                                                                 ; |CPU|InstructionDecoder:inst3|SUB~2                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|SUB~3                                                                 ; |CPU|InstructionDecoder:inst3|SUB~3                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|SUB~4                                                                 ; |CPU|InstructionDecoder:inst3|SUB~4                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|SUB                                                                   ; |CPU|InstructionDecoder:inst3|SUB                                                             ; out0             ;
; |CPU|InstructionDecoder:inst3|OR0~0                                                                 ; |CPU|InstructionDecoder:inst3|OR0~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|OR0~1                                                                 ; |CPU|InstructionDecoder:inst3|OR0~1                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|OR0~2                                                                 ; |CPU|InstructionDecoder:inst3|OR0~2                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|OR0                                                                   ; |CPU|InstructionDecoder:inst3|OR0                                                             ; out0             ;
; |CPU|InstructionDecoder:inst3|NOT0~0                                                                ; |CPU|InstructionDecoder:inst3|NOT0~0                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|NOT0~1                                                                ; |CPU|InstructionDecoder:inst3|NOT0~1                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|NOT0                                                                  ; |CPU|InstructionDecoder:inst3|NOT0                                                            ; out0             ;
; |CPU|InstructionDecoder:inst3|RSR~0                                                                 ; |CPU|InstructionDecoder:inst3|RSR~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|RSR~1                                                                 ; |CPU|InstructionDecoder:inst3|RSR~1                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|RSR~2                                                                 ; |CPU|InstructionDecoder:inst3|RSR~2                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|RSR                                                                   ; |CPU|InstructionDecoder:inst3|RSR                                                             ; out0             ;
; |CPU|InstructionDecoder:inst3|RSL~0                                                                 ; |CPU|InstructionDecoder:inst3|RSL~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|RSL                                                                   ; |CPU|InstructionDecoder:inst3|RSL                                                             ; out0             ;
; |CPU|InstructionDecoder:inst3|JMP~0                                                                 ; |CPU|InstructionDecoder:inst3|JMP~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|IN0~0                                                                 ; |CPU|InstructionDecoder:inst3|IN0~0                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|IN0~1                                                                 ; |CPU|InstructionDecoder:inst3|IN0~1                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|IN0                                                                   ; |CPU|InstructionDecoder:inst3|IN0                                                             ; out0             ;
; |CPU|InstructionDecoder:inst3|OUT0~0                                                                ; |CPU|InstructionDecoder:inst3|OUT0~0                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|OUT0                                                                  ; |CPU|InstructionDecoder:inst3|OUT0                                                            ; out0             ;
; |CPU|InstructionDecoder:inst3|HALT~0                                                                ; |CPU|InstructionDecoder:inst3|HALT~0                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|HALT~1                                                                ; |CPU|InstructionDecoder:inst3|HALT~1                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|HALT~2                                                                ; |CPU|InstructionDecoder:inst3|HALT~2                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|HALT~3                                                                ; |CPU|InstructionDecoder:inst3|HALT~3                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|HALT                                                                  ; |CPU|InstructionDecoder:inst3|HALT                                                            ; out0             ;
; |CPU|SM:inst8|S                                                                                     ; |CPU|SM:inst8|S                                                                               ; regout           ;
; |CPU|control_signal:inst1|process_0~0                                                               ; |CPU|control_signal:inst1|process_0~0                                                         ; out0             ;
; |CPU|control_signal:inst1|process_0~2                                                               ; |CPU|control_signal:inst1|process_0~2                                                         ; out0             ;
; |CPU|control_signal:inst1|process_0~4                                                               ; |CPU|control_signal:inst1|process_0~4                                                         ; out0             ;
; |CPU|control_signal:inst1|comb~0                                                                    ; |CPU|control_signal:inst1|comb~0                                                              ; out0             ;
; |CPU|control_signal:inst1|MADD[1]~0                                                                 ; |CPU|control_signal:inst1|MADD[1]~0                                                           ; out0             ;
; |CPU|control_signal:inst1|comb~1                                                                    ; |CPU|control_signal:inst1|comb~1                                                              ; out0             ;
; |CPU|control_signal:inst1|MADD[1]~1                                                                 ; |CPU|control_signal:inst1|MADD[1]~1                                                           ; out0             ;
; |CPU|control_signal:inst1|MADD[0]                                                                   ; |CPU|control_signal:inst1|MADD[0]                                                             ; out              ;
; |CPU|control_signal:inst1|MADD[1]~2                                                                 ; |CPU|control_signal:inst1|MADD[1]~2                                                           ; out              ;
; |CPU|control_signal:inst1|IN_PC                                                                     ; |CPU|control_signal:inst1|IN_PC                                                               ; out0             ;
; |CPU|control_signal:inst1|WE~0                                                                      ; |CPU|control_signal:inst1|WE~0                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~1                                                                      ; |CPU|control_signal:inst1|WE~1                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~2                                                                      ; |CPU|control_signal:inst1|WE~2                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~3                                                                      ; |CPU|control_signal:inst1|WE~3                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~4                                                                      ; |CPU|control_signal:inst1|WE~4                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~5                                                                      ; |CPU|control_signal:inst1|WE~5                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~6                                                                      ; |CPU|control_signal:inst1|WE~6                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~7                                                                      ; |CPU|control_signal:inst1|WE~7                                                                ; out0             ;
; |CPU|control_signal:inst1|WE~8                                                                      ; |CPU|control_signal:inst1|WE~8                                                                ; out0             ;
; |CPU|control_signal:inst1|M~0                                                                       ; |CPU|control_signal:inst1|M~0                                                                 ; out0             ;
; |CPU|control_signal:inst1|M~1                                                                       ; |CPU|control_signal:inst1|M~1                                                                 ; out0             ;
; |CPU|control_signal:inst1|M~2                                                                       ; |CPU|control_signal:inst1|M~2                                                                 ; out0             ;
; |CPU|control_signal:inst1|M                                                                         ; |CPU|control_signal:inst1|M                                                                   ; out0             ;
; |CPU|control_signal:inst1|F_BUS~0                                                                   ; |CPU|control_signal:inst1|F_BUS~0                                                             ; out0             ;
; |CPU|control_signal:inst1|F_BUS~1                                                                   ; |CPU|control_signal:inst1|F_BUS~1                                                             ; out0             ;
; |CPU|control_signal:inst1|F_BUS~2                                                                   ; |CPU|control_signal:inst1|F_BUS~2                                                             ; out0             ;
; |CPU|control_signal:inst1|F_BUS~3                                                                   ; |CPU|control_signal:inst1|F_BUS~3                                                             ; out0             ;
; |CPU|control_signal:inst1|F_BUS~4                                                                   ; |CPU|control_signal:inst1|F_BUS~4                                                             ; out0             ;
; |CPU|control_signal:inst1|F_BUS~5                                                                   ; |CPU|control_signal:inst1|F_BUS~5                                                             ; out0             ;
; |CPU|control_signal:inst1|F_BUS                                                                     ; |CPU|control_signal:inst1|F_BUS                                                               ; out0             ;
; |CPU|control_signal:inst1|DL~0                                                                      ; |CPU|control_signal:inst1|DL~0                                                                ; out0             ;
; |CPU|control_signal:inst1|DL~1                                                                      ; |CPU|control_signal:inst1|DL~1                                                                ; out0             ;
; |CPU|control_signal:inst1|DL~2                                                                      ; |CPU|control_signal:inst1|DL~2                                                                ; out0             ;
; |CPU|control_signal:inst1|DL~3                                                                      ; |CPU|control_signal:inst1|DL~3                                                                ; out0             ;
; |CPU|control_signal:inst1|DL                                                                        ; |CPU|control_signal:inst1|DL                                                                  ; out0             ;
; |CPU|control_signal:inst1|XL                                                                        ; |CPU|control_signal:inst1|XL                                                                  ; out0             ;
; |CPU|control_signal:inst1|comb~2                                                                    ; |CPU|control_signal:inst1|comb~2                                                              ; out0             ;
; |CPU|control_signal:inst1|comb~3                                                                    ; |CPU|control_signal:inst1|comb~3                                                              ; out0             ;
; |CPU|control_signal:inst1|MADD[1]                                                                   ; |CPU|control_signal:inst1|MADD[1]                                                             ; out              ;
; |CPU|ALU:inst|Equal0~0                                                                              ; |CPU|ALU:inst|Equal0~0                                                                        ; out0             ;
; |CPU|ALU:inst|Equal1~0                                                                              ; |CPU|ALU:inst|Equal1~0                                                                        ; out0             ;
; |CPU|ALU:inst|Equal2~0                                                                              ; |CPU|ALU:inst|Equal2~0                                                                        ; out0             ;
; |CPU|ALU:inst|Equal3~0                                                                              ; |CPU|ALU:inst|Equal3~0                                                                        ; out0             ;
; |CPU|tyjoq:inst2|Equal0~0                                                                           ; |CPU|tyjoq:inst2|Equal0~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal1~0                                                                           ; |CPU|tyjoq:inst2|Equal1~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal2~0                                                                           ; |CPU|tyjoq:inst2|Equal2~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal3~0                                                                           ; |CPU|tyjoq:inst2|Equal3~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal4~0                                                                           ; |CPU|tyjoq:inst2|Equal4~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal5~0                                                                           ; |CPU|tyjoq:inst2|Equal5~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal6~0                                                                           ; |CPU|tyjoq:inst2|Equal6~0                                                                     ; out0             ;
; |CPU|tyjoq:inst2|Equal7~0                                                                           ; |CPU|tyjoq:inst2|Equal7~0                                                                     ; out0             ;
; |CPU|mux83_1:inst11|Equal0~0                                                                        ; |CPU|mux83_1:inst11|Equal0~0                                                                  ; out0             ;
; |CPU|mux83_1:inst11|Equal1~0                                                                        ; |CPU|mux83_1:inst11|Equal1~0                                                                  ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[0]                                                   ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[0]                                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[1]                                                   ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[1]                                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[2]                                                   ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[2]                                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[3]                                                   ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[3]                                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[4]                                                   ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[4]                                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[5]                                                   ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[5]                                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                                ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                            ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~0                                                ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~0                                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~3                                                ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~3                                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                                ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~5                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                                ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~6                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                                ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~7                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                            ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                            ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                            ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                            ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                            ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~15                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~15                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~16                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~16                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~17                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~17                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~21                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~21                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~22                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~22                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~23                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~23                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~24                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~24                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~28                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~28                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~29                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~29                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~30                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~30                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~31                                               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~31                                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]         ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT    ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]         ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT    ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]         ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT    ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]         ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT    ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]         ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT    ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]               ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]         ; sout             ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                           ; Output Port Type ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; |CPU|inst24[5]                                                                        ; |CPU|inst24[5]                                                                             ; out              ;
; |CPU|inst24[4]                                                                        ; |CPU|inst24[4]                                                                             ; out              ;
; |CPU|inst24[3]                                                                        ; |CPU|inst24[3]                                                                             ; out              ;
; |CPU|IN_R1[7]                                                                         ; |CPU|IN_R1[7]                                                                              ; out              ;
; |CPU|IN_R1[6]                                                                         ; |CPU|IN_R1[6]                                                                              ; out              ;
; |CPU|IN_R1[5]                                                                         ; |CPU|IN_R1[5]                                                                              ; out              ;
; |CPU|IN_R1[4]                                                                         ; |CPU|IN_R1[4]                                                                              ; out              ;
; |CPU|address[7]                                                                       ; |CPU|address[7]                                                                            ; pin_out          ;
; |CPU|address[6]                                                                       ; |CPU|address[6]                                                                            ; pin_out          ;
; |CPU|address[5]                                                                       ; |CPU|address[5]                                                                            ; pin_out          ;
; |CPU|ty_B[7]                                                                          ; |CPU|ty_B[7]                                                                               ; pin_out          ;
; |CPU|ty_B[5]                                                                          ; |CPU|ty_B[5]                                                                               ; pin_out          ;
; |CPU|ty_B[0]                                                                          ; |CPU|ty_B[0]                                                                               ; pin_out          ;
; |CPU|Z_Register:inst17|Q                                                              ; |CPU|Z_Register:inst17|Q                                                                   ; regout           ;
; |CPU|tyjoq:inst2|B[0]                                                                 ; |CPU|tyjoq:inst2|B[0]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|B[5]                                                                 ; |CPU|tyjoq:inst2|B[5]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|B[7]                                                                 ; |CPU|tyjoq:inst2|B[7]                                                                      ; regout           ;
; |CPU|pcjoq:inst12|tem~0                                                               ; |CPU|pcjoq:inst12|tem~0                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~1                                                               ; |CPU|pcjoq:inst12|tem~1                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~8                                                               ; |CPU|pcjoq:inst12|tem~8                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~9                                                               ; |CPU|pcjoq:inst12|tem~9                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~10                                                              ; |CPU|pcjoq:inst12|tem~10                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem~16                                                              ; |CPU|pcjoq:inst12|tem~16                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem~17                                                              ; |CPU|pcjoq:inst12|tem~17                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem~18                                                              ; |CPU|pcjoq:inst12|tem~18                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem[5]                                                              ; |CPU|pcjoq:inst12|tem[5]                                                                   ; regout           ;
; |CPU|pcjoq:inst12|tem[6]                                                              ; |CPU|pcjoq:inst12|tem[6]                                                                   ; regout           ;
; |CPU|pcjoq:inst12|tem[7]                                                              ; |CPU|pcjoq:inst12|tem[7]                                                                   ; regout           ;
; |CPU|InstructionDecoder:inst3|JMP~1                                                   ; |CPU|InstructionDecoder:inst3|JMP~1                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|JMP~2                                                   ; |CPU|InstructionDecoder:inst3|JMP~2                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|JMP~3                                                   ; |CPU|InstructionDecoder:inst3|JMP~3                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|JMP~4                                                   ; |CPU|InstructionDecoder:inst3|JMP~4                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|JMP~5                                                   ; |CPU|InstructionDecoder:inst3|JMP~5                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|JMP                                                     ; |CPU|InstructionDecoder:inst3|JMP                                                          ; out0             ;
; |CPU|InstructionDecoder:inst3|JZ                                                      ; |CPU|InstructionDecoder:inst3|JZ                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|JC~0                                                    ; |CPU|InstructionDecoder:inst3|JC~0                                                         ; out0             ;
; |CPU|InstructionDecoder:inst3|JC                                                      ; |CPU|InstructionDecoder:inst3|JC                                                           ; out0             ;
; |CPU|InstructionDecoder:inst3|NOP~0                                                   ; |CPU|InstructionDecoder:inst3|NOP~0                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|NOP~1                                                   ; |CPU|InstructionDecoder:inst3|NOP~1                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|NOP~2                                                   ; |CPU|InstructionDecoder:inst3|NOP~2                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|NOP~3                                                   ; |CPU|InstructionDecoder:inst3|NOP~3                                                        ; out0             ;
; |CPU|InstructionDecoder:inst3|NOP                                                     ; |CPU|InstructionDecoder:inst3|NOP                                                          ; out0             ;
; |CPU|control_signal:inst1|process_0~1                                                 ; |CPU|control_signal:inst1|process_0~1                                                      ; out0             ;
; |CPU|control_signal:inst1|process_0~3                                                 ; |CPU|control_signal:inst1|process_0~3                                                      ; out0             ;
; |CPU|control_signal:inst1|IN_PC~0                                                     ; |CPU|control_signal:inst1|IN_PC~0                                                          ; out0             ;
; |CPU|control_signal:inst1|IN_PC~1                                                     ; |CPU|control_signal:inst1|IN_PC~1                                                          ; out0             ;
; |CPU|control_signal:inst1|IN_PC~2                                                     ; |CPU|control_signal:inst1|IN_PC~2                                                          ; out0             ;
; |CPU|control_signal:inst1|IN_PC~3                                                     ; |CPU|control_signal:inst1|IN_PC~3                                                          ; out0             ;
; |CPU|control_signal:inst1|IN_PC~4                                                     ; |CPU|control_signal:inst1|IN_PC~4                                                          ; out0             ;
; |CPU|control_signal:inst1|LD_PC~0                                                     ; |CPU|control_signal:inst1|LD_PC~0                                                          ; out0             ;
; |CPU|control_signal:inst1|LD_PC~1                                                     ; |CPU|control_signal:inst1|LD_PC~1                                                          ; out0             ;
; |CPU|control_signal:inst1|LD_PC                                                       ; |CPU|control_signal:inst1|LD_PC                                                            ; out0             ;
; |CPU|ALU:inst|Equal4~0                                                                ; |CPU|ALU:inst|Equal4~0                                                                     ; out0             ;
; |CPU|pcjoq:inst12|Equal0~0                                                            ; |CPU|pcjoq:inst12|Equal0~0                                                                 ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[6]                                     ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[7]                                     ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                      ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                           ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[6]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[5]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~25                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                           ; Output Port Type ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+
; |CPU|inst24[7]                                                                        ; |CPU|inst24[7]                                                                             ; out              ;
; |CPU|inst24[6]                                                                        ; |CPU|inst24[6]                                                                             ; out              ;
; |CPU|IN_R1[7]                                                                         ; |CPU|IN_R1[7]                                                                              ; out              ;
; |CPU|IN_R1[6]                                                                         ; |CPU|IN_R1[6]                                                                              ; out              ;
; |CPU|address[7]                                                                       ; |CPU|address[7]                                                                            ; pin_out          ;
; |CPU|address[6]                                                                       ; |CPU|address[6]                                                                            ; pin_out          ;
; |CPU|address[5]                                                                       ; |CPU|address[5]                                                                            ; pin_out          ;
; |CPU|address[4]                                                                       ; |CPU|address[4]                                                                            ; pin_out          ;
; |CPU|ty_B[7]                                                                          ; |CPU|ty_B[7]                                                                               ; pin_out          ;
; |CPU|ty_B[5]                                                                          ; |CPU|ty_B[5]                                                                               ; pin_out          ;
; |CPU|ty_B[4]                                                                          ; |CPU|ty_B[4]                                                                               ; pin_out          ;
; |CPU|ty_C[6]                                                                          ; |CPU|ty_C[6]                                                                               ; pin_out          ;
; |CPU|ty_C[2]                                                                          ; |CPU|ty_C[2]                                                                               ; pin_out          ;
; |CPU|ty_C[1]                                                                          ; |CPU|ty_C[1]                                                                               ; pin_out          ;
; |CPU|ALU:inst|sum[7]~32                                                               ; |CPU|ALU:inst|sum[7]~32                                                                    ; out0             ;
; |CPU|tyjoq:inst2|C[1]                                                                 ; |CPU|tyjoq:inst2|C[1]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|C[2]                                                                 ; |CPU|tyjoq:inst2|C[2]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|C[6]                                                                 ; |CPU|tyjoq:inst2|C[6]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|B[4]                                                                 ; |CPU|tyjoq:inst2|B[4]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|B[5]                                                                 ; |CPU|tyjoq:inst2|B[5]                                                                      ; regout           ;
; |CPU|tyjoq:inst2|B[7]                                                                 ; |CPU|tyjoq:inst2|B[7]                                                                      ; regout           ;
; |CPU|pcjoq:inst12|tem~0                                                               ; |CPU|pcjoq:inst12|tem~0                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~1                                                               ; |CPU|pcjoq:inst12|tem~1                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~8                                                               ; |CPU|pcjoq:inst12|tem~8                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~9                                                               ; |CPU|pcjoq:inst12|tem~9                                                                    ; out              ;
; |CPU|pcjoq:inst12|tem~10                                                              ; |CPU|pcjoq:inst12|tem~10                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem~11                                                              ; |CPU|pcjoq:inst12|tem~11                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem~19                                                              ; |CPU|pcjoq:inst12|tem~19                                                                   ; out              ;
; |CPU|pcjoq:inst12|tem[4]                                                              ; |CPU|pcjoq:inst12|tem[4]                                                                   ; regout           ;
; |CPU|pcjoq:inst12|tem[5]                                                              ; |CPU|pcjoq:inst12|tem[5]                                                                   ; regout           ;
; |CPU|pcjoq:inst12|tem[6]                                                              ; |CPU|pcjoq:inst12|tem[6]                                                                   ; regout           ;
; |CPU|pcjoq:inst12|tem[7]                                                              ; |CPU|pcjoq:inst12|tem[7]                                                                   ; regout           ;
; |CPU|pcjoq:inst12|Equal0~0                                                            ; |CPU|pcjoq:inst12|Equal0~0                                                                 ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[6]                                     ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[7]                                     ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|result_node[7]                                          ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                      ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]~1                           ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[7]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[6]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[5]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]~1                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~2                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~3                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~4                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                    ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[7]                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~25                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]      ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT ; cout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |CPU|pcjoq:inst12|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 21 11:29:58 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CPU -c CPU
Info: Using vector source file "C:/Users/pigpigpang/Desktop///CPU/CPU.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      84.55 %
Info: Number of transitions in simulation is 13794
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Sat Dec 21 11:29:58 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


