{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715634766397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715634766397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 23:12:46 2024 " "Processing started: Mon May 13 23:12:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715634766397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715634766397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VDAS -c VDAS --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off VDAS -c VDAS --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715634766397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715634766734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715634766734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue.v 1 1 " "Found 1 design units, including 1 entities, in source file queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue " "Found entity 1: queue" {  } { { "queue.v" "" { Text "C:/Users/Eric/Desktop/Programas/GitHub/VDAS/FW/queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715634773838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715634773838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vdas.v 1 1 " "Found 1 design units, including 1 entities, in source file vdas.v" { { "Info" "ISGN_ENTITY_NAME" "1 VDAS " "Found entity 1: VDAS" {  } { { "VDAS.v" "" { Text "C:/Users/Eric/Desktop/Programas/GitHub/VDAS/FW/VDAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715634773840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715634773840 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "em queue.v(17) " "Verilog HDL Procedural Assignment error at queue.v(17): object \"em\" on left-hand side of assignment must have a variable data type" {  } { { "queue.v" "" { Text "C:/Users/Eric/Desktop/Programas/GitHub/VDAS/FW/queue.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1715634773840 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "em queue.v(26) " "Verilog HDL Procedural Assignment error at queue.v(26): object \"em\" on left-hand side of assignment must have a variable data type" {  } { { "queue.v" "" { Text "C:/Users/Eric/Desktop/Programas/GitHub/VDAS/FW/queue.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1715634773840 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "pop queue.v(27) " "Verilog HDL error at queue.v(27): object \"pop\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "queue.v" "" { Text "C:/Users/Eric/Desktop/Programas/GitHub/VDAS/FW/queue.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1715634773840 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "out queue.v(30) " "Verilog HDL Procedural Assignment error at queue.v(30): object \"out\" on left-hand side of assignment must have a variable data type" {  } { { "queue.v" "" { Text "C:/Users/Eric/Desktop/Programas/GitHub/VDAS/FW/queue.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1715634773840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715634773852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 23:12:53 2024 " "Processing ended: Mon May 13 23:12:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715634773852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715634773852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715634773852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715634773852 ""}
