{
    "constrs_1": [
        "${ARISTA_FDK_DIR}/src/boards/lb2/board_constraints.xdc", 
        "${ARISTA_FDK_DIR}/src/ts_ipcore/tscore.xdc", 
        "${PROJECT_DIR}/src/ntps-lb2-top.xdc",
        "${PROJECT_DIR}/../../cores/verilog-ethernet/lib/axis/syn/sync_reset.tcl"
    ], 
    "sources_1": [
        "${ARISTA_FDK_DIR}/src/seu/ip/xcvu9p-flgb2104-3-e/sem_mit_78M125/sem_mit_78M125.xci", 
        "${ARISTA_FDK_DIR}/src/seu/ip/xcvu9p-flgb2104-3-e/sem_mit_100M/sem_mit_100M.xci", 
        "${ARISTA_FDK_DIR}/src/metamako/metamako_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/axi/amba_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/fpga_spec/fpga_spec_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/hphy_xilinx/phy_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/boards/lb2/board_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/primitive_xilinx/mako_dff_clr.vhd", 
        "${ARISTA_FDK_DIR}/src/primitive_xilinx/mako_dff_preset.vhd", 
        "${ARISTA_FDK_DIR}/src/synchroniser/synchroniser.vhd", 
        "${ARISTA_FDK_DIR}/src/primitive_xilinx/xil_pllbase.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/i2c_base_slave.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/i2c_reg_protocol.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/arista_sysctl_registers.vhd", 
        "${ARISTA_FDK_DIR}/src/primitive_xilinx/dna_porte2_wrapper.vhd", 
        "${ARISTA_FDK_DIR}/src/spi/spi_master.vhd", 
        "${ARISTA_FDK_DIR}/src/clock_modules/ocxo_freq_trim_spi.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/i2c_eeprom_controller.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/i2c_master.vhd", 
        "${ARISTA_FDK_DIR}/src/crc/crc8_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/eeprom_parser_core.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/eeprom_ctrl_wrapper.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/i2c_drp_bridge.vhd", 
        "${ARISTA_FDK_DIR}/src/metamako/edge_detect.vhd", 
        "${ARISTA_FDK_DIR}/src/seu/xil_sem.vhd", 
        "${ARISTA_FDK_DIR}/src/synchroniser/sync_vec.vhd", 
        "${ARISTA_FDK_DIR}/src/arista_sysctl/arista_sysctl.vhd", 
        "${ARISTA_FDK_DIR}/src/metamako/pcie_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/regfile/reg_flexi_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/regfile/reg_file_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_pkg.vhd", 
        "${ARISTA_FDK_DIR}/src/ts_ipcore/clk_gen.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_controller.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_synchroniser_fe_re.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_synchroniser_iddr.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_synchroniser.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_trigger_holdoff.vhd", 
        "${ARISTA_FDK_DIR}/src/synchroniser/sync_tgl_to_pulse.vhd", 
        "${ARISTA_FDK_DIR}/src/synchroniser/sync_pulse.vhd", 
        "${ARISTA_FDK_DIR}/src/metachron/metachron_counter_ts.vhd", 
        "${ARISTA_FDK_DIR}/src/ts_ipcore/time_sync.vhd", 
        "${ARISTA_FDK_DIR}/src/ts_ipcore/timing_controller.vhd", 
        "${ARISTA_FDK_DIR}/src/ts_ipcore/timestamper.vhd", 
        "${ARISTA_FDK_DIR}/src/ts_ipcore/tscore_wrapper.vhd", 
        "${PROJECT_DIR}/src/ntps_registers.vhd",
        "${ARISTA_FDK_DIR}/src/regfile/reg_hs_counter.vhd", 

        "${PROJECT_DIR}/src/ntps-lb2-top.vhd",

        "${PROJECT_DIR}/src/ntps_top.v",
        "${PROJECT_DIR}/src/ntps_interfaces.v",
        "${PROJECT_DIR}/src/ntps_phys.v",

        "${PROJECT_DIR}/src/pvtmon_axi_slave.v",
        "${PROJECT_DIR}/src/pvtmon_top.v",

        "${PROJECT_DIR}/../../cores/verilog-i2c/rtl/i2c_slave.v",
        "${PROJECT_DIR}/../../cores/verilog-i2c/rtl/i2c_slave_axil_master.v",

        "${PROJECT_DIR}/../../cores/aes-siv/src/rtl/aes_siv_core.v",
        "${PROJECT_DIR}/../../cores/aes/src/rtl/aes_core.v",
        "${PROJECT_DIR}/../../cores/aes/src/rtl/aes_encipher_block.v",
        "${PROJECT_DIR}/../../cores/aes/src/rtl/aes_key_mem.v",
        "${PROJECT_DIR}/../../cores/aes/src/rtl/aes_sbox.v",
        "${PROJECT_DIR}/../../cores/cmac/src/rtl/cmac_core.v",
        "${PROJECT_DIR}/../../cores/md5/src/rtl/md5_core.v",
        "${PROJECT_DIR}/../../cores/rosc_entropy/src/rtl/rosc.v",
        "${PROJECT_DIR}/../../cores/rosc_entropy/src/rtl/rosc_entropy.v",
        "${PROJECT_DIR}/../../cores/rosc_entropy/src/rtl/rosc_entropy_core.v",
        "${PROJECT_DIR}/../../cores/sha1/src/rtl/sha1_core.v",
        "${PROJECT_DIR}/../../cores/sha1/src/rtl/sha1_w_mem.v",
        "${PROJECT_DIR}/../../cores/siphash/src/rtl/siphash_core.v",
        "${PROJECT_DIR}/../../cores/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_simple.v",
        "${PROJECT_DIR}/../../cores/v7_xt_conn_trd/hardware/sources/hdl/common/synchronizer_vector.v",
        "${PROJECT_DIR}/../../cores/verilog-ethernet/lib/axis/rtl/sync_reset.v",
        "${PROJECT_DIR}/../../cores/xge_ll_mac/hdl/oc_mac.v",
        "${PROJECT_DIR}/../../cores/xge_ll_mac/hdl/rx_control.v",
        "${PROJECT_DIR}/../../cores/xge_ll_mac/hdl/rx_enqueue.v",
        "${PROJECT_DIR}/../../cores/xge_ll_mac/hdl/tx_control.v",
        "${PROJECT_DIR}/../../cores/xge_ll_mac/hdl/tx_dequeue.v",
        "${PROJECT_DIR}/../../network_path/api_extension/src/rtl/api_extension.v",
        "${PROJECT_DIR}/../../network_path/hdl/network_path_axi_slave.v",
        "${PROJECT_DIR}/../../network_path/hdl/network_path_shared.v",
        "${PROJECT_DIR}/../../network_path/keymem/src/rtl/ntp_auth_keymem.v",
        "${PROJECT_DIR}/../../network_path/keymem/src/rtl/nts_keymem.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/memory/bram.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/memory/bram_dp2w.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/memory/bram_dpge.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/memory/memory_ctrl.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/misc/counter64.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_dispatcher.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_dispatcher_mux.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/ctrl_gre.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/icmp.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/ntp_auth.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_api.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_engine.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_parser_ctrl.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_rx_buffer.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_timestamp.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_tx_buffer.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_engine/nts_verify_secure.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_extractor.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_extractor_mux.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_extractor_tx.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/nts_top.v",
        "${PROJECT_DIR}/../../network_path/nts/src/rtl/preprocessor.v",
        "${PROJECT_DIR}/../../network_path/nts_noncegen/src/rtl/nts_noncegen.v",
        "${PROJECT_DIR}/../../network_path/packet_proc/hdl/pp_api.v",
        "${PROJECT_DIR}/../../network_path/packet_proc/hdl/pp_top.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/ntp_clock.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/ntp_clock_axi_slave.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/ntp_clock_select.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/ntp_clock_top.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/ntp_counters.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/pll_sync.v",
        "${PROJECT_DIR}/../../ntp_clock/hdl/time_sel_sync.v",

        "${PROJECT_DIR}/xilinx_ip/ntp_clock/ntp_clock_pll/ntp_clock_pll.xci",
        "${PROJECT_DIR}/xilinx_ip/top/ntps_top_axi_ethernetlite_0_0/ntps_top_axi_ethernetlite_0_0.xci",
        "${PROJECT_DIR}/xilinx_ip/top/xxv_ethernet_0/xxv_ethernet_0.xci",

        "${ARISTA_FDK_DIR}/src/boards/lb2/board_top.vhd"
    ]
}
