;redcode
;assert 1
	SPL 0, <922
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMN 0, <315
	DJN -277, -127
	JMN <127, 106
	DJN 3, 151
	SUB -207, <-140
	MOV -7, <50
	CMP @127, 106
	DAT #-127, <100
	ADD #270, <3
	SUB @127, 106
	SUB @127, 106
	ADD 270, 61
	ADD 270, 61
	SLT @0, @2
	SLT @0, @2
	ADD 3, <151
	SUB -277, <-127
	ADD 20, @812
	SUB -277, <-127
	SUB -727, 900
	CMP -273, <-127
	DJN -174, <-170
	DJN -174, <-170
	SUB -207, <-140
	CMP -727, 900
	CMP -727, 900
	DAT #-127, <100
	SPL 0, <922
	SUB -727, 900
	SLT 27, @912
	MOV -7, <-20
	MOV #-277, <1
	MOV #-277, <1
	MOV #-277, <1
	ADD -277, <-127
	ADD -277, <-127
	SUB #392, @200
	SUB #392, @200
	JMN 0, <315
	JMN 0, <315
	CMP -277, <-127
	SPL 0, <922
	SPL 0, <922
	SPL 0, <922
