Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: H:/FPGA/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 28c504c2b0c840f2aa55fcf2139ccb7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot iic_ctrl_tb_behav xil_defaultlib.iic_ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.iic_bit_shift_default
Compiling module xil_defaultlib.iic_ctrl
Compiling module xil_defaultlib.iic_ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot iic_ctrl_tb_behav
