minicache 
compilation techniques energy reduction horizontally partitioned cache architectures 
compilation
techniques
energy
reduction
horizontally
partitioned
cache
architectures
aviral
shrivastava
ilya
issenin
nikil
dutt
cases
2005
proceedings
2005
international
conference
compilers
architectures
synthesis
embedded
systems
hardware
software
codesign
system
synthesis
abstract
horizontally
partitioned
data
caches
popular
architectural
feature
processor
maintains
two
data
caches
level
hierarchy
horizontally
partitioned
caches
help
reduce
cache
pollution
thereby
improve
performance
consequently
previous
research
focused
exploiting
horizontally
partitioned
data
caches
improve
performance
achieve
energy
reduction
byproduct
performance
improvement
constrast
paper
show
optimizing
performance
tradesoff
several
opportunities
energy
reduction
experiments
hp
ipaq
h4300
like
memory
subsystem
demonstrate
optimizing
energy
consumption
results
127
less
memory
subsystem
energy
consumption
performance
optimal
solution
furthermore
show
energy
optimal
solution
incurs
average
1
7
performance
penalty
therefore
energy
consumption
becoming
first
class
design
constraint
need
compilation
techniques
aimed
energy
reduction
achieve
aforementioned
energy
savings
propose
explore
several
low
complexity
algorithms
aimed
reducing
energy
consumption
show
simple
greedy
heuristics
achieve
97
possible
memory
subsystem
energy
savings
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
