<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p383" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_383{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_383{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_383{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_383{left:82px;bottom:979px;letter-spacing:-0.16px;}
#t5_383{left:139px;bottom:979px;letter-spacing:-0.17px;}
#t6_383{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t7_383{left:429px;bottom:979px;letter-spacing:-0.14px;}
#t8_383{left:523px;bottom:979px;letter-spacing:-0.12px;}
#t9_383{left:523px;bottom:958px;letter-spacing:-0.12px;}
#ta_383{left:83px;bottom:933px;letter-spacing:-0.16px;}
#tb_383{left:139px;bottom:933px;letter-spacing:-0.17px;}
#tc_383{left:190px;bottom:933px;letter-spacing:-0.14px;}
#td_383{left:429px;bottom:933px;letter-spacing:-0.13px;}
#te_383{left:523px;bottom:933px;letter-spacing:-0.12px;}
#tf_383{left:523px;bottom:912px;letter-spacing:-0.12px;}
#tg_383{left:82px;bottom:888px;letter-spacing:-0.17px;}
#th_383{left:139px;bottom:888px;letter-spacing:-0.16px;}
#ti_383{left:190px;bottom:888px;letter-spacing:-0.14px;}
#tj_383{left:429px;bottom:888px;letter-spacing:-0.12px;}
#tk_383{left:523px;bottom:888px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#tl_383{left:523px;bottom:866px;letter-spacing:-0.12px;}
#tm_383{left:190px;bottom:842px;}
#tn_383{left:523px;bottom:842px;letter-spacing:-0.13px;}
#to_383{left:190px;bottom:817px;}
#tp_383{left:523px;bottom:817px;letter-spacing:-0.12px;}
#tq_383{left:190px;bottom:793px;letter-spacing:-0.1px;}
#tr_383{left:523px;bottom:793px;letter-spacing:-0.13px;}
#ts_383{left:190px;bottom:768px;}
#tt_383{left:523px;bottom:768px;letter-spacing:-0.12px;}
#tu_383{left:190px;bottom:744px;}
#tv_383{left:523px;bottom:744px;letter-spacing:-0.13px;}
#tw_383{left:190px;bottom:719px;}
#tx_383{left:523px;bottom:719px;letter-spacing:-0.11px;}
#ty_383{left:190px;bottom:695px;letter-spacing:-0.14px;}
#tz_383{left:523px;bottom:695px;letter-spacing:-0.12px;}
#t10_383{left:83px;bottom:671px;letter-spacing:-0.16px;}
#t11_383{left:139px;bottom:671px;letter-spacing:-0.16px;}
#t12_383{left:190px;bottom:671px;letter-spacing:-0.13px;}
#t13_383{left:430px;bottom:671px;letter-spacing:-0.13px;}
#t14_383{left:523px;bottom:671px;letter-spacing:-0.11px;}
#t15_383{left:522px;bottom:649px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t16_383{left:82px;bottom:625px;letter-spacing:-0.17px;}
#t17_383{left:139px;bottom:625px;letter-spacing:-0.17px;}
#t18_383{left:190px;bottom:625px;letter-spacing:-0.13px;}
#t19_383{left:429px;bottom:625px;letter-spacing:-0.14px;}
#t1a_383{left:522px;bottom:625px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1b_383{left:82px;bottom:600px;letter-spacing:-0.17px;}
#t1c_383{left:139px;bottom:600px;letter-spacing:-0.16px;}
#t1d_383{left:190px;bottom:600px;letter-spacing:-0.14px;}
#t1e_383{left:429px;bottom:600px;letter-spacing:-0.13px;}
#t1f_383{left:522px;bottom:600px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_383{left:82px;bottom:576px;letter-spacing:-0.17px;}
#t1h_383{left:139px;bottom:576px;letter-spacing:-0.17px;}
#t1i_383{left:190px;bottom:576px;letter-spacing:-0.14px;}
#t1j_383{left:429px;bottom:576px;letter-spacing:-0.13px;}
#t1k_383{left:523px;bottom:576px;letter-spacing:-0.11px;}
#t1l_383{left:82px;bottom:551px;letter-spacing:-0.15px;}
#t1m_383{left:139px;bottom:551px;letter-spacing:-0.17px;}
#t1n_383{left:190px;bottom:551px;letter-spacing:-0.14px;}
#t1o_383{left:429px;bottom:551px;letter-spacing:-0.14px;}
#t1p_383{left:523px;bottom:551px;letter-spacing:-0.11px;}
#t1q_383{left:82px;bottom:527px;letter-spacing:-0.15px;}
#t1r_383{left:139px;bottom:527px;letter-spacing:-0.15px;}
#t1s_383{left:190px;bottom:527px;letter-spacing:-0.14px;}
#t1t_383{left:429px;bottom:527px;letter-spacing:-0.14px;}
#t1u_383{left:522px;bottom:527px;letter-spacing:-0.12px;}
#t1v_383{left:82px;bottom:503px;letter-spacing:-0.17px;}
#t1w_383{left:139px;bottom:503px;letter-spacing:-0.17px;}
#t1x_383{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1y_383{left:429px;bottom:503px;letter-spacing:-0.12px;}
#t1z_383{left:523px;bottom:503px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t20_383{left:83px;bottom:478px;letter-spacing:-0.16px;}
#t21_383{left:139px;bottom:478px;letter-spacing:-0.16px;}
#t22_383{left:190px;bottom:478px;letter-spacing:-0.13px;}
#t23_383{left:429px;bottom:478px;letter-spacing:-0.14px;}
#t24_383{left:522px;bottom:478px;letter-spacing:-0.11px;}
#t25_383{left:82px;bottom:454px;letter-spacing:-0.17px;}
#t26_383{left:139px;bottom:454px;letter-spacing:-0.17px;}
#t27_383{left:190px;bottom:454px;letter-spacing:-0.13px;}
#t28_383{left:429px;bottom:454px;letter-spacing:-0.14px;}
#t29_383{left:522px;bottom:454px;letter-spacing:-0.11px;}
#t2a_383{left:82px;bottom:429px;letter-spacing:-0.17px;}
#t2b_383{left:139px;bottom:429px;letter-spacing:-0.16px;}
#t2c_383{left:190px;bottom:429px;letter-spacing:-0.13px;}
#t2d_383{left:429px;bottom:429px;letter-spacing:-0.14px;}
#t2e_383{left:522px;bottom:429px;letter-spacing:-0.11px;}
#t2f_383{left:82px;bottom:405px;letter-spacing:-0.17px;}
#t2g_383{left:139px;bottom:405px;letter-spacing:-0.16px;}
#t2h_383{left:190px;bottom:405px;letter-spacing:-0.13px;}
#t2i_383{left:429px;bottom:405px;letter-spacing:-0.14px;}
#t2j_383{left:522px;bottom:405px;letter-spacing:-0.11px;}
#t2k_383{left:82px;bottom:380px;letter-spacing:-0.17px;}
#t2l_383{left:139px;bottom:380px;letter-spacing:-0.16px;}
#t2m_383{left:190px;bottom:380px;letter-spacing:-0.13px;}
#t2n_383{left:429px;bottom:380px;letter-spacing:-0.14px;}
#t2o_383{left:522px;bottom:380px;letter-spacing:-0.11px;}
#t2p_383{left:82px;bottom:356px;letter-spacing:-0.17px;}
#t2q_383{left:139px;bottom:356px;letter-spacing:-0.16px;}
#t2r_383{left:190px;bottom:356px;letter-spacing:-0.13px;}
#t2s_383{left:429px;bottom:356px;letter-spacing:-0.14px;}
#t2t_383{left:522px;bottom:356px;letter-spacing:-0.11px;}
#t2u_383{left:82px;bottom:331px;letter-spacing:-0.17px;}
#t2v_383{left:139px;bottom:331px;letter-spacing:-0.16px;}
#t2w_383{left:190px;bottom:331px;letter-spacing:-0.13px;}
#t2x_383{left:429px;bottom:331px;letter-spacing:-0.14px;}
#t2y_383{left:522px;bottom:331px;letter-spacing:-0.11px;}
#t2z_383{left:82px;bottom:307px;letter-spacing:-0.17px;}
#t30_383{left:139px;bottom:307px;letter-spacing:-0.16px;}
#t31_383{left:190px;bottom:307px;letter-spacing:-0.13px;}
#t32_383{left:429px;bottom:307px;letter-spacing:-0.14px;}
#t33_383{left:522px;bottom:307px;letter-spacing:-0.11px;}
#t34_383{left:82px;bottom:283px;letter-spacing:-0.17px;}
#t35_383{left:139px;bottom:283px;letter-spacing:-0.16px;}
#t36_383{left:190px;bottom:283px;letter-spacing:-0.13px;}
#t37_383{left:429px;bottom:283px;letter-spacing:-0.14px;}
#t38_383{left:522px;bottom:283px;letter-spacing:-0.11px;}
#t39_383{left:82px;bottom:258px;letter-spacing:-0.17px;}
#t3a_383{left:139px;bottom:258px;letter-spacing:-0.16px;}
#t3b_383{left:190px;bottom:258px;letter-spacing:-0.14px;}
#t3c_383{left:429px;bottom:258px;letter-spacing:-0.14px;}
#t3d_383{left:523px;bottom:258px;letter-spacing:-0.11px;}
#t3e_383{left:82px;bottom:234px;letter-spacing:-0.17px;}
#t3f_383{left:139px;bottom:234px;letter-spacing:-0.16px;}
#t3g_383{left:190px;bottom:234px;letter-spacing:-0.14px;}
#t3h_383{left:429px;bottom:234px;letter-spacing:-0.14px;}
#t3i_383{left:523px;bottom:234px;letter-spacing:-0.11px;}
#t3j_383{left:82px;bottom:209px;letter-spacing:-0.15px;}
#t3k_383{left:139px;bottom:209px;letter-spacing:-0.17px;}
#t3l_383{left:190px;bottom:209px;letter-spacing:-0.14px;}
#t3m_383{left:429px;bottom:209px;letter-spacing:-0.14px;}
#t3n_383{left:523px;bottom:209px;letter-spacing:-0.11px;}
#t3o_383{left:82px;bottom:185px;letter-spacing:-0.14px;}
#t3p_383{left:139px;bottom:185px;letter-spacing:-0.15px;}
#t3q_383{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t3r_383{left:429px;bottom:185px;letter-spacing:-0.14px;}
#t3s_383{left:523px;bottom:185px;letter-spacing:-0.12px;}
#t3t_383{left:83px;bottom:160px;letter-spacing:-0.14px;}
#t3u_383{left:139px;bottom:160px;letter-spacing:-0.15px;}
#t3v_383{left:190px;bottom:160px;letter-spacing:-0.14px;}
#t3w_383{left:429px;bottom:160px;letter-spacing:-0.14px;}
#t3x_383{left:523px;bottom:160px;letter-spacing:-0.12px;}
#t3y_383{left:82px;bottom:136px;letter-spacing:-0.17px;}
#t3z_383{left:139px;bottom:136px;letter-spacing:-0.17px;}
#t40_383{left:190px;bottom:136px;letter-spacing:-0.14px;}
#t41_383{left:429px;bottom:136px;letter-spacing:-0.14px;}
#t42_383{left:523px;bottom:136px;letter-spacing:-0.12px;}
#t43_383{left:83px;bottom:111px;letter-spacing:-0.14px;}
#t44_383{left:139px;bottom:111px;letter-spacing:-0.15px;}
#t45_383{left:190px;bottom:111px;letter-spacing:-0.14px;}
#t46_383{left:429px;bottom:111px;letter-spacing:-0.14px;}
#t47_383{left:523px;bottom:111px;letter-spacing:-0.12px;}
#t48_383{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t49_383{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t4a_383{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4b_383{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t4c_383{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t4d_383{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t4e_383{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t4f_383{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4g_383{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t4h_383{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4i_383{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t4j_383{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_383{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_383{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_383{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_383{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_383{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts383" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg383Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg383" style="-webkit-user-select: none;"><object width="935" height="1210" data="383/383.svg" type="image/svg+xml" id="pdf383" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_383" class="t s1_383">Vol. 4 </span><span id="t2_383" class="t s1_383">2-367 </span>
<span id="t3_383" class="t s2_383">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_383" class="t s3_383">64BH </span><span id="t5_383" class="t s3_383">1611 </span><span id="t6_383" class="t s3_383">MSR_CONFIG_TDP_CONTROL </span><span id="t7_383" class="t s3_383">Package </span><span id="t8_383" class="t s3_383">ConfigTDP Control (R/W) </span>
<span id="t9_383" class="t s3_383">See Table 2-25. </span>
<span id="ta_383" class="t s3_383">64CH </span><span id="tb_383" class="t s3_383">1612 </span><span id="tc_383" class="t s3_383">MSR_TURBO_ACTIVATION_RATIO </span><span id="td_383" class="t s3_383">Package </span><span id="te_383" class="t s3_383">ConfigTDP Control (R/W) </span>
<span id="tf_383" class="t s3_383">See Table 2-25. </span>
<span id="tg_383" class="t s3_383">690H </span><span id="th_383" class="t s3_383">1680 </span><span id="ti_383" class="t s3_383">MSR_CORE_PERF_LIMIT_REASONS </span><span id="tj_383" class="t s3_383">Package </span><span id="tk_383" class="t s3_383">Indicator of Frequency Clipping in Processor Cores (R/W) </span>
<span id="tl_383" class="t s3_383">(Frequency refers to processor core frequency.) </span>
<span id="tm_383" class="t s3_383">0 </span><span id="tn_383" class="t s3_383">PROCHOT Status (R0) </span>
<span id="to_383" class="t s3_383">1 </span><span id="tp_383" class="t s3_383">Thermal Status (R0) </span>
<span id="tq_383" class="t s3_383">5:2 </span><span id="tr_383" class="t s3_383">Reserved </span>
<span id="ts_383" class="t s3_383">6 </span><span id="tt_383" class="t s3_383">VR Therm Alert Status (R0) </span>
<span id="tu_383" class="t s3_383">7 </span><span id="tv_383" class="t s3_383">Reserved </span>
<span id="tw_383" class="t s3_383">8 </span><span id="tx_383" class="t s3_383">Electrical Design Point Status (R0) </span>
<span id="ty_383" class="t s3_383">63:9 </span><span id="tz_383" class="t s3_383">Reserved </span>
<span id="t10_383" class="t s3_383">6E0H </span><span id="t11_383" class="t s3_383">1760 </span><span id="t12_383" class="t s3_383">IA32_TSC_DEADLINE </span><span id="t13_383" class="t s3_383">Core </span><span id="t14_383" class="t s3_383">TSC Target of Local APIC’s TSC Deadline Mode (R/W) </span>
<span id="t15_383" class="t s3_383">See Table 2-2. </span>
<span id="t16_383" class="t s3_383">802H </span><span id="t17_383" class="t s3_383">2050 </span><span id="t18_383" class="t s3_383">IA32_X2APIC_APICID </span><span id="t19_383" class="t s3_383">Thread </span><span id="t1a_383" class="t s3_383">x2APIC ID Register (R/O) </span>
<span id="t1b_383" class="t s3_383">803H </span><span id="t1c_383" class="t s3_383">2051 </span><span id="t1d_383" class="t s3_383">IA32_X2APIC_VERSION </span><span id="t1e_383" class="t s3_383">Thread </span><span id="t1f_383" class="t s3_383">x2APIC Version Register (R/O) </span>
<span id="t1g_383" class="t s3_383">808H </span><span id="t1h_383" class="t s3_383">2056 </span><span id="t1i_383" class="t s3_383">IA32_X2APIC_TPR </span><span id="t1j_383" class="t s3_383">Thread </span><span id="t1k_383" class="t s3_383">x2APIC Task Priority Register (R/W) </span>
<span id="t1l_383" class="t s3_383">80AH </span><span id="t1m_383" class="t s3_383">2058 </span><span id="t1n_383" class="t s3_383">IA32_X2APIC_PPR </span><span id="t1o_383" class="t s3_383">Thread </span><span id="t1p_383" class="t s3_383">x2APIC Processor Priority Register (R/O) </span>
<span id="t1q_383" class="t s3_383">80BH </span><span id="t1r_383" class="t s3_383">2059 </span><span id="t1s_383" class="t s3_383">IA32_X2APIC_EOI </span><span id="t1t_383" class="t s3_383">Thread </span><span id="t1u_383" class="t s3_383">x2APIC EOI Register (W/O) </span>
<span id="t1v_383" class="t s3_383">80DH </span><span id="t1w_383" class="t s3_383">2061 </span><span id="t1x_383" class="t s3_383">IA32_X2APIC_LDR </span><span id="t1y_383" class="t s3_383">Thread </span><span id="t1z_383" class="t s3_383">x2APIC Logical Destination Register (R/O) </span>
<span id="t20_383" class="t s3_383">80FH </span><span id="t21_383" class="t s3_383">2063 </span><span id="t22_383" class="t s3_383">IA32_X2APIC_SIVR </span><span id="t23_383" class="t s3_383">Thread </span><span id="t24_383" class="t s3_383">x2APIC Spurious Interrupt Vector Register (R/W) </span>
<span id="t25_383" class="t s3_383">810H </span><span id="t26_383" class="t s3_383">2064 </span><span id="t27_383" class="t s3_383">IA32_X2APIC_ISR0 </span><span id="t28_383" class="t s3_383">Thread </span><span id="t29_383" class="t s3_383">x2APIC In-Service Register Bits [31:0] (R/O) </span>
<span id="t2a_383" class="t s3_383">811H </span><span id="t2b_383" class="t s3_383">2065 </span><span id="t2c_383" class="t s3_383">IA32_X2APIC_ISR1 </span><span id="t2d_383" class="t s3_383">Thread </span><span id="t2e_383" class="t s3_383">x2APIC In-Service Register Bits [63:32] (R/O) </span>
<span id="t2f_383" class="t s3_383">812H </span><span id="t2g_383" class="t s3_383">2066 </span><span id="t2h_383" class="t s3_383">IA32_X2APIC_ISR2 </span><span id="t2i_383" class="t s3_383">Thread </span><span id="t2j_383" class="t s3_383">x2APIC In-Service Register Bits [95:64] (R/O) </span>
<span id="t2k_383" class="t s3_383">813H </span><span id="t2l_383" class="t s3_383">2067 </span><span id="t2m_383" class="t s3_383">IA32_X2APIC_ISR3 </span><span id="t2n_383" class="t s3_383">Thread </span><span id="t2o_383" class="t s3_383">x2APIC In-Service Register Bits [127:96] (R/O) </span>
<span id="t2p_383" class="t s3_383">814H </span><span id="t2q_383" class="t s3_383">2068 </span><span id="t2r_383" class="t s3_383">IA32_X2APIC_ISR4 </span><span id="t2s_383" class="t s3_383">Thread </span><span id="t2t_383" class="t s3_383">x2APIC In-Service Register Bits [159:128] (R/O) </span>
<span id="t2u_383" class="t s3_383">815H </span><span id="t2v_383" class="t s3_383">2069 </span><span id="t2w_383" class="t s3_383">IA32_X2APIC_ISR5 </span><span id="t2x_383" class="t s3_383">Thread </span><span id="t2y_383" class="t s3_383">x2APIC In-Service Register Bits [191:160] (R/O) </span>
<span id="t2z_383" class="t s3_383">816H </span><span id="t30_383" class="t s3_383">2070 </span><span id="t31_383" class="t s3_383">IA32_X2APIC_ISR6 </span><span id="t32_383" class="t s3_383">Thread </span><span id="t33_383" class="t s3_383">x2APIC In-Service Register Bits [223:192] (R/O) </span>
<span id="t34_383" class="t s3_383">817H </span><span id="t35_383" class="t s3_383">2071 </span><span id="t36_383" class="t s3_383">IA32_X2APIC_ISR7 </span><span id="t37_383" class="t s3_383">Thread </span><span id="t38_383" class="t s3_383">x2APIC In-Service Register Bits [255:224] (R/O) </span>
<span id="t39_383" class="t s3_383">818H </span><span id="t3a_383" class="t s3_383">2072 </span><span id="t3b_383" class="t s3_383">IA32_X2APIC_TMR0 </span><span id="t3c_383" class="t s3_383">Thread </span><span id="t3d_383" class="t s3_383">x2APIC Trigger Mode Register Bits [31:0] (R/O) </span>
<span id="t3e_383" class="t s3_383">819H </span><span id="t3f_383" class="t s3_383">2073 </span><span id="t3g_383" class="t s3_383">IA32_X2APIC_TMR1 </span><span id="t3h_383" class="t s3_383">Thread </span><span id="t3i_383" class="t s3_383">x2APIC Trigger Mode Register Bits [63:32] (R/O) </span>
<span id="t3j_383" class="t s3_383">81AH </span><span id="t3k_383" class="t s3_383">2074 </span><span id="t3l_383" class="t s3_383">IA32_X2APIC_TMR2 </span><span id="t3m_383" class="t s3_383">Thread </span><span id="t3n_383" class="t s3_383">x2APIC Trigger Mode Register Bits [95:64] (R/O) </span>
<span id="t3o_383" class="t s3_383">81BH </span><span id="t3p_383" class="t s3_383">2075 </span><span id="t3q_383" class="t s3_383">IA32_X2APIC_TMR3 </span><span id="t3r_383" class="t s3_383">Thread </span><span id="t3s_383" class="t s3_383">x2APIC Trigger Mode Register Bits [127:96] (R/O) </span>
<span id="t3t_383" class="t s3_383">81CH </span><span id="t3u_383" class="t s3_383">2076 </span><span id="t3v_383" class="t s3_383">IA32_X2APIC_TMR4 </span><span id="t3w_383" class="t s3_383">Thread </span><span id="t3x_383" class="t s3_383">x2APIC Trigger Mode Register Bits [159:128] (R/O) </span>
<span id="t3y_383" class="t s3_383">81DH </span><span id="t3z_383" class="t s3_383">2077 </span><span id="t40_383" class="t s3_383">IA32_X2APIC_TMR5 </span><span id="t41_383" class="t s3_383">Thread </span><span id="t42_383" class="t s3_383">x2APIC Trigger Mode Register Bits [191:160] (R/O) </span>
<span id="t43_383" class="t s3_383">81EH </span><span id="t44_383" class="t s3_383">2078 </span><span id="t45_383" class="t s3_383">IA32_X2APIC_TMR6 </span><span id="t46_383" class="t s3_383">Thread </span><span id="t47_383" class="t s3_383">x2APIC Trigger Mode Register Bits [223:192] (R/O) </span>
<span id="t48_383" class="t s4_383">Table 2-53. </span><span id="t49_383" class="t s4_383">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t4a_383" class="t s4_383">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t4b_383" class="t s4_383">(Contd.) </span>
<span id="t4c_383" class="t s5_383">Register </span>
<span id="t4d_383" class="t s5_383">Address </span><span id="t4e_383" class="t s5_383">Register Name / Bit Fields </span>
<span id="t4f_383" class="t s5_383">(Former MSR Name) </span>
<span id="t4g_383" class="t s5_383">Scope </span><span id="t4h_383" class="t s5_383">Bit Description </span>
<span id="t4i_383" class="t s5_383">Hex </span><span id="t4j_383" class="t s5_383">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
