#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May  5 22:16:26 2024
# Process ID: 4204
# Current directory: C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gusta/Documents/SEP_projects'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/gusta/Documents/SEP_projects' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1062.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_Comparer_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_Comparer_0_0_stub.vhdl:5' bound to instance 'Comparer_0' of component 'design_1_Comparer_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'design_1_Comparer_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_Comparer_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_ID_selector_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_ID_selector_0_0_stub.vhdl:5' bound to instance 'ID_selector_0' of component 'design_1_ID_selector_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:155]
INFO: [Synth 8-638] synthesizing module 'design_1_ID_selector_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_ID_selector_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_LedShow_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_LedShow_0_0_stub.vhdl:5' bound to instance 'LedShow_0' of component 'design_1_LedShow_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:161]
INFO: [Synth 8-638] synthesizing module 'design_1_LedShow_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_LedShow_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_SM_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_SM_0_0_stub.vhdl:5' bound to instance 'SM_0' of component 'design_1_SM_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:170]
INFO: [Synth 8-638] synthesizing module 'design_1_SM_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_SM_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_driver_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_driver_0_0_stub.vhdl:5' bound to instance 'driver_0' of component 'design_1_driver_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:178]
INFO: [Synth 8-638] synthesizing module 'design_1_driver_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_driver_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_ram_reader_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_ram_reader_0_0_stub.vhdl:5' bound to instance 'ram_reader_0' of component 'design_1_ram_reader_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:195]
INFO: [Synth 8-638] synthesizing module 'design_1_ram_reader_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_ram_reader_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_state_init_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_state_init_0_0_stub.vhdl:5' bound to instance 'state_init_0' of component 'design_1_state_init_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'design_1_state_init_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_state_init_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_state_results_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_state_results_0_0_stub.vhdl:5' bound to instance 'state_results_0' of component 'design_1_state_results_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:207]
INFO: [Synth 8-638] synthesizing module 'design_1_state_results_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_state_results_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_state_wait_0_0' declared at 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_state_wait_0_0_stub.vhdl:5' bound to instance 'state_wait_0' of component 'design_1_state_wait_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'design_1_state_wait_0_0' [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/.Xil/Vivado-4204-LAPTOP-5LB4VBU3/realtime/design_1_state_wait_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1062.719 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_LedShow_0_0/design_1_LedShow_0_0/design_1_LedShow_0_0_in_context.xdc] for cell 'design_1_i/LedShow_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_LedShow_0_0/design_1_LedShow_0_0/design_1_LedShow_0_0_in_context.xdc] for cell 'design_1_i/LedShow_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ram_reader_0_0/design_1_ram_reader_0_0/design_1_ram_reader_0_0_in_context.xdc] for cell 'design_1_i/ram_reader_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ram_reader_0_0/design_1_ram_reader_0_0/design_1_ram_reader_0_0_in_context.xdc] for cell 'design_1_i/ram_reader_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ID_selector_0_0/design_1_ID_selector_0_0/design_1_ID_selector_0_0_in_context.xdc] for cell 'design_1_i/ID_selector_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_ID_selector_0_0/design_1_ID_selector_0_0/design_1_ID_selector_0_0_in_context.xdc] for cell 'design_1_i/ID_selector_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_SM_0_0/design_1_SM_0_0/design_1_SM_0_0_in_context.xdc] for cell 'design_1_i/SM_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_SM_0_0/design_1_SM_0_0/design_1_SM_0_0_in_context.xdc] for cell 'design_1_i/SM_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_init_0_0/design_1_state_init_0_0/design_1_state_init_0_0_in_context.xdc] for cell 'design_1_i/state_init_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_init_0_0/design_1_state_init_0_0/design_1_state_init_0_0_in_context.xdc] for cell 'design_1_i/state_init_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_wait_0_0/design_1_state_wait_0_0/design_1_state_wait_0_0_in_context.xdc] for cell 'design_1_i/state_wait_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_wait_0_0/design_1_state_wait_0_0/design_1_state_wait_0_0_in_context.xdc] for cell 'design_1_i/state_wait_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_results_0_0/design_1_state_results_0_0/design_1_state_results_0_0_in_context.xdc] for cell 'design_1_i/state_results_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_state_results_0_0/design_1_state_results_0_0/design_1_state_results_0_0_in_context.xdc] for cell 'design_1_i/state_results_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_Comparer_0_0/design_1_Comparer_0_0/design_1_Comparer_0_0_in_context.xdc] for cell 'design_1_i/Comparer_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_Comparer_0_0/design_1_Comparer_0_0/design_1_Comparer_0_0_in_context.xdc] for cell 'design_1_i/Comparer_0'
Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_driver_0_0/design_1_driver_0_0/design_1_driver_0_0_in_context.xdc] for cell 'design_1_i/driver_0'
Finished Parsing XDC File [c:/Users/gusta/Documents/SEP_projects/memorice/memorice.srcs/sources_1/bd/design_1/ip/design_1_driver_0_0/design_1_driver_0_0/design_1_driver_0_0_in_context.xdc] for cell 'design_1_i/driver_0'
Parsing XDC File [C:/Users/gusta/Documents/SEP_projects/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/gusta/Documents/SEP_projects/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gusta/Documents/SEP_projects/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1108.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.555 ; gain = 45.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.555 ; gain = 45.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/LedShow_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ram_reader_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ID_selector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/SM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/state_init_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/state_wait_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/state_results_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Comparer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/driver_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.555 ; gain = 45.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1108.555 ; gain = 45.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1108.555 ; gain = 45.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1113.039 ; gain = 50.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1113.039 ; gain = 50.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1132.141 ; gain = 69.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_Comparer_0_0      |         1|
|2     |design_1_ID_selector_0_0   |         1|
|3     |design_1_LedShow_0_0       |         1|
|4     |design_1_SM_0_0            |         1|
|5     |design_1_driver_0_0        |         1|
|6     |design_1_ram_reader_0_0    |         1|
|7     |design_1_state_init_0_0    |         1|
|8     |design_1_state_results_0_0 |         1|
|9     |design_1_state_wait_0_0    |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_Comparer_0_0_bbox      |     1|
|2     |design_1_ID_selector_0_0_bbox   |     1|
|3     |design_1_LedShow_0_0_bbox       |     1|
|4     |design_1_SM_0_0_bbox            |     1|
|5     |design_1_driver_0_0_bbox        |     1|
|6     |design_1_ram_reader_0_0_bbox    |     1|
|7     |design_1_state_init_0_0_bbox    |     1|
|8     |design_1_state_results_0_0_bbox |     1|
|9     |design_1_state_wait_0_0_bbox    |     1|
|10    |IBUF                            |     9|
|11    |OBUF                            |     7|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1138.883 ; gain = 30.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1138.883 ; gain = 76.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1148.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1148.848 ; gain = 86.129
INFO: [Common 17-1381] The checkpoint 'C:/Users/gusta/Documents/SEP_projects/memorice/memorice.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  5 22:17:01 2024...
