{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542529969872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542529969880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 18 03:32:49 2018 " "Processing started: Sun Nov 18 03:32:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542529969880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529969880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529969880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542529970828 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542529970829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_towerplacer.v(104) " "Verilog HDL information at data_towerplacer.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542529984062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(12) " "Verilog HDL Declaration information at control_towerplacer.v(12): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(22) " "Verilog HDL Declaration information at control_towerplacer.v(22): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542529984070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE241Project " "Elaborating entity \"ECE241Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542529984355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ECE241Project.v" "VGA" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_files/vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE defense_map_with_turn.mif " "Parameter \"INIT_FILE\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984439 ""}  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542529984439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_vsn1.tdf" "decode2" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_vsn1.tdf" "rden_decode_b" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\|mux_ofb:mux3 " "Elaborating entity \"mux_ofb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\|mux_ofb:mux3\"" {  } { { "db/altsyncram_vsn1.tdf" "mux3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_files/vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984811 ""}  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542529984811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529984879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529984879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_files/vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "ECE241Project.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984897 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_x_map data_towerplacer.v(32) " "Verilog HDL or VHDL warning at data_towerplacer.v(32): object \"counter_memory_x_map\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_memory_y_map data_towerplacer.v(33) " "Verilog HDL or VHDL warning at data_towerplacer.v(33): object \"counter_memory_y_map\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_towerplacer.v(42) " "Verilog HDL or VHDL warning at data_towerplacer.v(42): object \"game_grid\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 data_towerplacer.v(156) " "Verilog HDL assignment warning at data_towerplacer.v(156): truncated value with size 32 to match size of target (9)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_towerplacer.v(161) " "Verilog HDL assignment warning at data_towerplacer.v(161): truncated value with size 32 to match size of target (8)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_towerplacer.v(163) " "Verilog HDL assignment warning at data_towerplacer.v(163): truncated value with size 32 to match size of target (7)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 data_towerplacer.v(179) " "Verilog HDL assignment warning at data_towerplacer.v(179): truncated value with size 32 to match size of target (2)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(188) " "Verilog HDL assignment warning at data_towerplacer.v(188): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_towerplacer.v(189) " "Verilog HDL assignment warning at data_towerplacer.v(189): truncated value with size 39 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(205) " "Verilog HDL assignment warning at data_towerplacer.v(205): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_towerplacer.v(206) " "Verilog HDL assignment warning at data_towerplacer.v(206): truncated value with size 40 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_towerplacer.v(244) " "Verilog HDL assignment warning at data_towerplacer.v(244): truncated value with size 32 to match size of target (8)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984900 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_towerplacer.v(246) " "Verilog HDL assignment warning at data_towerplacer.v(246): truncated value with size 32 to match size of target (7)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984901 "|ECE241Project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 data_towerplacer.v(261) " "Verilog HDL assignment warning at data_towerplacer.v(261): truncated value with size 32 to match size of target (2)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529984901 "|ECE241Project|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram19200x9_map_background datapath:d0\|ram19200x9_map_background:map_background " "Elaborating entity \"ram19200x9_map_background\" for hierarchy \"datapath:d0\|ram19200x9_map_background:map_background\"" {  } { { "data_towerplacer.v" "map_background" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529984934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file defense_map_with_turn.mif " "Parameter \"init_file\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529984934 ""}  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542529984934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3q1 " "Found entity 1: altsyncram_t3q1" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529985005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529985005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3q1 datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated " "Elaborating entity \"altsyncram_t3q1\" for hierarchy \"datapath:d0\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_square_grid_selection datapath:d0\|ram400x9_square_grid_selection:select_grid " "Elaborating entity \"ram400x9_square_grid_selection\" for hierarchy \"datapath:d0\|ram400x9_square_grid_selection:select_grid\"" {  } { { "data_towerplacer.v" "select_grid" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_grid_selection.mif " "Parameter \"init_file\" = \"square_grid_selection.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985076 ""}  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542529985076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vp1 " "Found entity 1: altsyncram_9vp1" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529985148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529985148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vp1 datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated " "Elaborating entity \"altsyncram_9vp1\" for hierarchy \"datapath:d0\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_tower datapath:d0\|draw_tower:t1 " "Elaborating entity \"draw_tower\" for hierarchy \"datapath:d0\|draw_tower:t1\"" {  } { { "data_towerplacer.v" "t1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985171 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 draw_tower.v(52) " "Verilog HDL assignment warning at draw_tower.v(52): truncated value with size 32 to match size of target (2)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529985173 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(59) " "Verilog HDL assignment warning at draw_tower.v(59): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529985173 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(61) " "Verilog HDL assignment warning at draw_tower.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542529985173 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_20x20 datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1 " "Elaborating entity \"memory_address_translator_20x20\" for hierarchy \"datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1\"" {  } { { "draw_tower.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_tower datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit " "Elaborating entity \"ram400x9_tower\" for hierarchy \"datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\"" {  } { { "draw_tower.v" "tower_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tower.mif " "Parameter \"init_file\" = \"tower.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542529985201 ""}  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542529985201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vao1 " "Found entity 1: altsyncram_vao1" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542529985297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529985297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vao1 datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Elaborating entity \"altsyncram_vao1\" for hierarchy \"datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985300 ""}
{ "Error" "EMIO_MIO_MIF_INVALID_WIDTH" "24 9 tower.mif " "Data at line 24 exceeds the specified width (9) in the Memory Initialization File \"tower.mif\"" {  } { { "C:/intelFPGA_lite/18.0/ECE241Project/tower.mif" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.mif" 24 -1 0 } }  } 0 113024 "Data at line %1!d! exceeds the specified width (%2!d!) in the Memory Initialization File \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985304 ""}
{ "Error" "EMIO_MIO_INVALID_LINE" "tower.mif 24 " "Memory Initialization File or Hexadecimal (Intel-Format) File \"tower.mif\" contains illegal syntax at line 24" {  } { { "C:/intelFPGA_lite/18.0/ECE241Project/tower.mif" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.mif" 24 -1 0 } }  } 0 113000 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains illegal syntax at line %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1542529985304 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "tower.mif " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File tower.mif -- setting all initial values to 0" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1542529985304 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Can't elaborate user hierarchy \"datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542529985325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529985422 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542529985548 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 18 03:33:05 2018 " "Processing ended: Sun Nov 18 03:33:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542529985548 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542529985548 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542529985548 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529985548 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542529986294 ""}
