[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=392
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=173
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=193
OBJECT_NAME_COLUMN_WIDTH=322
OBJECT_VALUE_COLUMN_WIDTH=267
OBJECT_DATA_TYPE_COLUMN_WIDTH=280
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=322
LOCAL_NAME_COLUMN_WIDTH=267
LOCAL_VALUE_COLUMN_WIDTH=280
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=unsigned /testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/vcounter;
RADIX_1=unsigned /testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/h_cnt;
RADIX_2=unsigned /testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/hcounter;
RADIX_3=unsigned /testbench/DUT/design_1_i/stream2vga_0/inst/vga_controller/v_cnt;
