<strong>vhdl-keywords-regexp</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre></br>
"\\<\\(\\(?:a\\(?:bs\\|ccess\\|fter\\|l\\(?:ias\\|l\\)\\|nd\\|r\\(?:chitecture\\|ray\\)\\|ssert\\|ttribute\\)\\|b\\(?:egin\\|lock\\|ody\\|u\\(?:ffer\\|s\\)\\)\\|c\\(?:ase\\|o\\(?:mponent\\|n\\(?:figuration\\|stant\\)\\)\\)\\|d\\(?:isconnect\\|ownto\\)\\|e\\(?:ls\\(?:e\\|if\\)\\|n\\(?:d\\|tity\\)\\|xit\\)\\|f\\(?:ile\\|or\\|unction\\)\\|g\\(?:ener\\(?:ate\\|ic\\)\\|roup\\|uarded\\)\\|i\\(?:mpure\\|n\\(?:ertial\\|out\\)\\|[fns]\\)\\|l\\(?:abel\\|i\\(?:brary\\|nkage\\|teral\\)\\|oop\\)\\|m\\(?:ap\\|od\\)\\|n\\(?:and\\|e\\(?:w\\|xt\\)\\|o[rt]\\|ull\\)\\|o\\(?:pen\\|thers\\|ut\\|[fnr]\\)\\|p\\(?:ackage\\|o\\(?:rt\\|stponed\\)\\|ro\\(?:ce\\(?:dure\\|ss\\)\\|tected\\)\\|ure\\)\\|r\\(?:ange\\|e\\(?:cord\\|gister\\|ject\\|m\\|port\\|turn\\)\\|o[lr]\\)\\|s\\(?:e\\(?:lect\\|verity\\)\\|hared\\|ignal\\|l[al]\\|r[al]\\|ubtype\\)\\|t\\(?:hen\\|o\\|ransport\\|ype\\)\\|u\\(?:n\\(?:affected\\|its\\|til\\)\\|se\\)\\|variable\\|w\\(?:ait\\|h\\(?:en\\|ile\\)\\|ith\\)\\|x\\(?:n?or\\)\\)\\)\\>"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Regexp for VHDL keywords.