I 000055 55 1678          1562104064315 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104064316 2019.07.02 18:47:44)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 87d3848981d0d0918dd492dddf818481868184818f)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000051 55 4860          1562104064364 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104064365 2019.07.02 18:47:44)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code b6e2b0e3b5e1e0a5b2b4a0ede2b0b4b5b4b0b0b1b3)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Fub4
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Fub4)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_implicit)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
				((NA)(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))
				((Tz)((ns 4611686018427387904)))
				((Twrite)((ns 4617315517961601024)))
				((Tsetup)((ns 4611686018427387904)))
				((Tread)((ns 4617315517961601024)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((ender)(ender))
				((r)(r))
				((w)(w))
				((dadoOut)(dadoOut))
				((pronto)(pronto))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562104064236 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104064237 2019.07.02 18:47:44)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 396c3b3c316e392e333d28633c3e3b3f383f6d3e3b)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000050 55 1263          1562104064327 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104064328 2019.07.02 18:47:44)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 97c2939892c3958196c786cdc5919f9192919e9093)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000047 55 1337          1562104064271 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104064272 2019.07.02 18:47:44)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 580d5c5b520c5a4f595a49025d5f5c5e5a5d0e5f5a)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000052 55 2870          1562104064347 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104064348 2019.07.02 18:47:44)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code a6f3a2f1a5f0f1b1a7a2b3fcf4a0a7a0a5a0aea0a3)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int bit_leitura -1 0 45(_ent (_in))))
				(_port(_int data_out 1 0 46(_ent (_in))))
				(_port(_int Clock -1 0 47(_ent (_out))))
				(_port(_int enable -1 0 48(_ent (_out))))
				(_port(_int endereco_in 2 0 49(_ent (_out))))
				(_port(_int w -1 0 50(_ent (_out))))
			)
		)
		(CacheIeRam
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 72(_comp TB_CacheI)
		(_port
			((bit_leitura)(Dangling_Input_Signal))
			((data_out)(BUS93))
			((Clock)(q077))
			((enable)(q081))
			((endereco_in)(BUS194))
			((w)(q085))
		)
		(_use(_implicit)
			(_port
				((bit_leitura)(bit_leitura))
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
			)
		)
	)
	(_inst U2 0 82(_comp CacheIeRam)
		(_port
			((Clock)(q077))
			((enable)(q081))
			((endereco_in)(BUS194))
			((w)(q085))
			((data_out(7))(BUS93(15)))
			((data_out(6))(BUS93(14)))
			((data_out(5))(BUS93(13)))
			((data_out(4))(BUS93(12)))
			((data_out(3))(BUS93(11)))
			((data_out(2))(BUS93(10)))
			((data_out(1))(BUS93(9)))
			((data_out(0))(BUS93(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 46(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 49(_array -1((_dto i 7 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 55(_arch((i 4)))))
		(_sig(_int q077 -1 0 59(_arch(_uni))))
		(_sig(_int q081 -1 0 60(_arch(_uni))))
		(_sig(_int q085 -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 62(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS194 3 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS93 4 0 63(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 66(_arch(_uni))))
		(_prcs
			(line__101(_arch 0 0 101(_assignment(_trgt(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeCacheI 1 -1)
)
V 000049 55 3461          1562104064289 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104064290 2019.07.02 18:47:44)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 683d6c68653e3f7f696b7d333b6e696e3c6f6c6e6d)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000051 55 4567          1562104124315 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104124316 2019.07.02 18:48:44)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code e7e8b0b5e5b0b1f4e3e5f1bcb3e1e5e4e5e1e1e0e2)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562104331155 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104331156 2019.07.02 18:52:11)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code e3b7e3b0e1b4e3f4e9e7f2b9e6e4e1e5e2e5b7e4e1)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104331184 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104331185 2019.07.02 18:52:11)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 025605040256001503001358070506040007540500)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104331197 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104331198 2019.07.02 18:52:11)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 025605040554551503011759510403045605060407)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104331210 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104331211 2019.07.02 18:52:11)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 1247121511454504184107484a141114131411141a)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104331222 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104331223 2019.07.02 18:52:11)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 21752625227523372071307b732729272427282625)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2573          1562104331234 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104331235 2019.07.02 18:52:11)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 31653634356766263131246b633730373237393734)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 4567          1562104331240 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104331241 2019.07.02 18:52:11)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 31643435356667223533276a653733323337373634)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
V 000051 55 4567          1562104606998 CacheIeRAM
(_unit VHDL(fub2 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562104606999 2019.07.02 18:56:46)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 66366867653130756264703d326064656460606163)
	(_ent
		(_time 1562103867599)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS43(d_7_0)))
			((doneM)(q084))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(q0502))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS21{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U3 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS21(d_7_0)))
			((r)(q0502))
			((w)(w))
			((dadoOut)(BUS43(d_7_0)))
			((pronto)(q084))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int q0502 -1 0 89(_arch(_uni))))
		(_sig(_int q084 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS21 1 0 91(_arch(_uni))))
		(_sig(_int BUS43 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS21{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2573          1562104610985 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104610986 2019.07.02 18:56:50)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code f7f0f4a7f5a1a0e0f7f7e2ada5f1f6f1f4f1fff1f2)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562104656918 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104656919 2019.07.02 18:57:36)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 683d3868613f687f626c79326d6f6a6e696e3c6f6a)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104656952 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104656953 2019.07.02 18:57:36)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 88ddde8682dc8a9f898a99d28d8f8c8e8a8dde8f8a)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104656971 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104656972 2019.07.02 18:57:36)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 97c2c19895c1c080969482ccc4919691c390939192)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104656989 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104656990 2019.07.02 18:57:36)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code a7f3f6f0a1f0f0b1adf4b2fdffa1a4a1a6a1a4a1af)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104657108 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104657109 2019.07.02 18:57:37)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 24717320227026322574357e76222c2221222d2320)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2573          1562104657144 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104657145 2019.07.02 18:57:37)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 4316144145151454434356191145424540454b4546)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_implicit)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((endereco_in)(endereco_in))
				((w)(w))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 686           1562104657155 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104657156 2019.07.02 18:57:37)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 53070350510404455a5446090b5556545155525507)
	(_ent
		(_time 1562104657153)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3130          1562104768058 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104768059 2019.07.02 18:59:28)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8d8cdb83d8da8d9a87899cd7888a8f8b8c8bd98a8f)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104768091 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104768092 2019.07.02 18:59:28)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code acadfcfbfdf8aebbadaebdf6a9aba8aaaea9faabae)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104768112 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104768113 2019.07.02 18:59:28)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code bcbdece8eaeaebabbdbfa9e7efbabdbae8bbb8bab9)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104768130 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104768131 2019.07.02 18:59:28)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code cbcb9c9e989c9cddc198de9193cdc8cdcacdc8cdc3)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104768149 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104768150 2019.07.02 18:59:28)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code dbda8b898b8fd9cdda8bca8189ddd3dddeddd2dcdf)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 1736          1562104768167 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104768168 2019.07.02 18:59:28)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code fafbaaaaaeacadedfdfeefa0a8fcfbfcf9fcf2fcff)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 0 0 39(_ent (_in))))
				(_port(_int Clock -1 0 40(_ent (_out))))
				(_port(_int enable -1 0 41(_ent (_out))))
				(_port(_int endereco_in 1 0 42(_ent (_out))))
				(_port(_int w -1 0 43(_ent (_out))))
			)
		)
		(Fub2
			(_object
			)
		)
	)
	(_inst U1 0 59(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U3 0 68(_comp Fub2)
		(_use(_ent . Fub2)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 49(_arch(_uni))))
		(_sig(_int enable -1 0 50(_arch(_uni))))
		(_sig(_int w -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 52(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 2 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 53(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 3 0 53(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 686           1562104768175 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104768176 2019.07.02 18:59:28)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code fafaadaaaaadadecf3fdefa0a2fcfffdf8fcfbfcae)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3130          1562104808560 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104808561 2019.07.02 19:00:08)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code c1c69194c196c1d6cbc5d09bc4c6c3c7c0c795c6c3)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104808595 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104808596 2019.07.02 19:00:08)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code e0e7b6b3e2b4e2f7e1e2f1bae5e7e4e6e2e5b6e7e2)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104808617 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104808618 2019.07.02 19:00:08)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code f0f7a6a0f5a6a7e7f1f3e5aba3f6f1f6a4f7f4f6f5)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104808637 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104808638 2019.07.02 19:00:08)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 0f095f0958585819055c1a5557090c090e090c0907)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104808650 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104808651 2019.07.02 19:00:08)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 0f0858095b5b0d190e5f1e555d0907090a0906080b)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 686           1562104808666 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104808667 2019.07.02 19:00:08)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 1f194f184848480916180a4547191a181d191e194b)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 3130          1562104952355 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562104952356 2019.07.02 19:02:32)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 76722077712176617c72672c737174707770227174)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562104952383 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562104952384 2019.07.02 19:02:32)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 8581d58b82d18792848794df808281838780d38287)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562104952396 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562104952397 2019.07.02 19:02:32)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9591c59a95c3c282949680cec6939493c192919390)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562104952409 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562104952410 2019.07.02 19:02:32)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code a5a0f2f2a1f2f2b3aff6b0fffda3a6a3a4a3a6a3ad)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562104952422 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562104952423 2019.07.02 19:02:32)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code b4b0e4e0b2e0b6a2b5e4a5eee6b2bcb2b1b2bdb3b0)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 686           1562104952435 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562104952436 2019.07.02 19:02:32)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code c4c19391c19393d2cdc3d19e9cc2c1c3c6c2c5c290)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000052 55 2533          1562104952441 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562104952442 2019.07.02 19:02:32)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code c4c09491c59293d3c4c4d19e96c2c5c2c7c2ccc2c1)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(BUS74))
			((Clock)(q026))
			((enable)(q042))
			((endereco_in)(BUS62))
			((w)(q050))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(q026))
			((enable)(q042))
			((endereco_in)(BUS62))
			((w)(q050))
			((data_out(7))(BUS74(15)))
			((data_out(6))(BUS74(14)))
			((data_out(5))(BUS74(13)))
			((data_out(4))(BUS74(12)))
			((data_out(3))(BUS74(11)))
			((data_out(2))(BUS74(10)))
			((data_out(1))(BUS74(9)))
			((data_out(0))(BUS74(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int q026 -1 0 55(_arch(_uni))))
		(_sig(_int q042 -1 0 56(_arch(_uni))))
		(_sig(_int q050 -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 58(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS62 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS74 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562105055440 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562105055441 2019.07.02 19:04:15)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 1c4f1e1b4e4b1c0b16180d46191b1e1a1d1a481b1e)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562105055466 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562105055467 2019.07.02 19:04:15)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 3b683f3e6b6f392c3a392a613e3c3f3d393e6d3c39)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562105055481 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562105055482 2019.07.02 19:04:15)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 4b184f491c1d1c5c4a485e10184d4a4d1f4c4f4d4e)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562105055496 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562105055497 2019.07.02 19:04:15)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 5a0859590a0d0d4c50094f00025c595c5b5c595c52)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562105055509 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562105055510 2019.07.02 19:04:15)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 5a095e59090e584c5b0a4b00085c525c5f5c535d5e)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 686           1562105055521 CacheIeRAM
(_unit VHDL(cacheieram 0 24(cacheieram 0 34))
	(_version vde)
	(_time 1562105055522 2019.07.02 19:04:15)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 6a38696a3a3d3d7c636d7f30326c6f6d686c6b6c3e)
	(_ent
		(_time 1562104657152)
	)
	(_object
		(_port(_int Clock -1 0 26(_ent(_in))))
		(_port(_int enable -1 0 27(_ent(_in))))
		(_port(_int w -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 29(_ent(_in))))
		(_port(_int data_out 0 0 30(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000052 55 2581          1562105055527 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562105055528 2019.07.02 19:04:15)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6a396e6a3e3c3d7d6a6a7f30386c6b6c696c626c6f)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562105920459 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562105920460 2019.07.02 19:18:40)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 14131513114314031e10054e111316121512401316)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562105920476 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562105920477 2019.07.02 19:18:40)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 232424272277213422213279262427252126752421)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562105920484 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562105920485 2019.07.02 19:18:40)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 333434363565642432302668603532356734373536)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562105920492 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562105920493 2019.07.02 19:18:40)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 3335333631646425396026696b353035323530353b)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562105920501 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562105920502 2019.07.02 19:18:40)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 42454540421640544312531810444a4447444b4546)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4554          1562105920508 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562105920509 2019.07.02 19:18:40)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 42444240411515544c4057181a4447454044434416)
	(_ent
		(_time 1562105920506)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 4 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 5 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 6 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 7 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 5 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 6 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_7_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_7_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 1 0 91(_arch(_uni))))
		(_sig(_int BUS181 1 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 2 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 3 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2581          1562105920516 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562105920517 2019.07.02 19:18:40)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 5255555155040545525247080054535451545a5457)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562105994429 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562105994430 2019.07.02 19:19:54)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 04010202015304130e00155e010306020502500306)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562105994444 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562105994445 2019.07.02 19:19:54)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 14111413124016031516054e111310121611421316)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562105994452 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562105994453 2019.07.02 19:19:54)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 24212420257273332527317f772225227023202221)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562105994460 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562105994461 2019.07.02 19:19:54)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 24202320217373322e77317e7c222722252227222c)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562105994468 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562105994469 2019.07.02 19:19:54)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 33363336326731253263226961353b3536353a3437)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4640          1562105994475 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562105994476 2019.07.02 19:19:54)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 33373436316464253d3126696b3536343135323567)
	(_ent
		(_time 1562105920505)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 5 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 6 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 7 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 8 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 6 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 7 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_7_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_port(_int data_out 0 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 3 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 4 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2581          1562105994485 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562105994486 2019.07.02 19:19:54)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 4346434145151454434356191145424540454b4546)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106024297 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106024298 2019.07.02 19:20:24)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code b7b9bde3b1e0b7a0bdb3a6edb2b0b5b1b6b1e3b0b5)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106024312 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106024313 2019.07.02 19:20:24)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code c7c9cb92c293c5d0c6c5d69dc2c0c3c1c5c291c0c5)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106024319 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106024320 2019.07.02 19:20:24)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code c7c9cb92c59190d0c6c4d29c94c1c6c193c0c3c1c2)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106024327 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106024328 2019.07.02 19:20:24)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code d7d8dc85d18080c1dd84c28d8fd1d4d1d6d1d4d1df)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106024342 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106024343 2019.07.02 19:20:24)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code e6e8eab5e2b2e4f0e7b6f7bcb4e0eee0e3e0efe1e2)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2581          1562106024361 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106024362 2019.07.02 19:20:24)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code f6f8faa6f5a0a1e1f6f6e3aca4f0f7f0f5f0fef0f3)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106091594 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106091595 2019.07.02 19:21:31)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 9896cc9791cf988f929c89c29d9f9a9e999ecc9f9a)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106091609 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106091610 2019.07.02 19:21:31)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code a8a6faffa2fcaabfa9aab9f2adafacaeaaadfeafaa)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106091616 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106091617 2019.07.02 19:21:31)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code a8a6faffa5feffbfa9abbdf3fbaea9aefcafacaead)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106091624 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106091625 2019.07.02 19:21:31)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code b7b8e2e3b1e0e0a1bde4a2edefb1b4b1b6b1b4b1bf)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106091631 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106091632 2019.07.02 19:21:31)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code b7b9e5e3b2e3b5a1b6e7a6ede5b1bfb1b2b1beb0b3)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2581          1562106091641 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106091642 2019.07.02 19:21:31)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code c7c99592c59190d0c7c7d29d95c1c6c1c4c1cfc1c2)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 1 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 2 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 0 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out(7))(data_out(15)))
			((data_out(6))(data_out(14)))
			((data_out(5))(data_out(13)))
			((data_out(4))(data_out(12)))
			((data_out(3))(data_out(11)))
			((data_out(2))(data_out(10)))
			((data_out(1))(data_out(9)))
			((data_out(0))(data_out(8)))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 3 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 4 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106155572 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106155573 2019.07.02 19:22:35)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 79777278712e796e737d68237c7e7b7f787f2d7e7b)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106155587 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106155588 2019.07.02 19:22:35)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 8987848782dd8b9e888b98d38c8e8d8f8b8cdf8e8b)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106155595 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106155596 2019.07.02 19:22:35)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9896959795cecf8f999b8dc3cb9e999ecc9f9c9e9d)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106155603 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106155604 2019.07.02 19:22:35)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 9897929791cfcf8e92cb8dc2c09e9b9e999e9b9e90)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106155611 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106155612 2019.07.02 19:22:35)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code a8a6a5ffa2fcaabea9f8b9f2faaea0aeadaea1afac)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106155619 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106155620 2019.07.02 19:22:35)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code a8a7a2ffa1ffffbea6aabdf2f0aeadafaaaea9aefc)
	(_ent
		(_time 1562106155617)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000051 55 4725          1562106203129 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106203130 2019.07.02 19:23:23)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 43404341411414554d4156191b4546444145424517)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562106258968 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106258969 2019.07.02 19:24:18)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 67623167613067706d63763d626065616661336065)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106258983 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106258984 2019.07.02 19:24:18)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 77722776722375607675662d727073717572217075)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106258993 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106258994 2019.07.02 19:24:18)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 77722776752120607674622c247176712370737172)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106259001 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106259002 2019.07.02 19:24:18)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 8682d18881d1d1908cd593dcde808580878085808e)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106259010 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106259011 2019.07.02 19:24:19)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 8683d68882d2849087d697dcd4808e8083808f8182)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106259018 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106259019 2019.07.02 19:24:19)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 9692c19991c1c180989483ccce90939194909790c2)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
I 000044 55 3130          1562106374338 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106374339 2019.07.02 19:26:14)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 07560501015007100d03165d020005010601530005)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106374354 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106374355 2019.07.02 19:26:14)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 16471211124214011714074c131112101413401114)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106374362 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106374363 2019.07.02 19:26:14)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 26772222257071312725337d752027207221222023)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106374370 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106374371 2019.07.02 19:26:14)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 26762522217171302c75337c7e202520272025202e)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106374378 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106374379 2019.07.02 19:26:14)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 35643130326137233465246f67333d3330333c3231)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106374384 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106374385 2019.07.02 19:26:14)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 35653630316262233b37206f6d3330323733343361)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562106374392 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106374393 2019.07.02 19:26:14)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 45144147451312524215501f1743444346434d4340)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562106723121 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562106723122 2019.07.02 19:32:03)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8380838d81d48394898792d9868481858285d78481)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562106723137 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562106723138 2019.07.02 19:32:03)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 9390959c92c79184929182c9969497959196c59491)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562106723145 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562106723146 2019.07.02 19:32:03)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 9390959c95c5c484929086c8c0959295c794979596)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1678          1562106723154 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562106723155 2019.07.02 19:32:03)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code a3a1a2f4a1f4f4b5a9f0b6f9fba5a0a5a2a5a0a5ab)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562106723161 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562106723162 2019.07.02 19:32:03)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code a3a0a5f4a2f7a1b5a2f3b2f9f1a5aba5a6a5aaa4a7)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562106723169 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562106723170 2019.07.02 19:32:03)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code b2b0b3e6b1e5e5a4bcb0a7e8eab4b7b5b0b4b3b4e6)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562106723177 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562106723178 2019.07.02 19:32:03)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code b2b1b4e6b5e4e5a5b5e2a7e8e0b4b3b4b1b4bab4b7)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562110652134 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562110652214 2019.07.02 20:37:32)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 3f3b353a68683f28353b2e653a383d393e396b383d)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562110652543 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562110652544 2019.07.02 20:37:32)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 87838a8982d38590868596dd828083818582d18085)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562110652582 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562110652583 2019.07.02 20:37:32)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code b6b2bbe2b5e0e1a1b7b5a3ede5b0b7b0e2b1b2b0b3)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000050 55 1263          1562110652636 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562110652637 2019.07.02 20:37:32)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code d5d1d887d281d7c3d485c48f87d3ddd3d0d3dcd2d1)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562110652673 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562110652674 2019.07.02 20:37:32)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 04015602015353120a06115e5c0201030602050250)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562110652698 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562110652699 2019.07.02 20:37:32)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 2327762725757434247336797125222520252b2526)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562110684163 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562110684164 2019.07.02 20:38:04)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 10451717114710071a14014a151712161116441712)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562110684187 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562110684188 2019.07.02 20:38:04)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 1f4a1e184b4b1d081e1d0e451a181b191d1a49181d)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562110684201 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562110684202 2019.07.02 20:38:04)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 2f7a2e2b7c7978382e2c3a747c292e297b282b292a)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1676          1562110684213 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562110684214 2019.07.02 20:38:04)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 3f6b393a68686829356c2a6567393c393e393c3937)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562110684227 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562110684228 2019.07.02 20:38:04)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 4e1b4f4c191a4c584f1e5f141c4846484b4847494a)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562110684244 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562110684245 2019.07.02 20:38:04)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 5e0a585d0a090948505c4b0406585b595c585f580a)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562110684263 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562110684264 2019.07.02 20:38:04)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6e3b6f6e3e383979693e7b343c686f686d6866686b)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000044 55 3130          1562110723967 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562110723968 2019.07.02 20:38:43)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8587878b81d285928f8194df808287838483d18287)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562110724001 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562110724002 2019.07.02 20:38:44)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code b4b6b0e0b2e0b6a3b5b6a5eeb1b3b0b2b6b1e2b3b6)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562110724019 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562110724020 2019.07.02 20:38:44)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code c3c1c796c59594d4c2c0d69890c5c2c597c4c7c5c6)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
V 000055 55 1676          1562110724037 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562110724038 2019.07.02 20:38:44)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code d3d0d081d18484c5d980c6898bd5d0d5d2d5d0d5db)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562110724054 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562110724055 2019.07.02 20:38:44)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code e2e0e6b1e2b6e0f4e3b2f3b8b0e4eae4e7e4ebe5e6)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562110724073 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562110724074 2019.07.02 20:38:44)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code f2f1f1a2f1a5a5e4fcf0e7a8aaf4f7f5f0f4f3f4a6)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562110724092 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562110724093 2019.07.02 20:38:44)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 0200070405545515055217585004030401040a0407)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562114965210 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562114965211 2019.07.02 21:49:25)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code e7e0e2b4e1b0e7f0ede3f6bde2e0e5e1e6e1b3e0e5)
	(_ent
		(_time 1562080197893)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562114965225 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562114965226 2019.07.02 21:49:25)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code f6f1f5a6f2a2f4e1f7f4e7acf3f1f2f0f4f3a0f1f4)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3461          1562114965232 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562114965233 2019.07.02 21:49:25)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code f6f1f5a6f5a0a1e1f7f5e3ada5f0f7f0a2f1f2f0f3)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1676          1562114965240 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562114965241 2019.07.02 21:49:25)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 06000d00015151100c55135c5e000500070005000e)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562114965247 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562114965248 2019.07.02 21:49:25)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 06010a00025204100756175c54000e0003000f0102)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4725          1562114965254 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562114965255 2019.07.02 21:49:25)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 16101d11114141001814034c4e1013111410171042)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562114965262 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562114965263 2019.07.02 21:49:25)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 16111a11154041011146034c4410171015101e1013)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3128          1562115081652 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562115081653 2019.07.02 21:51:21)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code bce8ebe8eeebbcabb6b8ade6b9bbbebabdbae8bbbe)
	(_ent
		(_time 1562115081650)
	)
	(_object
		(_gen(_int BE -1 0 32 \8\ (_ent gms((i 8)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562115081668 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562115081669 2019.07.02 21:51:21)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code cc989d999d98cedbcdcedd96c9cbc8cacec99acbce)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3497          1562115081675 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562115081676 2019.07.02 21:51:21)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code db8f8a898c8d8cccdad8ce8088dddadd8fdcdfddde)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1676          1562115081683 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562115081684 2019.07.02 21:51:21)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code db8e8d89888c8ccdd188ce8183ddd8dddaddd8ddd3)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562115081690 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562115081691 2019.07.02 21:51:21)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code ebbfbab8bbbfe9fdeabbfab1b9ede3edeeede2ecef)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4761          1562115081697 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562115081698 2019.07.02 21:51:21)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code ebbebdb8b8bcbcfde5e9feb1b3edeeece9edeaedbf)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562115081712 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562115081713 2019.07.02 21:51:21)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code fbafaaabacadacecfcabeea1a9fdfafdf8fdf3fdfe)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562115439416 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562115439417 2019.07.02 21:57:19)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 424144404115425548465318474540444344164540)
	(_ent
		(_time 1562115439414)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562115439433 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562115439434 2019.07.02 21:57:19)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 51525152520553465053400b545655575354075653)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3516          1562115439442 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562115439443 2019.07.02 21:57:19)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 61626161653736766062743a326760673566656764)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1676          1562115439451 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562115439452 2019.07.02 21:57:19)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 61636661613636776b32743b396762676067626769)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562115439459 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562115439460 2019.07.02 21:57:19)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 71727170722573677021602b237779777477787675)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562115439468 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562115439469 2019.07.02 21:57:19)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 71737670712626677f73642b297774767377707725)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562115439478 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562115439479 2019.07.02 21:57:19)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 8083808e85d6d79787d095dad28681868386888685)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562115465747 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562115465748 2019.07.02 21:57:45)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 1a4c4a1d4a4d1a0d101e0b401f1d181c1b1c4e1d18)
	(_ent
		(_time 1562115439413)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562115465761 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562115465762 2019.07.02 21:57:45)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 2a7c7c2e797e283d2b283b702f2d2e2c282f7c2d28)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3516          1562115465768 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562115465769 2019.07.02 21:57:45)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 396f6f3c356f6e2e383a2c626a3f383f6d3e3d3f3c)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1676          1562115465776 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562115465777 2019.07.02 21:57:45)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 396e683c316e6e2f336a2c63613f3a3f383f3a3f31)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562115465783 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562115465784 2019.07.02 21:57:45)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 491f1f4b421d4b5f481958131b4f414f4c4f404e4d)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562115465790 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562115465791 2019.07.02 21:57:45)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 491e184b411e1e5f474b5c13114f4c4e4b4f484f1d)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562115465798 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562115465799 2019.07.02 21:57:45)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 580e0e5b550e0f4f5f084d020a5e595e5b5e505e5d)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3130          1562116231580 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562116231581 2019.07.02 22:10:31)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code aeacfdf9faf9aeb9a4aabff4aba9aca8afa8faa9ac)
	(_ent
		(_time 1562115439413)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~12 0 47(_array -4((_dto c 3 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 4 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 5)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 6))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(515)
		(770)
		(514)
		(771)
	)
	(_model . Ram 7 -1)
)
V 000047 55 1337          1562116231617 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562116231618 2019.07.02 22:10:31)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code cdcf98989b99cfdacccfdc97c8cac9cbcfc89bcacf)
	(_ent
		(_time 1562080640735)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int Enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 35(_array -1((_dto i 7 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 50529027)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3516          1562116231638 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562116231639 2019.07.02 22:10:31)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code dddf888f8c8b8acadcdec8868edbdcdb89dad9dbd8)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 0 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 1 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 4 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 5 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 53(_array -4((_dto c 1 i 0)))))
				(_port(_int dadoOut 6 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((Enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_7_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut(d_15_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 59(_array -4((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 63(_array -4((_dto i 7 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 76(_array -4((_dto i 15 i 0)))))
		(_sig(_int dadoOut 2 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 77(_array -4((_dto i 7 i 0)))))
		(_sig(_int enderecoIn 3 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 2 -1)
)
I 000055 55 1676          1562116231659 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562116231660 2019.07.02 22:10:31)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code fcffaeacaeababeaf6afe9a6a4fafffafdfafffaf4)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562116231682 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562116231683 2019.07.02 22:10:31)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 0b095d0d5b5f091d0a5b1a51590d030d0e0d020c0f)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562116231705 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562116231706 2019.07.02 22:10:31)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 2b287a2f787c7c3d25293e71732d2e2c292d2a2d7f)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562116231727 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562116231728 2019.07.02 22:10:31)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 3a386c3f6e6c6d2d3d6a2f60683c3b3c393c323c3f)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562117139625 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117139626 2019.07.02 22:25:39)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code bdb9bae9e8eabdaab7b9ace7b8babfbbbcbbe9babf)
	(_ent
		(_time 1562117139621)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
I 000055 55 1676          1562117139687 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117139688 2019.07.02 22:25:39)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code ebeeedb8b8bcbcfde1b8feb1b3ede8edeaede8ede3)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562117139709 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117139710 2019.07.02 22:25:39)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 0b0f090d5b5f091d0a5b1a51590d030d0e0d020c0f)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562117139728 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117139729 2019.07.02 22:25:39)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 1a1f1f1d4a4d4d0c14180f40421c1f1d181c1b1c4e)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562117139749 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117139750 2019.07.02 22:25:39)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 2a2e282e7e7c7d3d2d7a3f70782c2b2c292c222c2f)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562117202166 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117202167 2019.07.02 22:26:42)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 00055306015700170a04115a050702060106540702)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000049 55 3511          1562117202211 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117202212 2019.07.02 22:26:42)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 2f2a7a2b7c7978382e2c3a747c292e297b282b292a)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1676          1562117202228 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117202229 2019.07.02 22:26:42)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 3e3a6c3b6a696928346d2b6466383d383f383d3836)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562117202247 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117202248 2019.07.02 22:26:42)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 4e4b1b4c191a4c584f1e5f141c4846484b4847494a)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562117202265 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117202266 2019.07.02 22:26:42)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 6d693f6d383a3a7b636f7837356b686a6f6b6c6b39)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562117202279 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117202280 2019.07.02 22:26:42)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6d68386d3c3b3a7a6a3d78373f6b6c6b6e6b656b68)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562117265926 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117265927 2019.07.02 22:27:45)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 15101412114215021f11044f101217131413411217)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
I 000044 55 3283          1562117298506 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117298507 2019.07.02 22:28:18)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 580e585b510f584f525c49025d5f5a5e595e0c5f5a)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000049 55 3511          1562117298547 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117298548 2019.07.02 22:28:18)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 86d0808885d0d191878593ddd5808780d281828083)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1676          1562117298565 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117298566 2019.07.02 22:28:18)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 96c1979991c1c1809cc583ccce909590979095909e)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562117298584 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117298585 2019.07.02 22:28:18)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code a6f0a0f1a2f2a4b0a7f6b7fcf4a0aea0a3a0afa1a2)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562117298605 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117298606 2019.07.02 22:28:18)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code b5e2b4e1b1e2e2a3bbb7a0efedb3b0b2b7b3b4b3e1)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562117298626 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117298627 2019.07.02 22:28:18)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code d583d387d58382c2d285c08f87d3d4d3d6d3ddd3d0)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562117364196 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117364197 2019.07.02 22:29:24)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code efb9efbcb8b8eff8e5ebfeb5eae8ede9eee9bbe8ed)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000049 55 3511          1562117364237 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117364238 2019.07.02 22:29:24)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 1e4819194e4849091f1d0b454d181f184a191a181b)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1676          1562117364255 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117364256 2019.07.02 22:29:24)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 2e792e2a7a797938247d3b7476282d282f282d2826)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562117364276 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117364277 2019.07.02 22:29:24)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 3d6b3a386b693f2b3c6d2c676f3b353b383b343a39)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562117364302 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117364303 2019.07.02 22:29:24)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 5c0b5c5f0e0b0b4a525e4906045a595b5e5a5d5a08)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562117364322 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117364323 2019.07.02 22:29:24)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6c3a6b6c3a3a3b7b6b3c79363e6a6d6a6f6a646a69)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562117408239 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117408240 2019.07.02 22:30:08)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code fefda9aeaaa9fee9f4faefa4fbf9fcf8fff8aaf9fc)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000049 55 3511          1562117408279 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117408280 2019.07.02 22:30:08)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 1d1e4f1a4c4b4a0a1c1e08464e1b1c1b491a191b18)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1676          1562117408299 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117408300 2019.07.02 22:30:08)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 3c3e69396e6b6b2a366f2966643a3f3a3d3a3f3a34)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562117408318 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117408319 2019.07.02 22:30:08)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 4c4f1e4e1d184e5a4d1c5d161e4a444a494a454b48)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562117408334 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117408335 2019.07.02 22:30:08)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 5c5e095f0e0b0b4a525e4906045a595b5e5a5d5a08)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562117408348 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117408349 2019.07.02 22:30:08)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 6b68396b3c3d3c7c6c3b7e31396d6a6d686d636d6e)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562117420936 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117420937 2019.07.02 22:30:20)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 9d929f92c8ca9d8a97998cc7989a9f9b9c9bc99a9f)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562117420960 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562117420961 2019.07.02 22:30:20)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code ada2a9fafbf9afbaacafbcf7a8aaa9abafa8fbaaaf)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562117420977 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117420978 2019.07.02 22:30:20)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code bcb3b8e8eaeaebabbdbfa9e7efbabdbae8bbb8bab9)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1676          1562117420994 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117420995 2019.07.02 22:30:20)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code ccc2cf999e9b9bdac69fd99694cacfcacdcacfcac4)
	(_ent
		(_time 1562101761178)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen(_int TAM_DADO -1 0 8 \16\ (_ent gms((i 16)))))
		(_gen(_int tam_linha -1 0 9 \66\ (_ent((i 66)))))
		(_gen(_int num_blocos -1 0 10 \16\ (_ent((i 16)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1263          1562117421013 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117421014 2019.07.02 22:30:21)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code dcd3d88e8d88decadd8ccd868edad4dad9dad5dbd8)
	(_ent
		(_time 1562103867565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 33(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4780          1562117421033 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117421034 2019.07.02 22:30:21)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code fbf5f8aba8acacedf5f9eea1a3fdfefcf9fdfafdaf)
	(_ent
		(_time 1562106155616)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_15_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{7~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_15_0)))
			((endereco_outM(_func 0))(BUS150{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_7_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181(d_15_0)))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 32(_array -1((_dto i 7 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS150 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS181 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 106(_array -1((_dto i 7 i 0)))))
		(_sig(_alias endereco_in{7~downto~0}~0 4 0 98(_int(3(d_7_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 101(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS150{7~downto~0}~0 5 0 98(_int(7(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 7 -1)
)
V 000052 55 2423          1562117421054 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117421055 2019.07.02 22:30:21)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 0a050f0c5e5c5d1d0d5a1f50580c0b0c090c020c0f)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 40(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 48(_array -1((_dto i 7 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 58(_array -1((_dto i 15 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 59(_array -1((_dto i 7 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000050 55 1283          1562117457189 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117457190 2019.07.02 22:30:57)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 37306632326335213731266d65313f3132313e3033)
	(_ent
		(_time 1562117457187)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 60(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 61(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 58(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
I 000055 55 1682          1562117519652 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117519653 2019.07.02 22:31:59)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 2c2a2d287e7b7b3a267f3976742a2f2a2d2a2f2a24)
	(_ent
		(_time 1562117519650)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000055 55 1682          1562117763364 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117763365 2019.07.02 22:36:03)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 3367613631646425396026696b353035323530353b)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562117803817 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117803818 2019.07.02 22:36:43)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 383a323d316f382f323c29623d3f3a3e393e6c3f3a)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562117803846 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562117803847 2019.07.02 22:36:43)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 57555b54520355405655460d525053515552015055)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562117803861 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117803862 2019.07.02 22:36:43)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 67656b67653130706664723c346166613360636162)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562117803879 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117803880 2019.07.02 22:36:43)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 77747c76712020617d24622d2f717471767174717f)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562117803896 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117803897 2019.07.02 22:36:43)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 86848a8882d2849087d697dcd4808e8083808f8182)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4909          1562117936677 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117936678 2019.07.02 22:38:56)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 33306636316464253d3126696b3536343135323567)
	(_ent
		(_time 1562117936674)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_31_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(BUS150{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_15_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS150 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS181 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 98(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_alias BUS150{15~downto~0}~0 6 0 98(_int(7(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 6 -1)
)
I 000044 55 3283          1562117942130 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562117942131 2019.07.02 22:39:02)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8181878f81d681968b8590db848683878087d58683)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562117942165 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562117942166 2019.07.02 22:39:02)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code a0a0a0f7a2f4a2b7a1a2b1faa5a7a4a6a2a5f6a7a2)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562117942180 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562117942181 2019.07.02 22:39:02)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code afafaff8fcf9f8b8aeacbaf4fca9aea9fba8aba9aa)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562117942194 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562117942195 2019.07.02 22:39:02)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code bfbeb8ebe8e8e8a9b5ecaae5e7b9bcb9beb9bcb9b7)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562117942208 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562117942209 2019.07.02 22:39:02)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code cfcfcf9a9b9bcdd9ce9fde959dc9c7c9cac9c6c8cb)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4909          1562117942221 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562117942222 2019.07.02 22:39:02)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code dedfd98c8a8989c8d0dccb8486d8dbd9dcd8dfd88a)
	(_ent
		(_time 1562117936673)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_31_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(BUS150{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_15_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS150 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS181 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 98(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_alias BUS150{15~downto~0}~0 6 0 98(_int(7(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 6 -1)
)
V 000052 55 2429          1562117942236 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562117942237 2019.07.02 22:39:02)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code eeeeeebdbeb8b9f9e9befbb4bce8efe8ede8e6e8eb)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1682          1562118031469 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118031470 2019.07.02 22:40:31)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 71237370712626677b22642b297772777077727779)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562118087815 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562118087816 2019.07.02 22:41:27)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 98cece9791cf988f929c89c29d9f9a9e999ecc9f9a)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562118087849 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562118087850 2019.07.02 22:41:27)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code b7e1e7e3b2e3b5a0b6b5a6edb2b0b3b1b5b2e1b0b5)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562118087868 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562118087869 2019.07.02 22:41:27)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code c7919792c59190d0c6c4d29c94c1c6c193c0c3c1c2)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562118087883 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118087884 2019.07.02 22:41:27)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code d7808085d18080c1dd84c28d8fd1d4d1d6d1d4d1df)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562118087897 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562118087898 2019.07.02 22:41:27)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code e6b0b6b5e2b2e4f0e7b6f7bcb4e0eee0e3e0efe1e2)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4909          1562118087911 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562118087912 2019.07.02 22:41:27)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code f6a1a1a6f1a1a1e0f8f4e3acaef0f3f1f4f0f7f0a2)
	(_ent
		(_time 1562117936673)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_31_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(BUS150{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_15_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS150 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS181 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 98(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_alias BUS150{15~downto~0}~0 6 0 98(_int(7(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 6 -1)
)
V 000052 55 2429          1562118087927 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562118087928 2019.07.02 22:41:27)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 05535403055352120255105f5703040306030d0300)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562118146504 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562118146505 2019.07.02 22:42:26)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code d8d6d88ad18fd8cfd2dcc982dddfdaded9de8cdfda)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562118146530 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562118146531 2019.07.02 22:42:26)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code e7e9e1b4e2b3e5f0e6e5f6bde2e0e3e1e5e2b1e0e5)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562118146544 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562118146545 2019.07.02 22:42:26)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code f7f9f1a7f5a1a0e0f6f4e2aca4f1f6f1a3f0f3f1f2)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562118146559 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118146560 2019.07.02 22:42:26)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 06090600015151100c55135c5e000500070005000e)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562118146574 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562118146575 2019.07.02 22:42:26)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 16181111124214001746074c44101e1013101f1112)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4909          1562118146590 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562118146591 2019.07.02 22:42:26)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 26292622217171302824337c7e2023212420272072)
	(_ent
		(_time 1562117936673)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_31_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(BUS150{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_15_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS150 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS181 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 98(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_alias BUS150{15~downto~0}~0 6 0 98(_int(7(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 6 -1)
)
V 000052 55 2429          1562118146608 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562118146609 2019.07.02 22:42:26)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 353b3230356362223265206f6733343336333d3330)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562118233587 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562118233588 2019.07.02 22:43:53)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code feacfaaeaaa9fee9f4faefa4fbf9fcf8fff8aaf9fc)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562118233631 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562118233632 2019.07.02 22:43:53)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 2d7f2e297b792f3a2c2f3c77282a292b2f287b2a2f)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562118233659 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562118233660 2019.07.02 22:43:53)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 4c1e4f4e1a1a1b5b4d4f59171f4a4d4a184b484a49)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562118233681 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118233682 2019.07.02 22:43:53)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 5b085f58080c0c4d51084e01035d585d5a5d585d53)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562118233699 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562118233700 2019.07.02 22:43:53)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 6b39686b3b3f697d6a3b7a31396d636d6e6d626c6f)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 4909          1562118233716 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562118233717 2019.07.02 22:43:53)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 7b287f7a282c2c6d75796e21237d7e7c797d7a7d2f)
	(_ent
		(_time 1562117936673)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS181(d_31_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(BUS150{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_15_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS181))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS150 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS181 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 98(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_alias BUS150{15~downto~0}~0 6 0 98(_int(7(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 6 -1)
)
V 000052 55 2429          1562118233733 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562118233734 2019.07.02 22:43:53)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 8ad88984dedcdd9d8dda9fd0d88c8b8c898c828c8f)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1682          1562118305733 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118305734 2019.07.02 22:45:05)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code caccc99f9a9d9ddcc099df9092ccc9cccbccc9ccc2)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000055 55 1682          1562118306563 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118306564 2019.07.02 22:45:06)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 16101111114141001c45034c4e101510171015101e)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000055 55 1682          1562118632849 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118632850 2019.07.02 22:50:32)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 9fcfc990c8c8c88995cc8ac5c7999c999e999c9997)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562118683301 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562118683302 2019.07.02 22:51:23)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code b4e0b5e0b1e3b4a3beb0a5eeb1b3b6b2b5b2e0b3b6)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562118683335 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562118683336 2019.07.02 22:51:23)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code d480d386d280d6c3d5d6c58ed1d3d0d2d6d182d3d6)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562118683349 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562118683350 2019.07.02 22:51:23)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code e3b7e4b0e5b5b4f4e2e0f6b8b0e5e2e5b7e4e7e5e6)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562118683361 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562118683362 2019.07.02 22:51:23)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code e3b6e3b0e1b4b4f5e9b0f6b9bbe5e0e5e2e5e0e5eb)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562118683374 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562118683375 2019.07.02 22:51:23)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code f3a7f4a3f2a7f1e5f2a3e2a9a1f5fbf5f6f5faf4f7)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
I 000051 55 4909          1562118683385 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562118683386 2019.07.02 22:51:23)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 03560405015454150d0116595b0506040105020557)
	(_ent
		(_time 1562117936673)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 98(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(BUS439(d_31_0)))
			((doneM)(enable294))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable36))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(BUS150{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 109(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS150(d_15_0)))
			((r)(enable36))
			((w)(w))
			((dadoOut)(BUS439))
			((pronto)(enable294))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int enable294 -1 0 89(_arch(_uni))))
		(_sig(_int enable36 -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 91(_array -1((_dto i 15 i 0)))))
		(_sig(_int BUS150 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS439 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 106(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 98(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 101(_array -1((_dto i 15 i 0)))))
		(_sig(_alias BUS150{15~downto~0}~0 6 0 98(_int(7(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard)))
	(_model . CacheIeRAM 6 -1)
)
V 000052 55 2429          1562118683398 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562118683399 2019.07.02 22:51:23)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 1246121515444505154207484014131411141a1417)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562119007376 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562119007377 2019.07.02 22:56:47)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code a3f6a4f4a1f4a3b4a9a7b2f9a6a4a1a5a2a5f7a4a1)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562119007411 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562119007412 2019.07.02 22:56:47)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code c297c397c296c0d5c3c0d398c7c5c6c4c0c794c5c0)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562119007431 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562119007432 2019.07.02 22:56:47)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code d184d083d58786c6d0d2c48a82d7d0d785d6d5d7d4)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562119007449 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562119007450 2019.07.02 22:56:47)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code e1b5e7b2e1b6b6f7ebb2f4bbb9e7e2e7e0e7e2e7e9)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562119007467 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562119007468 2019.07.02 22:56:47)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code f1a4f0a1f2a5f3e7f0a1e0aba3f7f9f7f4f7f8f6f5)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562119007489 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562119007490 2019.07.02 22:56:47)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 10451217154647071740054a421611161316181615)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 5958          1562119007526 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562119007527 2019.07.02 22:56:47)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 2f7b2a2b78787839202b3a7577292a282d292e297b)
	(_ent
		(_time 1562119007496)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 9 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 13 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 14 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 99(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(pronto))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable34))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS26{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS26(d_7_0)))
			((r)(enable34))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 33(_array -1((_dto i 32 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable34 -1 0 89(_arch(_uni))))
		(_sig(_int pronto -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS26 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 99(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 102(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS26{7~downto~0}~0 5 0 99(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(25))(BusOutput1(0))))(_trgt(4(25)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(26))(BusOutput1(1))))(_trgt(4(26)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(27))(BusOutput1(2))))(_trgt(4(27)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(28))(BusOutput1(3))))(_trgt(4(28)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(29))(BusOutput1(4))))(_trgt(4(29)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(30))(BusOutput1(5))))(_trgt(4(30)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(31))(BusOutput1(6))))(_trgt(4(31)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(32))(BusOutput1(7))))(_trgt(4(32)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000044 55 3283          1562119186795 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562119186796 2019.07.02 22:59:46)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 71717170712671667b75602b747673777077257673)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562119186831 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562119186832 2019.07.02 22:59:46)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code a0a0a6f7a2f4a2b7a1a2b1faa5a7a4a6a2a5f6a7a2)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562119186862 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562119186863 2019.07.02 22:59:46)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code bfbfb9ebece9e8a8bebcaae4ecb9beb9ebb8bbb9ba)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562119186883 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562119186884 2019.07.02 22:59:46)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code cfcece9a989898d9c59cda9597c9ccc9cec9ccc9c7)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562119186903 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562119186904 2019.07.02 22:59:46)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code deded88c898adcc8df8ecf848cd8d6d8dbd8d7d9da)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 5958          1562119186931 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562119186932 2019.07.02 22:59:46)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code fdfcfcada8aaaaebf2f9e8a7a5fbf8fafffbfcfba9)
	(_ent
		(_time 1562119007495)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 9 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 13 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 14 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 99(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(pronto))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable34))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS26{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS26(d_7_0)))
			((r)(enable34))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{32~downto~0}~12 0 33(_array -1((_dto i 32 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable34 -1 0 89(_arch(_uni))))
		(_sig(_int pronto -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS26 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 99(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 102(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS26{7~downto~0}~0 5 0 99(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(25))(BusOutput1(0))))(_trgt(4(25)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(26))(BusOutput1(1))))(_trgt(4(26)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(27))(BusOutput1(2))))(_trgt(4(27)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(28))(BusOutput1(3))))(_trgt(4(28)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(29))(BusOutput1(4))))(_trgt(4(29)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(30))(BusOutput1(5))))(_trgt(4(30)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(31))(BusOutput1(6))))(_trgt(4(31)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(32))(BusOutput1(7))))(_trgt(4(32)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000044 55 3283          1562119215743 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562119215744 2019.07.02 23:00:15)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 8ad88b84dadd8a9d808e9bd08f8d888c8b8cde8d88)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562119215766 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562119215767 2019.07.02 23:00:15)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code a9fbaefea2fdabbea8abb8f3acaeadafabacffaeab)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562119215779 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562119215780 2019.07.02 23:00:15)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code a9fbaefea5fffebea8aabcf2faafa8affdaeadafac)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562119215791 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562119215792 2019.07.02 23:00:15)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code b9eab9edb1eeeeafb3eaace3e1bfbabfb8bfbabfb1)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562119215806 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562119215807 2019.07.02 23:00:15)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code c89acf9dc29ccadec998d9929acec0cecdcec1cfcc)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
I 000051 55 5958          1562119215832 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562119215833 2019.07.02 23:00:15)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code e8bbe8bbe1bfbffee7ecfdb2b0eeedefeaeee9eebc)
	(_ent
		(_time 1562119215830)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 16)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 9 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 10 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 11 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 13 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 14 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
	)
	(_inst U1 0 99(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(pronto))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable34))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS26{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS26(d_7_0)))
			((r)(enable34))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int enable34 -1 0 89(_arch(_uni))))
		(_sig(_int pronto -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS26 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 99(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 102(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS26{7~downto~0}~0 5 0 99(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
V 000052 55 2429          1562119263733 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562119263734 2019.07.02 23:01:03)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code faf4abaaaeacadedfdaaefa0a8fcfbfcf9fcf2fcff)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000044 55 3283          1562120758224 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562120758225 2019.07.02 23:25:58)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code dedf8f8c8a89dec9d4dacf84dbd9dcd8dfd88ad9dc)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562120758241 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562120758242 2019.07.02 23:25:58)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code eeefb9bdb9baecf9efecffb4ebe9eae8ecebb8e9ec)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562120758248 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562120758249 2019.07.02 23:25:58)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code eeefb9bdbeb8b9f9efedfbb5bde8efe8bae9eae8eb)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
I 000055 55 1682          1562120758257 comportamental
(_unit VHDL(cachei 0 5(comportamental 0 25))
	(_version vde)
	(_time 1562120758258 2019.07.02 23:25:58)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code fefeaeaeaaa9a9e8f4adeba4a6f8fdf8fff8fdf8f6)
	(_ent
		(_time 1562117519649)
	)
	(_object
		(_gen(_int TAM_END -1 0 7 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 8 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 9 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 10 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int doneM -2 0 16(_ent(_in))))
		(_port(_int clk -2 0 17(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 19(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 20(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 20(_ent(_out))))
		(_port(_int R -2 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 29(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 29(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 30(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000050 55 1283          1562120758264 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562120758265 2019.07.02 23:25:58)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code feffa9aea9aafce8ffaeefa4acf8f6f8fbf8f7f9fa)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562120758273 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562120758274 2019.07.02 23:25:58)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 0d0c5d0b5c5b5a1a0a5d18575f0b0c0b0e0b050b08)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 4996          1562120758279 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 38))
	(_version vde)
	(_time 1562120758280 2019.07.02 23:25:58)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 0d0d5a0b585a5a1b030e1857550b080a0f0b0c0b59)
	(_ent
		(_time 1562120758277)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 16)))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 56(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 56(_ent (_in))))
				(_port(_int doneM -1 0 57(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 58(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 8)))))
				(_gen(_int BP -4 0 67(_ent((i 16)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 83(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 83(_ent (_out))))
				(_port(_int pronto -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst U1 0 99(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(enable42))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable26))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clcok))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(enable26))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(enable42))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clcok -1 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_in))))
		(_port(_int enable -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int BusOutput1 1 0 34(_ent(_out))))
		(_sig(_int enable26 -1 0 90(_arch(_uni))))
		(_sig(_int enable42 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 99(_int(4(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 102(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 99(_int(8(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
V 000051 55 4996          1562121090157 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 38))
	(_version vde)
	(_time 1562121090158 2019.07.02 23:31:30)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 8081d78e81d7d7968e8395dad886858782868186d4)
	(_ent
		(_time 1562120758276)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 16)))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 56(_array -1((_dto c 1 i 0)))))
				(_port(_int data_in 6 0 56(_ent (_in))))
				(_port(_int doneM -1 0 57(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 58(_array -1((_dto c 2 i 0)))))
				(_port(_int endereco_in 7 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 3 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 4 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 8)))))
				(_gen(_int BP -4 0 67(_ent((i 16)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 5 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 83(_array -1((_dto c 6 i 0)))))
				(_port(_int dadoOut 8 0 83(_ent (_out))))
				(_port(_int pronto -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst U1 0 99(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(enable42))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(enable26))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 110(_comp Ram)
		(_port
			((Clock)(Clcok))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(enable26))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(enable42))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clcok -1 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_in))))
		(_port(_int enable -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 34(_array -1((_dto i 7 i 0)))))
		(_port(_int BusOutput1 1 0 34(_ent(_out))))
		(_sig(_int enable26 -1 0 90(_arch(_uni))))
		(_sig(_int enable42 -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 99(_int(4(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 102(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 99(_int(8(d_7_0)))))
		(_subprogram
			(_int aldec_usn2slv8 0 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 7 -1)
)
V 000051 55 5976          1562121139210 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 38))
	(_version vde)
	(_time 1562121139211 2019.07.02 23:32:19)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 17124010114040011812024d4f1112101511161143)
	(_ent
		(_time 1562121139208)
	)
	(_comp
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 8)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 16)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 66)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 16)))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 56(_array -1((_dto c 9 i 0)))))
				(_port(_int data_in 6 0 56(_ent (_in))))
				(_port(_int doneM -1 0 57(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 58(_array -1((_dto c 10 i 0)))))
				(_port(_int endereco_in 7 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 11 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 8)))))
				(_gen(_int BP -4 0 67(_ent((i 16)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 13 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 83(_array -1((_dto c 14 i 0)))))
				(_port(_int dadoOut 8 0 83(_ent (_out))))
				(_port(_int pronto -1 0 84(_ent (_out))))
			)
		)
	)
	(_inst U1 0 100(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_gen
				((TAM_END)((i 8)))
				((TAM_DADO)((i 16)))
				((tam_linha)((i 66)))
				((num_blocos)((i 16)))
			)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_inst U2 0 111(_comp Ram)
		(_port
			((Clock)(Clcok))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_port(_int Clcok -1 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_in))))
		(_port(_int enable -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int DONE -1 0 90(_arch(_uni))))
		(_sig(_int R -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 92(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 94(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 108(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 100(_int(4(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~135 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 100(_int(8(d_7_0)))))
		(_prcs
			(line__126(_arch 0 0 126(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(9(0))))))
			(line__127(_arch 1 0 127(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(9(1))))))
			(line__128(_arch 2 0 128(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(9(2))))))
			(line__129(_arch 3 0 129(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(9(3))))))
			(line__130(_arch 4 0 130(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(9(4))))))
			(line__131(_arch 5 0 131(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(9(5))))))
			(line__132(_arch 6 0 132(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(9(6))))))
			(line__133(_arch 7 0 133(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(9(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000044 55 3283          1562121578444 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562121578445 2019.07.02 23:39:38)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code d988db8bd18ed9ced3ddc883dcdedbdfd8df8ddedb)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562121578465 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562121578466 2019.07.02 23:39:38)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code e9b8edbae2bdebfee8ebf8b3eceeedefebecbfeeeb)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562121578476 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562121578477 2019.07.02 23:39:38)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code f8a9fca8f5aeafeff9fbeda3abfef9feacfffcfefd)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562121578485 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562121578486 2019.07.02 23:39:38)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code f8a9fca8f2acfaeef9a8e9a2aafef0fefdfef1fffc)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 5858          1562121578496 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 38))
	(_version vde)
	(_time 1562121578497 2019.07.02 23:39:38)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 08580a0e015f5f1e070d1d52500e0d0f0a0e090e5c)
	(_ent
		(_time 1562121139207)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 8)))))
				(_gen(_int BP -4 0 67(_ent((i 16)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 83(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 8 0 83(_ent (_out))))
				(_port(_int pronto -1 0 84(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 6 0 56(_ent (_in))))
				(_port(_int doneM -1 0 57(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 58(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 7 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
	)
	(_inst U2 0 100(_comp Ram)
		(_port
			((Clock)(Clcok))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 111(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clcok -1 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_in))))
		(_port(_int enable -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int DONE -1 0 90(_arch(_uni))))
		(_sig(_int R -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 92(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 94(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 119(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 111(_int(4(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~137 0 114(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 111(_int(8(d_7_0)))))
		(_prcs
			(line__126(_arch 0 0 126(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(9(0))))))
			(line__127(_arch 1 0 127(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(9(1))))))
			(line__128(_arch 2 0 128(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(9(2))))))
			(line__129(_arch 3 0 129(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(9(3))))))
			(line__130(_arch 4 0 130(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(9(4))))))
			(line__131(_arch 5 0 131(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(9(5))))))
			(line__132(_arch 6 0 132(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(9(6))))))
			(line__133(_arch 7 0 133(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(9(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
V 000047 55 1380          1562121578509 CacheI
(_unit VHDL(cachei 0 30(cachei 0 50))
	(_version vde)
	(_time 1562121578510 2019.07.02 23:39:38)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 18481a1f114f4f0e114d0d42401e1b1e191e1b1e10)
	(_ent
		(_time 1562121578507)
	)
	(_object
		(_gen(_int TAM_END -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 33 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 34 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 35 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 38(_array -2((_dto c 0 i 0)))))
		(_port(_int endereco_in 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 39(_array -2((_dto c 1 i 0)))))
		(_port(_int data_in 1 0 39(_ent(_in))))
		(_port(_int doneM -2 0 40(_ent(_in))))
		(_port(_int clk -2 0 41(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheI 4 -1)
)
I 000044 55 3283          1562121600859 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562121600860 2019.07.02 23:40:00)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 6f6c656f38386f78656b7e356a686d696e693b686d)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562121600877 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562121600878 2019.07.02 23:40:00)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 7f7c737e2b2b7d687e7d6e257a787b797d7a29787d)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562121600885 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562121600886 2019.07.02 23:40:00)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 7f7c737e2c2928687e7c6a242c797e792b787b797a)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562121600893 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562121600894 2019.07.02 23:40:00)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 8e8d8280d9da8c988fde9fd4dc8886888b8887898a)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 5858          1562121600904 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 38))
	(_version vde)
	(_time 1562121600905 2019.07.02 23:40:00)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 8e8c8580dad9d998818b9bd4d6888b898c888f88da)
	(_ent
		(_time 1562121139207)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 66(_ent((i 8)))))
				(_gen(_int BP -4 0 67(_ent((i 16)))))
				(_type(_int ~STRING~13 0 68(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 68(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 71(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 72(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 73(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 74(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 78(_ent (_in))))
				(_port(_int enable -1 0 79(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 80(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 7 0 80(_ent (_in))))
				(_port(_int r -1 0 81(_ent (_in))))
				(_port(_int w -1 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 83(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 8 0 83(_ent (_out))))
				(_port(_int pronto -1 0 84(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 49(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 50(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 51(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 52(_ent((i 256)))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 56(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 6 0 56(_ent (_in))))
				(_port(_int doneM -1 0 57(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 58(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 7 0 58(_ent (_in))))
				(_port(_int R -1 0 59(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 60(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 8 0 60(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 61(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 9 0 61(_ent (_out))))
			)
		)
	)
	(_inst U2 0 100(_comp Ram)
		(_port
			((Clock)(Clcok))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 111(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clcok -1 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_in))))
		(_port(_int enable -1 0 31(_ent(_in))))
		(_port(_int w -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 34(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 34(_ent(_out))))
		(_sig(_int DONE -1 0 90(_arch(_uni))))
		(_sig(_int R -1 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 92(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 92(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 94(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 94(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 119(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 111(_int(4(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~137 0 114(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 111(_int(8(d_7_0)))))
		(_prcs
			(line__126(_arch 0 0 126(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(5(24)))(_sens(9(0))))))
			(line__127(_arch 1 0 127(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(5(25)))(_sens(9(1))))))
			(line__128(_arch 2 0 128(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(5(26)))(_sens(9(2))))))
			(line__129(_arch 3 0 129(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(5(27)))(_sens(9(3))))))
			(line__130(_arch 4 0 130(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(5(28)))(_sens(9(4))))))
			(line__131(_arch 5 0 131(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(5(29)))(_sens(9(5))))))
			(line__132(_arch 6 0 132(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(5(30)))(_sens(9(6))))))
			(line__133(_arch 7 0 133(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(5(31)))(_sens(9(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 40(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000055 55 1686          1562121600916 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562121600917 2019.07.02 23:40:00)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 9e9c9591cac9c98894cd8bc4c6989d989f989d9896)
	(_ent
		(_time 1562121600914)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562121648798 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562121648799 2019.07.02 23:40:48)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code b0b7b1e4b1e7b0a7bab4a1eab5b7b2b6b1b6e4b7b2)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562121648814 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562121648815 2019.07.02 23:40:48)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code c0c7c795c294c2d7c1c2d19ac5c7c4c6c2c596c7c2)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562121648823 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562121648824 2019.07.02 23:40:48)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code c0c7c795c59697d7c1c3d59b93c6c1c694c7c4c6c5)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562121648833 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562121648834 2019.07.02 23:40:48)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code d0d7d782d284d2c6d180c18a82d6d8d6d5d6d9d7d4)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000051 55 5815          1562121648844 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562121648845 2019.07.02 23:40:48)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code d0d6d082d18787c6dfd4c58a88d6d5d7d2d6d1d684)
	(_ent
		(_time 1562121648842)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~137 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 110(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000055 55 1686          1562121648855 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562121648856 2019.07.02 23:40:48)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code dfd9df8d888888c9d58cca8587d9dcd9ded9dcd9d7)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000051 55 5815          1562121744592 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562121744593 2019.07.02 23:42:24)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code d6d7dc84d18181c0d9d2c38c8ed0d3d1d4d0d7d082)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~137 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 110(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000044 55 3283          1562121752865 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562121752866 2019.07.02 23:42:32)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 2f217c2b78782f38252b3e752a282d292e297b282d)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562121752882 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562121752883 2019.07.02 23:42:32)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 3f316a3a6b6b3d283e3d2e653a383b393d3a69383d)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562121752892 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562121752893 2019.07.02 23:42:32)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 4e401b4c1e1819594f4d5b151d484f481a494a484b)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562121752901 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562121752902 2019.07.02 23:42:32)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 4e401b4c191a4c584f1e5f141c4846484b4847494a)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562121752911 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562121752912 2019.07.02 23:42:32)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 5e500b5d0e080949590e4b040c585f585d5856585b)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 5815          1562121752917 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562121752918 2019.07.02 23:42:32)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 5e510c5d0a090948515a4b0406585b595c585f580a)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~137 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 110(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000055 55 1686          1562121752924 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562121752925 2019.07.02 23:42:32)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 6d623f6d383a3a7b673e7837356b6e6b6c6b6e6b65)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562121811207 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562121811208 2019.07.02 23:43:31)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 17174010114017001d13064d121015111611431015)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562121811228 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562121811229 2019.07.02 23:43:31)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 26267722227224312724377c232122202423702124)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562121811245 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562121811246 2019.07.02 23:43:31)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 36366733356061213735236d653037306231323033)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562121811256 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562121811257 2019.07.02 23:43:31)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 46461744421244504716571c14404e4043404f4142)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562121811264 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562121811265 2019.07.02 23:43:31)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 46461744451011514116531c1440474045404e4043)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 5815          1562121811270 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562121811271 2019.07.02 23:43:31)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 55540356510202435a51400f0d5350525753545301)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 6 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 7 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 8 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 6 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 7 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 8 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 9 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(BUS34(d_7_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(BUS34{7~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS34 2 0 91(_arch(_uni))))
		(_sig(_int BusOutput1 2 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 93(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 4 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~137 0 113(_array -1((_dto i 7 i 0)))))
		(_sig(_alias BUS34{7~downto~0}~0 5 0 110(_int(7(d_7_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(8(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(8(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(8(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(8(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(8(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(8(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(8(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(8(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv8 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))(8(6))(8(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000055 55 1686          1562121811276 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562121811277 2019.07.02 23:43:31)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 55540356510202435f06400f0d535653545356535d)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562121960459 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562121960460 2019.07.02 23:46:00)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 194d1e1e114e190e131d08431c1e1b1f181f4d1e1b)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(7)(8(0))(8(1))(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562121960475 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562121960476 2019.07.02 23:46:00)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 287c292c227c2a3f292a39722d2f2c2e2a2d7e2f2a)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562121960482 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562121960483 2019.07.02 23:46:00)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 287c292c257e7f3f292b3d737b2e292e7c2f2c2e2d)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562121960491 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562121960492 2019.07.02 23:46:00)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 386c393d326c3a2e396829626a3e303e3d3e313f3c)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562121960498 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562121960499 2019.07.02 23:46:00)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 386c393d356e6f2f3f682d626a3e393e3b3e303e3d)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 5937          1562121960504 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562121960505 2019.07.02 23:46:00)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 481d4e4a411f1f5e474c5d12104e4d4f4a4e494e1c)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 8)))))
				(_gen(_int BP -4 0 66(_ent((i 16)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 9 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(endereco_out(d_15_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(endereco_out{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_out 4 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 113(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_out{15~downto~0}~0 6 0 110(_int(9(d_15_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(7(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(7(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(7(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(7(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(7(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(7(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(7(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(7(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv16 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000055 55 1686          1562121960510 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562121960511 2019.07.02 23:46:00)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 481d4e4a411f1f5e421b5d12104e4b4e494e4b4e40)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000047 55 1357          1562122226799 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562122226800 2019.07.02 23:50:26)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 80d3818e82d48297818291da858784868285d68782)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562122226815 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562122226816 2019.07.02 23:50:26)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 90c3919f95c6c787919385cbc3969196c497949695)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562122226825 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562122226826 2019.07.02 23:50:26)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 90c3919f92c4928691c081cac29698969596999794)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562122226834 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562122226835 2019.07.02 23:50:26)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code a0f3a1f7a5f6f7b7a7f0b5faf2a6a1a6a3a6a8a6a5)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 5882          1562122226840 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562122226841 2019.07.02 23:50:26)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code a0f2a6f7a1f7f7b6afa4b5faf8a6a5a7a2a6a1a6f4)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 16)))))
				(_gen(_int BP -4 0 66(_ent((i 8)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 82(_array -1((_dto c 10 i 0)))))
				(_port(_int dadoOut 9 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 11 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 12 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 13 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 14 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(endereco_out(d_15_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in(d_31_0)))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(endereco_out{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 2 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_out 4 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 113(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_out{15~downto~0}~0 6 0 110(_int(9(d_15_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(7(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(7(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(7(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(7(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(7(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(7(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(7(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(7(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv16 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 15 -1)
)
I 000055 55 1686          1562122226850 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562122226851 2019.07.02 23:50:26)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code affda9f8f8f8f8b9a5fcbaf5f7a9aca9aea9aca9a7)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562122226858 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562122226859 2019.07.02 23:50:26)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code affca8f8f8f8afb8a5abbef5aaa8ada9aea9fba8ad)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562122323167 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562122323168 2019.07.02 23:52:03)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code e8ebb8bbe2bceaffe9eaf9b2edefeceeeaedbeefea)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562122323179 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562122323180 2019.07.02 23:52:03)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code f7f4a7a7f5a1a0e0f6f4e2aca4f1f6f1a3f0f3f1f2)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562122323187 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562122323188 2019.07.02 23:52:03)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code f7f4a7a7f2a3f5e1f6a7e6ada5f1fff1f2f1fef0f3)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562122323195 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562122323196 2019.07.02 23:52:03)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 07045601055150100057125d5501060104010f0102)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 5872          1562122323201 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562122323202 2019.07.02 23:52:03)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 07055101015050110803125d5f0102000501060153)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 16)))))
				(_gen(_int BP -4 0 66(_ent((i 8)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 8 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 9 i 0)))))
				(_port(_int ender 9 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 10 i 0)))))
				(_port(_int data_in 8 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 11 i 0)))))
				(_port(_int endereco_in 9 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 12 i 0)))))
				(_port(_int data_out 10 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 13 i 0)))))
				(_port(_int endereco_outM 11 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 99(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(endereco_out(d_15_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 110(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(BusOutput1(d_7_0)))
			((endereco_outM(_func 0))(endereco_out{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 91(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 92(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 93(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_out 5 0 93(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 118(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 6 0 110(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 113(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_out{15~downto~0}~0 7 0 110(_int(9(d_15_0)))))
		(_prcs
			(line__125(_arch 0 0 125(_assignment(_alias((data_out(24))(BusOutput1(0))))(_trgt(4(24)))(_sens(7(0))))))
			(line__126(_arch 1 0 126(_assignment(_alias((data_out(25))(BusOutput1(1))))(_trgt(4(25)))(_sens(7(1))))))
			(line__127(_arch 2 0 127(_assignment(_alias((data_out(26))(BusOutput1(2))))(_trgt(4(26)))(_sens(7(2))))))
			(line__128(_arch 3 0 128(_assignment(_alias((data_out(27))(BusOutput1(3))))(_trgt(4(27)))(_sens(7(3))))))
			(line__129(_arch 4 0 129(_assignment(_alias((data_out(28))(BusOutput1(4))))(_trgt(4(28)))(_sens(7(4))))))
			(line__130(_arch 5 0 130(_assignment(_alias((data_out(29))(BusOutput1(5))))(_trgt(4(29)))(_sens(7(5))))))
			(line__131(_arch 6 0 131(_assignment(_alias((data_out(30))(BusOutput1(6))))(_trgt(4(30)))(_sens(7(6))))))
			(line__132(_arch 7 0 132(_assignment(_alias((data_out(31))(BusOutput1(7))))(_trgt(4(31)))(_sens(7(7))))))
		)
		(_subprogram
			(_int aldec_usn2slv16 8 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_part (7(0))(7(1))(7(2))(7(3))(7(4))(7(5))(7(6))(7(7))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 14 -1)
)
I 000055 55 1686          1562122323207 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562122323208 2019.07.02 23:52:03)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 17154110114040011d44024d4f111411161114111f)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
I 000044 55 3283          1562122323216 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562122323217 2019.07.02 23:52:03)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code 17144010114017001d13064d121015111611431015)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
V 000047 55 1357          1562122530553 TB_RAM
(_unit VHDL(tb_ram 0 27(tb_ram 0 39))
	(_version vde)
	(_time 1562122530554 2019.07.02 23:55:30)
	(_source(\./../compile/TB_RAM.vhd\))
	(_parameters tan)
	(_code 06060a00025204110704175c030102000403500104)
	(_ent
		(_time 1562117139649)
	)
	(_object
		(_port(_int pronto -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int dadoOut 0 0 30(_ent(_in))))
		(_port(_int Clock -1 0 31(_ent(_out))))
		(_port(_int enable -1 0 32(_ent(_out))))
		(_port(_int r -1 0 33(_ent(_out))))
		(_port(_int w -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int enderecoIn 1 0 35(_ent(_out))))
		(_cnst(_int PERIOD -2 0 63(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 64(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 45(_prcs(_simple)(_trgt(3)(4)(5)(6))(_sens(0)(1)))))
			(clk(_arch 1 0 61(_prcs(_wait_for)(_trgt(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_RAM 3 -1)
)
V 000049 55 3511          1562122530586 testeRAM
(_unit VHDL(testeram 0 27(testeram 0 30))
	(_version vde)
	(_time 1562122530587 2019.07.02 23:55:30)
	(_source(\./../compile/testeRAM.vhd\))
	(_parameters tan)
	(_code 26262a22257071312725337d752027207221222023)
	(_ent
		(_time 1562080966520)
	)
	(_comp
		(TB_RAM
			(_object
				(_port(_int dadoOut 1 0 59(_ent (_in))))
				(_port(_int pronto -4 0 60(_ent (_in))))
				(_port(_int Clock -4 0 61(_ent (_out))))
				(_port(_int enable -4 0 62(_ent (_out))))
				(_port(_int enderecoIn 2 0 63(_ent (_out))))
				(_port(_int r -4 0 64(_ent (_out))))
				(_port(_int w -4 0 65(_ent (_out))))
			)
		)
		(Ram
			(_object
				(_gen(_int BE -1 0 36(_ent((i 8)))))
				(_gen(_int BP -1 0 37(_ent((i 16)))))
				(_type(_int ~STRING~13 0 38(_array -2((_uto i 1 i 2147483647)))))
				(_gen(_int NA 5 0 38(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -3 0 41(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -3 0 42(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -3 0 43(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -3 0 44(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -4 0 48(_ent (_in))))
				(_port(_int enable -4 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 50(_array -4((_dto c 0 i 0)))))
				(_port(_int ender 6 0 50(_ent (_in))))
				(_port(_int r -4 0 51(_ent (_in))))
				(_port(_int w -4 0 52(_ent (_in))))
				(_port(_int dadoOut 0 0 53(_ent (_out))))
				(_port(_int pronto -4 0 54(_ent (_out))))
			)
		)
	)
	(_inst U1 0 83(_comp TB_RAM)
		(_port
			((dadoOut)(dadoOut))
			((pronto)(pronto))
			((Clock)(Clock))
			((enable)(enable))
			((enderecoIn)(enderecoIn))
			((r)(r))
			((w)(w))
		)
		(_use(_ent . TB_RAM)
			(_port
				((pronto)(pronto))
				((dadoOut)(dadoOut))
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((enderecoIn)(enderecoIn))
			)
		)
	)
	(_inst U2 0 94(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(enderecoIn(d_15_0)))
			((r)(r))
			((w)(w))
			((dadoOut)(dadoOut))
			((pronto)(pronto))
		)
		(_use(_ent . Ram)
			(_gen
				((BE)((i 8)))
				((BP)((i 16)))
			)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 59(_array -4((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -4((_dto i 15 i 0)))))
		(_sig(_int Clock -4 0 71(_arch(_uni))))
		(_sig(_int enable -4 0 72(_arch(_uni))))
		(_sig(_int pronto -4 0 73(_arch(_uni))))
		(_sig(_int r -4 0 74(_arch(_uni))))
		(_sig(_int w -4 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 76(_array -4((_dto i 31 i 0)))))
		(_sig(_int dadoOut 3 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 77(_array -4((_dto i 15 i 0)))))
		(_sig(_int enderecoIn 4 0 77(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testeRAM 1 -1)
)
V 000050 55 1283          1562122530606 TB_CacheI
(_unit VHDL(tb_cachei 0 27(tb_cachei 0 37))
	(_version vde)
	(_time 1562122530607 2019.07.02 23:55:30)
	(_source(\./../compile/TB_CacheI.vhd\))
	(_parameters tan)
	(_code 35353930326137233465246f67333d3330333c3231)
	(_ent
		(_time 1562117457186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 0 0 29(_ent(_in))))
		(_port(_int Clock -1 0 30(_ent(_out))))
		(_port(_int enable -1 0 31(_ent(_out))))
		(_port(_int w -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 1 0 33(_ent(_out))))
		(_cnst(_int PERIOD -2 0 59(_prcs 1((ns 4621819117588971520)))))
		(_var(_int clktmp -1 0 60(_prcs 1((i 2)))))
		(_cnst(_int \PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Estimulos(_arch 0 0 43(_prcs(_simple)(_trgt(2)(3)(4))(_sens(0)))))
			(clk(_arch 1 0 57(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_CacheI 3 -1)
)
V 000052 55 2429          1562122530626 testeCacheI
(_unit VHDL(testecachei 0 27(testecachei 0 30))
	(_version vde)
	(_time 1562122530627 2019.07.02 23:55:30)
	(_source(\./../compile/testeCacheI.vhd\))
	(_parameters tan)
	(_code 55555956550302425205400f0753545356535d5350)
	(_ent
		(_time 1562103078980)
	)
	(_comp
		(TB_CacheI
			(_object
				(_port(_int data_out 2 0 45(_ent (_in))))
				(_port(_int Clock -1 0 46(_ent (_out))))
				(_port(_int enable -1 0 47(_ent (_out))))
				(_port(_int endereco_in 3 0 48(_ent (_out))))
				(_port(_int w -1 0 49(_ent (_out))))
			)
		)
		(CacheIeRAM
			(_object
				(_port(_int Clock -1 0 36(_ent (_in))))
				(_port(_int enable -1 0 37(_ent (_in))))
				(_port(_int endereco_in 0 0 38(_ent (_in))))
				(_port(_int w -1 0 39(_ent (_in))))
				(_port(_int data_out 1 0 40(_ent (_out))))
			)
		)
	)
	(_inst U1 0 65(_comp TB_CacheI)
		(_port
			((data_out)(data_out))
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
		)
		(_use(_ent . TB_CacheI)
			(_port
				((data_out)(data_out))
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
			)
		)
	)
	(_inst U2 0 74(_comp CacheIeRAM)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((endereco_in)(endereco_in))
			((w)(w))
			((data_out)(data_out))
		)
		(_use(_ent . CacheIeRAM)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((w)(w))
				((endereco_in)(endereco_in))
				((data_out)(data_out))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 38(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 45(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 48(_array -1((_dto i 15 i 0)))))
		(_sig(_int Clock -1 0 55(_arch(_uni))))
		(_sig(_int enable -1 0 56(_arch(_uni))))
		(_sig(_int w -1 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 58(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_out 4 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_in 5 0 59(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000051 55 4779          1562122530642 CacheIeRAM
(_unit VHDL(cacheieram 0 27(cacheieram 0 37))
	(_version vde)
	(_time 1562122530643 2019.07.02 23:55:30)
	(_source(\./../compile/CacheIeRAM.vhd\))
	(_parameters tan)
	(_code 64656f64613333726a66713e3c6261636662656230)
	(_ent
		(_time 1562121648841)
	)
	(_comp
		(Ram
			(_object
				(_gen(_int BE -4 0 65(_ent((i 16)))))
				(_gen(_int BP -4 0 66(_ent((i 8)))))
				(_type(_int ~STRING~13 0 67(_array -5((_uto i 1 i 2147483647)))))
				(_gen(_int NA 7 0 67(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
				(_gen(_int Tz -6 0 70(_ent((ns 4611686018427387904)))))
				(_gen(_int Twrite -6 0 71(_ent((ns 4617315517961601024)))))
				(_gen(_int Tsetup -6 0 72(_ent((ns 4611686018427387904)))))
				(_gen(_int Tread -6 0 73(_ent((ns 4617315517961601024)))))
				(_port(_int Clock -1 0 77(_ent (_in))))
				(_port(_int enable -1 0 78(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~13 0 79(_array -1((_dto c 1 i 0)))))
				(_port(_int ender 8 0 79(_ent (_in))))
				(_port(_int r -1 0 80(_ent (_in))))
				(_port(_int w -1 0 81(_ent (_in))))
				(_port(_int dadoOut 2 0 82(_ent (_out))))
				(_port(_int pronto -1 0 83(_ent (_out))))
			)
		)
		(CacheI
			(_object
				(_gen(_int TAM_END -4 0 48(_ent((i 16)))))
				(_gen(_int TAM_DADO -4 0 49(_ent((i 32)))))
				(_gen(_int tam_linha -4 0 50(_ent((i 515)))))
				(_gen(_int num_blocos -4 0 51(_ent((i 256)))))
				(_port(_int clk -1 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~13 0 55(_array -1((_dto c 2 i 0)))))
				(_port(_int data_in 7 0 55(_ent (_in))))
				(_port(_int doneM -1 0 56(_ent (_in))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~13 0 57(_array -1((_dto c 3 i 0)))))
				(_port(_int endereco_in 8 0 57(_ent (_in))))
				(_port(_int R -1 0 58(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~132 0 59(_array -1((_dto c 4 i 0)))))
				(_port(_int data_out 9 0 59(_ent (_out))))
				(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~134 0 60(_array -1((_dto c 5 i 0)))))
				(_port(_int endereco_outM 10 0 60(_ent (_out))))
			)
		)
	)
	(_inst U2 0 98(_comp Ram)
		(_port
			((Clock)(Clock))
			((enable)(enable))
			((ender)(endereco_out(d_15_0)))
			((r)(R))
			((w)(w))
			((dadoOut)(data_in))
			((pronto)(DONE))
		)
		(_use(_ent . Ram)
			(_port
				((Clock)(Clock))
				((enable)(enable))
				((r)(r))
				((w)(w))
				((ender)(ender))
				((pronto)(pronto))
				((dadoOut)(dadoOut))
			)
		)
	)
	(_inst U3 0 109(_comp CacheI)
		(_port
			((clk)(Clock))
			((data_in)(data_in(d_31_0)))
			((doneM)(DONE))
			((endereco_in)(endereco_in{15~downto~0}~0))
			((R)(R))
			((data_out)(data_out(d_31_0)))
			((endereco_outM(_func 0))(endereco_out{15~downto~0}~0))
		)
		(_use(_ent . CacheI)
			(_port
				((endereco_in)(endereco_in))
				((data_in)(data_in))
				((doneM)(doneM))
				((clk)(clk))
				((endereco_outM)(endereco_outM))
				((data_out)(data_out))
				((R)(R))
			)
		)
	)
	(_object
		(_port(_int Clock -1 0 29(_ent(_in))))
		(_port(_int enable -1 0 30(_ent(_in))))
		(_port(_int w -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 32(_array -1((_dto i 15 i 0)))))
		(_port(_int endereco_in 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int data_out 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 82(_array -1((_dto i 31 i 0)))))
		(_sig(_int DONE -1 0 89(_arch(_uni))))
		(_sig(_int R -1 0 90(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 91(_array -1((_dto i 31 i 0)))))
		(_sig(_int data_in 3 0 91(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 92(_array -1((_dto i 15 i 0)))))
		(_sig(_int endereco_out 4 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 117(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_in{15~downto~0}~0 5 0 109(_int(3(d_15_0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~138 0 112(_array -1((_dto i 15 i 0)))))
		(_sig(_alias endereco_out{15~downto~0}~0 6 0 109(_int(8(d_15_0)))))
		(_subprogram
			(_int aldec_usn2slv16 0 0 39(_arch(_func -3(_range(_to 0 2147483647))(_uto))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(2 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . CacheIeRAM 6 -1)
)
V 000055 55 1686          1562122530686 comportamental
(_unit VHDL(cachei 0 28(comportamental 0 48))
	(_version vde)
	(_time 1562122530687 2019.07.02 23:55:30)
	(_source(\./../src/CacheI.vhd\))
	(_parameters tan)
	(_code 8382888d81d4d49589d096d9db858085828580858b)
	(_ent
		(_time 1562121600913)
	)
	(_object
		(_gen(_int TAM_END -1 0 30 \16\ (_ent gms((i 16)))))
		(_gen(_int TAM_DADO -1 0 31 \32\ (_ent gms((i 32)))))
		(_gen(_int tam_linha -1 0 32 \515\ (_ent((i 515)))))
		(_gen(_int num_blocos -1 0 33 \256\ (_ent((i 256)))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~12 0 37(_array -2((_dto c 1 i 0)))))
		(_port(_int endereco_in 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 38(_ent(_in))))
		(_port(_int doneM -2 0 39(_ent(_in))))
		(_port(_int clk -2 0 40(_ent(_in))))
		(_type(_int ~UNSIGNED{TAM_END-1~downto~0}~122 0 42(_array -2((_dto c 3 i 0)))))
		(_port(_int endereco_outM 2 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{TAM_DADO-1~downto~0}~124 0 43(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 43(_ent(_out))))
		(_port(_int R -2 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{tam_linha-1~downto~0}~13 0 52(_array -2((_dto c 5 i 0)))))
		(_type(_int cache_instrucoes 0 52(_array 4((_to i 0 c 6)))))
		(_sig(_int cacheI 5 0 53(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_model . comportamental 7 -1)
)
V 000044 55 3283          1562122530710 Ram
(_unit VHDL(ram 0 30(ram 0 51))
	(_version vde)
	(_time 1562122530711 2019.07.02 23:55:30)
	(_source(\./../src/RAM.vhd\))
	(_parameters tan)
	(_code a3a3a9f4a1f4a3b4a9a7b2f9a6a4a1a5a2a5f7a4a1)
	(_ent
		(_time 1562117139620)
	)
	(_object
		(_gen(_int BE -1 0 32 \16\ (_ent gms((i 16)))))
		(_gen(_int BP -1 0 33 \8\ (_ent gms((i 8)))))
		(_type(_int ~STRING~12 0 34(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int NA 0 0 34(_ent(_string \"C:\\My_Designs\\projeto1\\projeto06281\\mram.txt"\))))
		(_gen(_int Tz -3 0 35 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Twrite -3 0 36 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_gen(_int Tsetup -3 0 37 \2 ns\ (_ent((ns 4611686018427387904)))))
		(_gen(_int Tread -3 0 38 \5 ns\ (_ent gms((ns 4617315517961601024)))))
		(_port(_int Clock -4 0 41(_ent(_in))))
		(_port(_int enable -4 0 42(_ent(_in))))
		(_port(_int r -4 0 43(_ent(_in))))
		(_port(_int w -4 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BE-1~downto~0}~12 0 45(_array -4((_dto c 2 i 0)))))
		(_port(_int ender 1 0 45(_ent(_in)(_lastevent))))
		(_port(_int pronto -4 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 47(_array -4((_dto i 31 i 0)))))
		(_port(_int dadoOut 2 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BP-1~downto~0}~13 0 54(_array -4((_dto c 3 i 0)))))
		(_type(_int tipo_memoria 0 54(_array 3((_to i 0 c 4)))))
		(_sig(_int Mram 4 0 55(_arch(_uni((_others(_others(i 2))))))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -4((_dto i 1 i 0)))))
		(_sig(_int rw 5 0 56(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~{2**BE-1}~13 0 63(_scalar (_to i 0 c 5))))
		(_var(_int endereco 6 0 63(_prcs 0)))
		(_var(_int inicio -4 0 64(_prcs 0((i 3)))))
		(_type(_int HexTable 0 66(_array -1((_uto i 0 i 255(_enum -2))))))
		(_type(_int ~HexTable{'0'~to~'F'}~13 0 68(_array -1((_to i 48 i 70(_enum -2))))))
		(_cnst(_int lookup 8 0 68(_int(((i 0))((i 1))((i 2))((i 3))((i 4))((i 5))((i 6))((i 7))((i 8))((i 9))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i -1))((i 10))((i 11))((i 12))((i 13))((i 14))((i 15))))))
		(_prcs
			(Carga_Inicial_e_Ram_Memoria(_arch 0 0 62(_prcs(_simple)(_trgt(5)(6)(7)(8(0))(8(1)))(_sens(0)(1)(2)(3)(4))(_mon)(_read(7)(8)))))
		)
		(_subprogram
			(_int fill_memory 1 0 65(_arch(_func)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext READ(2 10))
			(_ext CEIL(3 1))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.TIME(0 TIME)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(MATH_REAL))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_static
		(16843009 16843009 16843009 16843009 16843009 16843009 16843009 16843009)
		(515)
		(770)
		(514)
		(771)
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . Ram 6 -1)
)
