INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hdway/Documents/vivado/SSM/zybo-tp7/zybo-tp7.srcs/sim_1/imports/Base files/test_fifo.0.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'test_fifo'
