module mux(input [7:0] A, B, C, D, select, output [7:0] Y);
	/* This module implements a 4-to-1 multiplexer using Verilog */
	always @ *
		case (select)
			2'b00: Y = A; // If select = 00, output Y is equal to input A
			2'b01: Y = B; // If select = 01, output Y is equal to input B
			2'b10: Y = C; // If select = 10, output Y is equal to input C
			2'b11: Y = D; // If select = 11, output Y is equal to input D
		endcase
endmodule