---
ASIZE: 1048576
COUNT: 3
DESCRIPTION: DMA CSR spec
INTR:
  DPH_NON_FATAL:
    - DESCRIPTION: 'DPH receives incomplete WU flits. The WUs get dropped, and enque flit crd and wu_crd_vld will return to the sender.'
      NAME: dph_enq_wu_flit_cnt_mismatch
      WIDTH: 1
    - DESCRIPTION: 'DPH receives WUs with cmdlist size bigger than 512B. See dma_dph_intr_err_wu_log for details. '
      NAME: dph_cmdlist_oversize
      WIDTH: 1
    - DESCRIPTION: 'DPH receives WUs with 0B cmdlist size. See dma_dph_intr_err_wu_log for details. '
      NAME: dph_cmdlist_size_eq0
      WIDTH: 1
    - DESCRIPTION: 'DPH receives WUs with cont flag set and < 32B cmdlist size. See dma_dph_intr_err_wu_log for details. '
      NAME: dph_cont_illegal_cmdlist_size
      WIDTH: 1
    - DESCRIPTION: 'DPH command reorder buffer output interface has errors. See dma_dph_intr_rord_err_log for details. '
      NAME: dph_cmd_rord_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd0_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd1_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd2_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd3_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd4_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd5_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd6_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd7_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd8_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd9_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd10_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd11_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd12_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
      NAME: dph_thd13_cmd_parser_err
      WIDTH: 1
  FATAL:
    - DESCRIPTION: 'DPH receives DMI response with an invalid tag, which means the valid bit of that tag entry in the Tag Status Tabble is 0.'
      NAME: dph_rord_rsp_invld_tag
      WIDTH: 1
    - DESCRIPTION: 'GTR receives DMI F1 response with an invalid tag, which means the valid bit of that tag entry in the Tag Status Tabble is 0.'
      NAME: gtr_rord_rsp_invld_tag
      WIDTH: 1
    - DESCRIPTION: DPH WU Queue FIFO  Memory Multiple Bit ECC Error
      NAME: dph_wuq_mem_merr
      WIDTH: 1
    - DESCRIPTION: DPH Thread   FIFO  Memory Multiple Bit ECC Error
      NAME: dph_thd_fifo_mem_merr
      WIDTH: 1
    - DESCRIPTION: 'DPH CMD Reorder Buffer Memory Multiple Bit ECC Error - Bank0'
      NAME: dph_rord_buf0_mem_merr
      WIDTH: 1
    - DESCRIPTION: 'DPH CMD Reorder Buffer Memory Multiple Bit ECC Error - Bank1'
      NAME: dph_rord_buf1_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR Command  FIFO  Memory Multiple Bit ECC Error
      NAME: gtr_cmd_fifo_mem_merr
      WIDTH: 1
    - DESCRIPTION: 'GTR Data Reorder Buffer Memory Multiple Bit ECC Error - Bank0'
      NAME: gtr_rord_buf0_mem_merr
      WIDTH: 1
    - DESCRIPTION: 'GTR Data Reorder Buffer Memory Multiple Bit ECC Error - Bank1'
      NAME: gtr_rord_buf1_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU F1 Data Reorder Buffer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_f1_rord_buf_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_pcie_rord_buf_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_pcie_rord_buf_nxtptr_mem_merr
      WIDTH: 1
    - DESCRIPTION: 'GTR HSU Tag Queue Buffer Memory Multiple Bit ECC Error '
      NAME: gtr_hsu_tag_queue_buf_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr0_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr1_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr2_mem_merr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr3_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR Command Memory Double Bit ECC Error
      NAME: str_cmd_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
      NAME: str_next_ptr0_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
      NAME: str_next_ptr1_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
      NAME: str_next_ptr2_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
      NAME: str_next_ptr3_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR AES Data Fifo Memory Double Bit ECC Error
      NAME: str_aes_data_fifo_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR SHA Data Fifo Memory Double Bit ECC Error
      NAME: str_sha_data_fifo_mem_merr
      WIDTH: 1
    - DESCRIPTION: STR Store&Fwd Buffer Memory Double Bit ECC Error
      NAME: str_snf_buf_mem_merr
      WIDTH: 1
    - DESCRIPTION: CMP Command Memory Multiple Bit ECC Error
      NAME: cmp_cmd_mem_merr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
      NAME: cmp_next_ptr0_mem_merr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
      NAME: cmp_next_ptr1_mem_merr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
      NAME: cmp_next_ptr2_mem_merr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
      NAME: cmp_next_ptr3_mem_merr
      WIDTH: 1
    - DESCRIPTION: IOP Command Memory Multiple Bit ECC Error
      NAME: iop_cmd_mem_merr
      WIDTH: 1
    - DESCRIPTION: IOP Reorder Memory Bank0 Multiple Bit ECC Error
      NAME: iop_rord_bank0_mem_merr
      WIDTH: 1
    - DESCRIPTION: IOP Reorder Memory Bank1 Multiple Bit ECC Error
      NAME: iop_rord_bank1_mem_merr
      WIDTH: 1
    - DESCRIPTION: IOP Reorder Memory Bank2 Multiple Bit ECC Error
      NAME: iop_rord_bank2_mem_merr
      WIDTH: 1
    - DESCRIPTION: IOP Req Memory Bank0 Multiple Bit ECC Error
      NAME: iop_req_bank0_mem_merr
      WIDTH: 1
    - DESCRIPTION: IOP Req Memory Bank1 Multiple Bit ECC Error
      NAME: iop_req_bank1_mem_merr
      WIDTH: 1
  GTR_NON_FATAL:
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd0_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd1_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd2_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd3_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd4_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd5_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd6_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd7_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd8_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd9_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd10_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd11_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd12_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
      NAME: gtr_thd13_cmd_parser_err
      WIDTH: 1
    - DESCRIPTION: |-
        GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected Function-ID. 
                                     The response checker will terminate current PCI-E completion, notify downstream block with eope.
                                     Only can assert in HSU DMA. 
      NAME: gtr_hsu_rsp_tag_vld_chk_fail
      WIDTH: 1
    - DESCRIPTION: |-
        GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected Function-ID. 
                                     The response checker will terminate current PCI-E completion, notify downstream block with eope.
                                     Only can assert in HSU DMA. 
      NAME: gtr_hsu_rsp_fid_chk_fail
      WIDTH: 1
    - DESCRIPTION: |-
        GTR HSU Response checker finds out that the incoming PCI-E response flits belongs to a tag which does not expect any new PCI-E flits.
                                     The response checker will drop this incoming PCI-E response flits.
                                     Only can assert in HSU DMA. 
      NAME: gtr_hsu_req_flitcnt_chk_fail
      WIDTH: 1
    - DESCRIPTION: |-
        GTR HSU Response checker finds out that the incoming PCI-E response flit belongs to a tag which is under timeout process. 
                                     The response checker will drop this incoming PCI-E response flits.
                                     Only can assert in HSU DMA. 
      NAME: gtr_hsu_rsp_in_timeout
      WIDTH: 1
    - DESCRIPTION: |-
        GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected lw_addr[1:0]. 
                                     The response checker will notify downstream block with eope.
                                     Only can assert in HSU DMA. 
      NAME: gtr_hsu_rsp_lw_addr_chk_fail
      WIDTH: 1
    - DESCRIPTION: |-
        GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected bytecnt. 
                                     The response checker will notify downstream block with eope.
                                     Only can assert in HSU DMA. 
      NAME: gtr_hsu_rsp_bytecnt_chk_fail
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: |-
        For native HSU IOP, WU returned by IOP can only be sent to Req or WU-L VC in SN;
                                     For HUE-version HSU IOP, WU returned by IOP can only be sent to Req VC in SN;
        
                                     This bit is for WU generated from IOCMD inside IOP;
        
                                     Reserved for PC or NU version DMA. 
      NAME: iop_wu_vc_err_fr_iocmd
      WIDTH: 1
    - DESCRIPTION: |-
        For native HSU IOP, WU returned by IOP can only be sent to Req or WU-L VC in SN;
                                     For HUE-version HSU IOP, WU returned by IOP can only be sent to Req VC in SN;
        
                                     This bit is for WU generated from CMP forwarded to IOP;
        
                                     Reserved for PC or NU version DMA. 
      NAME: iop_wu_vc_err_fr_cmp
      WIDTH: 1
    - DESCRIPTION: CMP command list error received from DPH
      NAME: cmp_dph_cmd_lst_err
      WIDTH: 1
    - DESCRIPTION: CMP command list contains two or more WUs
      NAME: cmp_cmd_lst_mult_wu_err
      WIDTH: 1
    - DESCRIPTION: CMP error
      NAME: cmp_other_err
      WIDTH: 1
    - DESCRIPTION: CMP command unknown
      NAME: cmp_cmd_unknown
      WIDTH: 1
    - DESCRIPTION: CMP duplicate done indication seen from STR
      NAME: cmp_duplicate_done
      WIDTH: 1
    - DESCRIPTION: CMP write response error seen from DMI
      NAME: cmp_wrsp_err
      WIDTH: 1
    - DESCRIPTION: CMP LSN Message sent on invalid VC1
      NAME: cmp_lsn_vc_err
      WIDTH: 1
    - DESCRIPTION: DMI DPH unknown read request
      NAME: dmi_dph_rd_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI IOP unknown read request
      NAME: dmi_iop_rd_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI ACC unknown read request
      NAME: dmi_acc_rd_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI GTR unknown read request
      NAME: dmi_gtr_rd_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI CMP unknown LSN request
      NAME: dmi_cmp_rd_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI STR unknown write request
      NAME: dmi_str_wr_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI CMP unknown write request
      NAME: dmi_cmp_wr_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI LDN unknown read response
      NAME: dmi_ldn_rrsp_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI AXM unknown read response
      NAME: dmi_axm_rrsp_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI PCIE unknown read response
      NAME: dmi_pcie_rrsp_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI LSN unknown write response
      NAME: dmi_lsn_wrsp_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI AXM unknown write response
      NAME: dmi_axm_wrsp_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI PCIE unknown write response
      NAME: dmi_pcie_wrsp_arb_err
      WIDTH: 1
    - DESCRIPTION: DMI LSN error received
      NAME: dmi_rcvd_lsn_err
      WIDTH: 1
    - DESCRIPTION: DMI LSN non-write response received
      NAME: dmi_rcvd_lsn_non_wr_rsp_err
      WIDTH: 1
    - DESCRIPTION: DMI LDN error received
      NAME: dmi_rcvd_ldn_err
      WIDTH: 1
    - DESCRIPTION: DMI LDN write request received
      NAME: dmi_rcvd_ldn_wr_req_err
      WIDTH: 1
    - DESCRIPTION: DPH WU Queue FIFO  Memory Single Bit ECC Error
      NAME: dph_wuq_mem_serr
      WIDTH: 1
    - DESCRIPTION: DPH Thread   FIFO  Memory Single Bit ECC Error
      NAME: dph_thd_fifo_mem_serr
      WIDTH: 1
    - DESCRIPTION: 'DPH CMD Reorder Buffer Memory Single Bit ECC Error - Bank0'
      NAME: dph_rord_buf0_mem_serr
      WIDTH: 1
    - DESCRIPTION: 'DPH CMD Reorder Buffer Memory Single Bit ECC Error - Bank1'
      NAME: dph_rord_buf1_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR Command  FIFO  Memory Single Bit ECC Error
      NAME: gtr_cmd_fifo_mem_serr
      WIDTH: 1
    - DESCRIPTION: 'GTR Data Reorder Buffer Memory Single Bit ECC Error - Bank0'
      NAME: gtr_rord_buf0_mem_serr
      WIDTH: 1
    - DESCRIPTION: 'GTR Data Reorder Buffer Memory Single Bit ECC Error - Bank1'
      NAME: gtr_rord_buf1_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU F1 Data Reorder Buffer Memory Single Bit ECC Error
      NAME: gtr_hsu_f1_rord_buf_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Memory Single Bit ECC Error
      NAME: gtr_hsu_pcie_rord_buf_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Next Pointer Memory Single Bit ECC Error
      NAME: gtr_hsu_pcie_rord_buf_nxtptr_mem_serr
      WIDTH: 1
    - DESCRIPTION: 'GTR HSU Tag Queue Buffer Memory Multiple Bit ECC Error '
      NAME: gtr_hsu_tag_queue_buf_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr0_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr1_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr2_mem_serr
      WIDTH: 1
    - DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
      NAME: gtr_hsu_tag_queue_next_ptr3_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR Command Memory Single Bit ECC Error
      NAME: str_cmd_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
      NAME: str_next_ptr0_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
      NAME: str_next_ptr1_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
      NAME: str_next_ptr2_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
      NAME: str_next_ptr3_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR AES Data Fifo Memory Single Bit ECC Error
      NAME: str_aes_data_fifo_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR SHA Data Fifo Memory Single Bit ECC Error
      NAME: str_sha_data_fifo_mem_serr
      WIDTH: 1
    - DESCRIPTION: STR Store&Fwd Buffer Memory Single Bit ECC Error
      NAME: str_snf_buf_mem_serr
      WIDTH: 1
    - DESCRIPTION: CMP Command Memory Single Bit ECC Error
      NAME: cmp_cmd_mem_serr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
      NAME: cmp_next_ptr0_mem_serr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
      NAME: cmp_next_ptr1_mem_serr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
      NAME: cmp_next_ptr2_mem_serr
      WIDTH: 1
    - DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
      NAME: cmp_next_ptr3_mem_serr
      WIDTH: 1
    - DESCRIPTION: IOP Command Memory Single Bit ECC Error
      NAME: iop_cmd_mem_serr
      WIDTH: 1
    - DESCRIPTION: IOP Reorder Memory Bank0 Single Bit ECC Error
      NAME: iop_rord_bank0_mem_serr
      WIDTH: 1
    - DESCRIPTION: IOP Reorder Memory Bank1 Single Bit ECC Error
      NAME: iop_rord_bank1_mem_serr
      WIDTH: 1
    - DESCRIPTION: IOP Reorder Memory Bank2 Single Bit ECC Error
      NAME: iop_rord_bank2_mem_serr
      WIDTH: 1
    - DESCRIPTION: IOP Req Memory Bank0 Single Bit ECC Error
      NAME: iop_req_bank0_mem_serr
      WIDTH: 1
    - DESCRIPTION: IOP Req Memory Bank1 Single Bit ECC Error
      NAME: iop_req_bank1_mem_serr
      WIDTH: 1
  OPR_NON_FATAL:
    - DESCRIPTION: OPR error received
      NAME: opr_thd0_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd1_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd2_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd3_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd4_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd5_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd6_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd7_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd8_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd9_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd10_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd11_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd12_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd13_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd14_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR error received
      NAME: opr_thd15_err_rcvd
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd0_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd1_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd2_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd3_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd4_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd5_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd6_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd7_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd8_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd9_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd10_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd11_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd12_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd13_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd14_cmd_err
      WIDTH: 1
    - DESCRIPTION: OPR command error
      NAME: opr_thd15_cmd_err
      WIDTH: 1
  STR_NON_FATAL0:
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err0
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err0
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err0
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err0
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err0
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err1
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err1
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err1
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err1
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err1
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err2
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err2
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err2
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err2
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err2
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err3
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err3
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err3
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err3
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err3
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err4
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err4
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err4
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err4
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err4
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err5
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err5
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err5
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err5
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err5
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err6
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err6
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err6
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err6
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err6
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err7
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err7
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err7
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err7
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err7
      WIDTH: 1
  STR_NON_FATAL1:
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err8
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err8
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err8
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err8
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err8
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err9
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err9
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err9
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err9
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err9
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err10
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err10
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err10
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err10
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err10
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err11
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err11
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err11
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err11
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err11
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err12
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err12
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err12
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err12
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err12
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err13
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err13
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err13
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err13
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err13
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err14
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err14
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err14
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err14
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err14
      WIDTH: 1
    - DESCRIPTION: 'Unsupported TGT,TYPE combo'
      NAME: unsupported_tgt_type_err15
      WIDTH: 1
    - DESCRIPTION: Error in incoming cmdFifo transaction
      NAME: cmd_ff_err15
      WIDTH: 1
    - DESCRIPTION: Error in incoming dataFifo transaction
      NAME: data_ff_err15
      WIDTH: 1
    - DESCRIPTION: Encoding error
      NAME: encoding_err15
      WIDTH: 1
    - DESCRIPTION: Force free condition hit
      NAME: force_free_err15
      WIDTH: 1
  STR_NON_FATAL2:
    - DESCRIPTION: Error in Write Resp
      NAME: wr_resp_err
      WIDTH: 1
    - DESCRIPTION: Error in PCIe Write Resp
      NAME: pcie_wr_resp_err
      WIDTH: 1
    - DESCRIPTION: Timeout condition hit
      NAME: timeout_err
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush0
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush0
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush0
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush1
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush1
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush1
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush2
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush2
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush2
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush3
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush3
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush3
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush4
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush4
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush4
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush5
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush5
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush5
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush6
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush6
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush6
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush7
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush7
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush7
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush8
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush8
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush8
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush9
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush9
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush9
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush10
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush10
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush10
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush11
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush11
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush11
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush12
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush12
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush12
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush13
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush13
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush13
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush14
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush14
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush14
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered data flush state
      NAME: str_state_is_data_flush15
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd flush state
      NAME: str_state_is_cmd_flush15
      WIDTH: 1
    - DESCRIPTION: STR WR FSM state entered cmd_data flush state
      NAME: str_state_is_cmd_data_flush15
      WIDTH: 1
INTR_PORT_EN: 1
NAME: DMA_NU_AN
PARENTNAME: NU_0_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: dma_nu_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: dma_nu_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: dma_nu_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: 'DPH receives incomplete WU flits. The WUs get dropped, and enque flit crd and wu_crd_vld will return to the sender.'
        NAME: dph_enq_wu_flit_cnt_mismatch
        WIDTH: 1
      - &2
        DESCRIPTION: 'DPH receives WUs with cmdlist size bigger than 512B. See dma_dph_intr_err_wu_log for details. '
        NAME: dph_cmdlist_oversize
        WIDTH: 1
      - &3
        DESCRIPTION: 'DPH receives WUs with 0B cmdlist size. See dma_dph_intr_err_wu_log for details. '
        NAME: dph_cmdlist_size_eq0
        WIDTH: 1
      - &4
        DESCRIPTION: 'DPH receives WUs with cont flag set and < 32B cmdlist size. See dma_dph_intr_err_wu_log for details. '
        NAME: dph_cont_illegal_cmdlist_size
        WIDTH: 1
      - &5
        DESCRIPTION: 'DPH command reorder buffer output interface has errors. See dma_dph_intr_rord_err_log for details. '
        NAME: dph_cmd_rord_err
        WIDTH: 1
      - &6
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd0_cmd_parser_err
        WIDTH: 1
      - &7
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd1_cmd_parser_err
        WIDTH: 1
      - &8
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd2_cmd_parser_err
        WIDTH: 1
      - &9
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd3_cmd_parser_err
        WIDTH: 1
      - &10
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd4_cmd_parser_err
        WIDTH: 1
      - &11
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd5_cmd_parser_err
        WIDTH: 1
      - &12
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd6_cmd_parser_err
        WIDTH: 1
      - &13
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd7_cmd_parser_err
        WIDTH: 1
      - &14
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd8_cmd_parser_err
        WIDTH: 1
      - &15
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd9_cmd_parser_err
        WIDTH: 1
      - &16
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd10_cmd_parser_err
        WIDTH: 1
      - &17
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd11_cmd_parser_err
        WIDTH: 1
      - &18
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd12_cmd_parser_err
        WIDTH: 1
      - &19
        DESCRIPTION: 'DPH command parser finds some errors in DMA command streams. See dma_dph_intr_parser_err_log for details. '
        NAME: dph_thd13_cmd_parser_err
        WIDTH: 1
    NAME: dma_nu_dph_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: dma_nu_dph_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: dma_nu_dph_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: dma_nu_dph_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: dma_nu_dph_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &20
        DESCRIPTION: 'DPH receives DMI response with an invalid tag, which means the valid bit of that tag entry in the Tag Status Tabble is 0.'
        NAME: dph_rord_rsp_invld_tag
        WIDTH: 1
      - &21
        DESCRIPTION: 'GTR receives DMI F1 response with an invalid tag, which means the valid bit of that tag entry in the Tag Status Tabble is 0.'
        NAME: gtr_rord_rsp_invld_tag
        WIDTH: 1
      - &22
        DESCRIPTION: DPH WU Queue FIFO  Memory Multiple Bit ECC Error
        NAME: dph_wuq_mem_merr
        WIDTH: 1
      - &23
        DESCRIPTION: DPH Thread   FIFO  Memory Multiple Bit ECC Error
        NAME: dph_thd_fifo_mem_merr
        WIDTH: 1
      - &24
        DESCRIPTION: 'DPH CMD Reorder Buffer Memory Multiple Bit ECC Error - Bank0'
        NAME: dph_rord_buf0_mem_merr
        WIDTH: 1
      - &25
        DESCRIPTION: 'DPH CMD Reorder Buffer Memory Multiple Bit ECC Error - Bank1'
        NAME: dph_rord_buf1_mem_merr
        WIDTH: 1
      - &26
        DESCRIPTION: GTR Command  FIFO  Memory Multiple Bit ECC Error
        NAME: gtr_cmd_fifo_mem_merr
        WIDTH: 1
      - &27
        DESCRIPTION: 'GTR Data Reorder Buffer Memory Multiple Bit ECC Error - Bank0'
        NAME: gtr_rord_buf0_mem_merr
        WIDTH: 1
      - &28
        DESCRIPTION: 'GTR Data Reorder Buffer Memory Multiple Bit ECC Error - Bank1'
        NAME: gtr_rord_buf1_mem_merr
        WIDTH: 1
      - &29
        DESCRIPTION: GTR HSU F1 Data Reorder Buffer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_f1_rord_buf_mem_merr
        WIDTH: 1
      - &30
        DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_pcie_rord_buf_mem_merr
        WIDTH: 1
      - &31
        DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_pcie_rord_buf_nxtptr_mem_merr
        WIDTH: 1
      - &32
        DESCRIPTION: 'GTR HSU Tag Queue Buffer Memory Multiple Bit ECC Error '
        NAME: gtr_hsu_tag_queue_buf_mem_merr
        WIDTH: 1
      - &33
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr0_mem_merr
        WIDTH: 1
      - &34
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr1_mem_merr
        WIDTH: 1
      - &35
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr2_mem_merr
        WIDTH: 1
      - &36
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr3_mem_merr
        WIDTH: 1
      - &37
        DESCRIPTION: STR Command Memory Double Bit ECC Error
        NAME: str_cmd_mem_merr
        WIDTH: 1
      - &38
        DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
        NAME: str_next_ptr0_mem_merr
        WIDTH: 1
      - &39
        DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
        NAME: str_next_ptr1_mem_merr
        WIDTH: 1
      - &40
        DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
        NAME: str_next_ptr2_mem_merr
        WIDTH: 1
      - &41
        DESCRIPTION: STR Next Pointer Memory Double Bit ECC Error
        NAME: str_next_ptr3_mem_merr
        WIDTH: 1
      - &42
        DESCRIPTION: STR AES Data Fifo Memory Double Bit ECC Error
        NAME: str_aes_data_fifo_mem_merr
        WIDTH: 1
      - &43
        DESCRIPTION: STR SHA Data Fifo Memory Double Bit ECC Error
        NAME: str_sha_data_fifo_mem_merr
        WIDTH: 1
      - &44
        DESCRIPTION: STR Store&Fwd Buffer Memory Double Bit ECC Error
        NAME: str_snf_buf_mem_merr
        WIDTH: 1
      - &45
        DESCRIPTION: CMP Command Memory Multiple Bit ECC Error
        NAME: cmp_cmd_mem_merr
        WIDTH: 1
      - &46
        DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
        NAME: cmp_next_ptr0_mem_merr
        WIDTH: 1
      - &47
        DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
        NAME: cmp_next_ptr1_mem_merr
        WIDTH: 1
      - &48
        DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
        NAME: cmp_next_ptr2_mem_merr
        WIDTH: 1
      - &49
        DESCRIPTION: CMP Next Pointer Memory Multiple Bit ECC Error
        NAME: cmp_next_ptr3_mem_merr
        WIDTH: 1
      - &50
        DESCRIPTION: IOP Command Memory Multiple Bit ECC Error
        NAME: iop_cmd_mem_merr
        WIDTH: 1
      - &51
        DESCRIPTION: IOP Reorder Memory Bank0 Multiple Bit ECC Error
        NAME: iop_rord_bank0_mem_merr
        WIDTH: 1
      - &52
        DESCRIPTION: IOP Reorder Memory Bank1 Multiple Bit ECC Error
        NAME: iop_rord_bank1_mem_merr
        WIDTH: 1
      - &53
        DESCRIPTION: IOP Reorder Memory Bank2 Multiple Bit ECC Error
        NAME: iop_rord_bank2_mem_merr
        WIDTH: 1
      - &54
        DESCRIPTION: IOP Req Memory Bank0 Multiple Bit ECC Error
        NAME: iop_req_bank0_mem_merr
        WIDTH: 1
      - &55
        DESCRIPTION: IOP Req Memory Bank1 Multiple Bit ECC Error
        NAME: iop_req_bank1_mem_merr
        WIDTH: 1
    NAME: dma_nu_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
    NAME: dma_nu_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
    NAME: dma_nu_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
    NAME: dma_nu_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
    NAME: dma_nu_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &56
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd0_cmd_parser_err
        WIDTH: 1
      - &57
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd1_cmd_parser_err
        WIDTH: 1
      - &58
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd2_cmd_parser_err
        WIDTH: 1
      - &59
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd3_cmd_parser_err
        WIDTH: 1
      - &60
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd4_cmd_parser_err
        WIDTH: 1
      - &61
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd5_cmd_parser_err
        WIDTH: 1
      - &62
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd6_cmd_parser_err
        WIDTH: 1
      - &63
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd7_cmd_parser_err
        WIDTH: 1
      - &64
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd8_cmd_parser_err
        WIDTH: 1
      - &65
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd9_cmd_parser_err
        WIDTH: 1
      - &66
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd10_cmd_parser_err
        WIDTH: 1
      - &67
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd11_cmd_parser_err
        WIDTH: 1
      - &68
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd12_cmd_parser_err
        WIDTH: 1
      - &69
        DESCRIPTION: 'GTR command parser finds some errors in DMA command streams. See dma_gtr_intr_parser_err_log for details. '
        NAME: gtr_thd13_cmd_parser_err
        WIDTH: 1
      - &70
        DESCRIPTION: |-
          GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected Function-ID. 
                                       The response checker will terminate current PCI-E completion, notify downstream block with eope.
                                       Only can assert in HSU DMA. 
        NAME: gtr_hsu_rsp_tag_vld_chk_fail
        WIDTH: 1
      - &71
        DESCRIPTION: |-
          GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected Function-ID. 
                                       The response checker will terminate current PCI-E completion, notify downstream block with eope.
                                       Only can assert in HSU DMA. 
        NAME: gtr_hsu_rsp_fid_chk_fail
        WIDTH: 1
      - &72
        DESCRIPTION: |-
          GTR HSU Response checker finds out that the incoming PCI-E response flits belongs to a tag which does not expect any new PCI-E flits.
                                       The response checker will drop this incoming PCI-E response flits.
                                       Only can assert in HSU DMA. 
        NAME: gtr_hsu_req_flitcnt_chk_fail
        WIDTH: 1
      - &73
        DESCRIPTION: |-
          GTR HSU Response checker finds out that the incoming PCI-E response flit belongs to a tag which is under timeout process. 
                                       The response checker will drop this incoming PCI-E response flits.
                                       Only can assert in HSU DMA. 
        NAME: gtr_hsu_rsp_in_timeout
        WIDTH: 1
      - &74
        DESCRIPTION: |-
          GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected lw_addr[1:0]. 
                                       The response checker will notify downstream block with eope.
                                       Only can assert in HSU DMA. 
        NAME: gtr_hsu_rsp_lw_addr_chk_fail
        WIDTH: 1
      - &75
        DESCRIPTION: |-
          GTR HSU Response checker finds out that the incoming PCI-E response flit does not match expected bytecnt. 
                                       The response checker will notify downstream block with eope.
                                       Only can assert in HSU DMA. 
        NAME: gtr_hsu_rsp_bytecnt_chk_fail
        WIDTH: 1
    NAME: dma_nu_gtr_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
    NAME: dma_nu_gtr_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
    NAME: dma_nu_gtr_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
    NAME: dma_nu_gtr_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *56
      - *57
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
    NAME: dma_nu_gtr_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &76
        DESCRIPTION: |-
          For native HSU IOP, WU returned by IOP can only be sent to Req or WU-L VC in SN;
                                       For HUE-version HSU IOP, WU returned by IOP can only be sent to Req VC in SN;
          
                                       This bit is for WU generated from IOCMD inside IOP;
          
                                       Reserved for PC or NU version DMA. 
        NAME: iop_wu_vc_err_fr_iocmd
        WIDTH: 1
      - &77
        DESCRIPTION: |-
          For native HSU IOP, WU returned by IOP can only be sent to Req or WU-L VC in SN;
                                       For HUE-version HSU IOP, WU returned by IOP can only be sent to Req VC in SN;
          
                                       This bit is for WU generated from CMP forwarded to IOP;
          
                                       Reserved for PC or NU version DMA. 
        NAME: iop_wu_vc_err_fr_cmp
        WIDTH: 1
      - &78
        DESCRIPTION: CMP command list error received from DPH
        NAME: cmp_dph_cmd_lst_err
        WIDTH: 1
      - &79
        DESCRIPTION: CMP command list contains two or more WUs
        NAME: cmp_cmd_lst_mult_wu_err
        WIDTH: 1
      - &80
        DESCRIPTION: CMP error
        NAME: cmp_other_err
        WIDTH: 1
      - &81
        DESCRIPTION: CMP command unknown
        NAME: cmp_cmd_unknown
        WIDTH: 1
      - &82
        DESCRIPTION: CMP duplicate done indication seen from STR
        NAME: cmp_duplicate_done
        WIDTH: 1
      - &83
        DESCRIPTION: CMP write response error seen from DMI
        NAME: cmp_wrsp_err
        WIDTH: 1
      - &84
        DESCRIPTION: CMP LSN Message sent on invalid VC1
        NAME: cmp_lsn_vc_err
        WIDTH: 1
      - &85
        DESCRIPTION: DMI DPH unknown read request
        NAME: dmi_dph_rd_arb_err
        WIDTH: 1
      - &86
        DESCRIPTION: DMI IOP unknown read request
        NAME: dmi_iop_rd_arb_err
        WIDTH: 1
      - &87
        DESCRIPTION: DMI ACC unknown read request
        NAME: dmi_acc_rd_arb_err
        WIDTH: 1
      - &88
        DESCRIPTION: DMI GTR unknown read request
        NAME: dmi_gtr_rd_arb_err
        WIDTH: 1
      - &89
        DESCRIPTION: DMI CMP unknown LSN request
        NAME: dmi_cmp_rd_arb_err
        WIDTH: 1
      - &90
        DESCRIPTION: DMI STR unknown write request
        NAME: dmi_str_wr_arb_err
        WIDTH: 1
      - &91
        DESCRIPTION: DMI CMP unknown write request
        NAME: dmi_cmp_wr_arb_err
        WIDTH: 1
      - &92
        DESCRIPTION: DMI LDN unknown read response
        NAME: dmi_ldn_rrsp_arb_err
        WIDTH: 1
      - &93
        DESCRIPTION: DMI AXM unknown read response
        NAME: dmi_axm_rrsp_arb_err
        WIDTH: 1
      - &94
        DESCRIPTION: DMI PCIE unknown read response
        NAME: dmi_pcie_rrsp_arb_err
        WIDTH: 1
      - &95
        DESCRIPTION: DMI LSN unknown write response
        NAME: dmi_lsn_wrsp_arb_err
        WIDTH: 1
      - &96
        DESCRIPTION: DMI AXM unknown write response
        NAME: dmi_axm_wrsp_arb_err
        WIDTH: 1
      - &97
        DESCRIPTION: DMI PCIE unknown write response
        NAME: dmi_pcie_wrsp_arb_err
        WIDTH: 1
      - &98
        DESCRIPTION: DMI LSN error received
        NAME: dmi_rcvd_lsn_err
        WIDTH: 1
      - &99
        DESCRIPTION: DMI LSN non-write response received
        NAME: dmi_rcvd_lsn_non_wr_rsp_err
        WIDTH: 1
      - &100
        DESCRIPTION: DMI LDN error received
        NAME: dmi_rcvd_ldn_err
        WIDTH: 1
      - &101
        DESCRIPTION: DMI LDN write request received
        NAME: dmi_rcvd_ldn_wr_req_err
        WIDTH: 1
      - &102
        DESCRIPTION: DPH WU Queue FIFO  Memory Single Bit ECC Error
        NAME: dph_wuq_mem_serr
        WIDTH: 1
      - &103
        DESCRIPTION: DPH Thread   FIFO  Memory Single Bit ECC Error
        NAME: dph_thd_fifo_mem_serr
        WIDTH: 1
      - &104
        DESCRIPTION: 'DPH CMD Reorder Buffer Memory Single Bit ECC Error - Bank0'
        NAME: dph_rord_buf0_mem_serr
        WIDTH: 1
      - &105
        DESCRIPTION: 'DPH CMD Reorder Buffer Memory Single Bit ECC Error - Bank1'
        NAME: dph_rord_buf1_mem_serr
        WIDTH: 1
      - &106
        DESCRIPTION: GTR Command  FIFO  Memory Single Bit ECC Error
        NAME: gtr_cmd_fifo_mem_serr
        WIDTH: 1
      - &107
        DESCRIPTION: 'GTR Data Reorder Buffer Memory Single Bit ECC Error - Bank0'
        NAME: gtr_rord_buf0_mem_serr
        WIDTH: 1
      - &108
        DESCRIPTION: 'GTR Data Reorder Buffer Memory Single Bit ECC Error - Bank1'
        NAME: gtr_rord_buf1_mem_serr
        WIDTH: 1
      - &109
        DESCRIPTION: GTR HSU F1 Data Reorder Buffer Memory Single Bit ECC Error
        NAME: gtr_hsu_f1_rord_buf_mem_serr
        WIDTH: 1
      - &110
        DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Memory Single Bit ECC Error
        NAME: gtr_hsu_pcie_rord_buf_mem_serr
        WIDTH: 1
      - &111
        DESCRIPTION: GTR HSU PCIE Data Reorder Buffer Next Pointer Memory Single Bit ECC Error
        NAME: gtr_hsu_pcie_rord_buf_nxtptr_mem_serr
        WIDTH: 1
      - &112
        DESCRIPTION: 'GTR HSU Tag Queue Buffer Memory Multiple Bit ECC Error '
        NAME: gtr_hsu_tag_queue_buf_mem_serr
        WIDTH: 1
      - &113
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr0_mem_serr
        WIDTH: 1
      - &114
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr1_mem_serr
        WIDTH: 1
      - &115
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr2_mem_serr
        WIDTH: 1
      - &116
        DESCRIPTION: GTR HSU Tag Queue Next Pointer Memory Multiple Bit ECC Error
        NAME: gtr_hsu_tag_queue_next_ptr3_mem_serr
        WIDTH: 1
      - &117
        DESCRIPTION: STR Command Memory Single Bit ECC Error
        NAME: str_cmd_mem_serr
        WIDTH: 1
      - &118
        DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
        NAME: str_next_ptr0_mem_serr
        WIDTH: 1
      - &119
        DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
        NAME: str_next_ptr1_mem_serr
        WIDTH: 1
      - &120
        DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
        NAME: str_next_ptr2_mem_serr
        WIDTH: 1
      - &121
        DESCRIPTION: STR Next Pointer Memory Single Bit ECC Error
        NAME: str_next_ptr3_mem_serr
        WIDTH: 1
      - &122
        DESCRIPTION: STR AES Data Fifo Memory Single Bit ECC Error
        NAME: str_aes_data_fifo_mem_serr
        WIDTH: 1
      - &123
        DESCRIPTION: STR SHA Data Fifo Memory Single Bit ECC Error
        NAME: str_sha_data_fifo_mem_serr
        WIDTH: 1
      - &124
        DESCRIPTION: STR Store&Fwd Buffer Memory Single Bit ECC Error
        NAME: str_snf_buf_mem_serr
        WIDTH: 1
      - &125
        DESCRIPTION: CMP Command Memory Single Bit ECC Error
        NAME: cmp_cmd_mem_serr
        WIDTH: 1
      - &126
        DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
        NAME: cmp_next_ptr0_mem_serr
        WIDTH: 1
      - &127
        DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
        NAME: cmp_next_ptr1_mem_serr
        WIDTH: 1
      - &128
        DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
        NAME: cmp_next_ptr2_mem_serr
        WIDTH: 1
      - &129
        DESCRIPTION: CMP Next Pointer Memory Single Bit ECC Error
        NAME: cmp_next_ptr3_mem_serr
        WIDTH: 1
      - &130
        DESCRIPTION: IOP Command Memory Single Bit ECC Error
        NAME: iop_cmd_mem_serr
        WIDTH: 1
      - &131
        DESCRIPTION: IOP Reorder Memory Bank0 Single Bit ECC Error
        NAME: iop_rord_bank0_mem_serr
        WIDTH: 1
      - &132
        DESCRIPTION: IOP Reorder Memory Bank1 Single Bit ECC Error
        NAME: iop_rord_bank1_mem_serr
        WIDTH: 1
      - &133
        DESCRIPTION: IOP Reorder Memory Bank2 Single Bit ECC Error
        NAME: iop_rord_bank2_mem_serr
        WIDTH: 1
      - &134
        DESCRIPTION: IOP Req Memory Bank0 Single Bit ECC Error
        NAME: iop_req_bank0_mem_serr
        WIDTH: 1
      - &135
        DESCRIPTION: IOP Req Memory Bank1 Single Bit ECC Error
        NAME: iop_req_bank1_mem_serr
        WIDTH: 1
    NAME: dma_nu_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
    NAME: dma_nu_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
    NAME: dma_nu_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
    NAME: dma_nu_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
    NAME: dma_nu_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &136
        DESCRIPTION: OPR error received
        NAME: opr_thd0_err_rcvd
        WIDTH: 1
      - &137
        DESCRIPTION: OPR error received
        NAME: opr_thd1_err_rcvd
        WIDTH: 1
      - &138
        DESCRIPTION: OPR error received
        NAME: opr_thd2_err_rcvd
        WIDTH: 1
      - &139
        DESCRIPTION: OPR error received
        NAME: opr_thd3_err_rcvd
        WIDTH: 1
      - &140
        DESCRIPTION: OPR error received
        NAME: opr_thd4_err_rcvd
        WIDTH: 1
      - &141
        DESCRIPTION: OPR error received
        NAME: opr_thd5_err_rcvd
        WIDTH: 1
      - &142
        DESCRIPTION: OPR error received
        NAME: opr_thd6_err_rcvd
        WIDTH: 1
      - &143
        DESCRIPTION: OPR error received
        NAME: opr_thd7_err_rcvd
        WIDTH: 1
      - &144
        DESCRIPTION: OPR error received
        NAME: opr_thd8_err_rcvd
        WIDTH: 1
      - &145
        DESCRIPTION: OPR error received
        NAME: opr_thd9_err_rcvd
        WIDTH: 1
      - &146
        DESCRIPTION: OPR error received
        NAME: opr_thd10_err_rcvd
        WIDTH: 1
      - &147
        DESCRIPTION: OPR error received
        NAME: opr_thd11_err_rcvd
        WIDTH: 1
      - &148
        DESCRIPTION: OPR error received
        NAME: opr_thd12_err_rcvd
        WIDTH: 1
      - &149
        DESCRIPTION: OPR error received
        NAME: opr_thd13_err_rcvd
        WIDTH: 1
      - &150
        DESCRIPTION: OPR error received
        NAME: opr_thd14_err_rcvd
        WIDTH: 1
      - &151
        DESCRIPTION: OPR error received
        NAME: opr_thd15_err_rcvd
        WIDTH: 1
      - &152
        DESCRIPTION: OPR command error
        NAME: opr_thd0_cmd_err
        WIDTH: 1
      - &153
        DESCRIPTION: OPR command error
        NAME: opr_thd1_cmd_err
        WIDTH: 1
      - &154
        DESCRIPTION: OPR command error
        NAME: opr_thd2_cmd_err
        WIDTH: 1
      - &155
        DESCRIPTION: OPR command error
        NAME: opr_thd3_cmd_err
        WIDTH: 1
      - &156
        DESCRIPTION: OPR command error
        NAME: opr_thd4_cmd_err
        WIDTH: 1
      - &157
        DESCRIPTION: OPR command error
        NAME: opr_thd5_cmd_err
        WIDTH: 1
      - &158
        DESCRIPTION: OPR command error
        NAME: opr_thd6_cmd_err
        WIDTH: 1
      - &159
        DESCRIPTION: OPR command error
        NAME: opr_thd7_cmd_err
        WIDTH: 1
      - &160
        DESCRIPTION: OPR command error
        NAME: opr_thd8_cmd_err
        WIDTH: 1
      - &161
        DESCRIPTION: OPR command error
        NAME: opr_thd9_cmd_err
        WIDTH: 1
      - &162
        DESCRIPTION: OPR command error
        NAME: opr_thd10_cmd_err
        WIDTH: 1
      - &163
        DESCRIPTION: OPR command error
        NAME: opr_thd11_cmd_err
        WIDTH: 1
      - &164
        DESCRIPTION: OPR command error
        NAME: opr_thd12_cmd_err
        WIDTH: 1
      - &165
        DESCRIPTION: OPR command error
        NAME: opr_thd13_cmd_err
        WIDTH: 1
      - &166
        DESCRIPTION: OPR command error
        NAME: opr_thd14_cmd_err
        WIDTH: 1
      - &167
        DESCRIPTION: OPR command error
        NAME: opr_thd15_cmd_err
        WIDTH: 1
    NAME: dma_nu_opr_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
    NAME: dma_nu_opr_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
    NAME: dma_nu_opr_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
    NAME: dma_nu_opr_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
    NAME: dma_nu_opr_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &168
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err0
        WIDTH: 1
      - &169
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err0
        WIDTH: 1
      - &170
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err0
        WIDTH: 1
      - &171
        DESCRIPTION: Encoding error
        NAME: encoding_err0
        WIDTH: 1
      - &172
        DESCRIPTION: Force free condition hit
        NAME: force_free_err0
        WIDTH: 1
      - &173
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err1
        WIDTH: 1
      - &174
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err1
        WIDTH: 1
      - &175
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err1
        WIDTH: 1
      - &176
        DESCRIPTION: Encoding error
        NAME: encoding_err1
        WIDTH: 1
      - &177
        DESCRIPTION: Force free condition hit
        NAME: force_free_err1
        WIDTH: 1
      - &178
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err2
        WIDTH: 1
      - &179
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err2
        WIDTH: 1
      - &180
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err2
        WIDTH: 1
      - &181
        DESCRIPTION: Encoding error
        NAME: encoding_err2
        WIDTH: 1
      - &182
        DESCRIPTION: Force free condition hit
        NAME: force_free_err2
        WIDTH: 1
      - &183
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err3
        WIDTH: 1
      - &184
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err3
        WIDTH: 1
      - &185
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err3
        WIDTH: 1
      - &186
        DESCRIPTION: Encoding error
        NAME: encoding_err3
        WIDTH: 1
      - &187
        DESCRIPTION: Force free condition hit
        NAME: force_free_err3
        WIDTH: 1
      - &188
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err4
        WIDTH: 1
      - &189
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err4
        WIDTH: 1
      - &190
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err4
        WIDTH: 1
      - &191
        DESCRIPTION: Encoding error
        NAME: encoding_err4
        WIDTH: 1
      - &192
        DESCRIPTION: Force free condition hit
        NAME: force_free_err4
        WIDTH: 1
      - &193
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err5
        WIDTH: 1
      - &194
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err5
        WIDTH: 1
      - &195
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err5
        WIDTH: 1
      - &196
        DESCRIPTION: Encoding error
        NAME: encoding_err5
        WIDTH: 1
      - &197
        DESCRIPTION: Force free condition hit
        NAME: force_free_err5
        WIDTH: 1
      - &198
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err6
        WIDTH: 1
      - &199
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err6
        WIDTH: 1
      - &200
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err6
        WIDTH: 1
      - &201
        DESCRIPTION: Encoding error
        NAME: encoding_err6
        WIDTH: 1
      - &202
        DESCRIPTION: Force free condition hit
        NAME: force_free_err6
        WIDTH: 1
      - &203
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err7
        WIDTH: 1
      - &204
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err7
        WIDTH: 1
      - &205
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err7
        WIDTH: 1
      - &206
        DESCRIPTION: Encoding error
        NAME: encoding_err7
        WIDTH: 1
      - &207
        DESCRIPTION: Force free condition hit
        NAME: force_free_err7
        WIDTH: 1
    NAME: dma_nu_str_non_fatal0_intr_cause
  - ATTR: 512
    FLDLST:
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
    NAME: dma_nu_str_non_fatal0_intr_stat
  - ATTR: 1024
    FLDLST:
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
    NAME: dma_nu_str_non_fatal0_intr_mask
  - ATTR: 2048
    FLDLST:
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
    NAME: dma_nu_str_non_fatal0_intr_bset
  - ATTR: 4096
    FLDLST:
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
    NAME: dma_nu_str_non_fatal0_intr_bclr
  - ATTR: 256
    FLDLST:
      - &208
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err8
        WIDTH: 1
      - &209
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err8
        WIDTH: 1
      - &210
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err8
        WIDTH: 1
      - &211
        DESCRIPTION: Encoding error
        NAME: encoding_err8
        WIDTH: 1
      - &212
        DESCRIPTION: Force free condition hit
        NAME: force_free_err8
        WIDTH: 1
      - &213
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err9
        WIDTH: 1
      - &214
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err9
        WIDTH: 1
      - &215
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err9
        WIDTH: 1
      - &216
        DESCRIPTION: Encoding error
        NAME: encoding_err9
        WIDTH: 1
      - &217
        DESCRIPTION: Force free condition hit
        NAME: force_free_err9
        WIDTH: 1
      - &218
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err10
        WIDTH: 1
      - &219
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err10
        WIDTH: 1
      - &220
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err10
        WIDTH: 1
      - &221
        DESCRIPTION: Encoding error
        NAME: encoding_err10
        WIDTH: 1
      - &222
        DESCRIPTION: Force free condition hit
        NAME: force_free_err10
        WIDTH: 1
      - &223
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err11
        WIDTH: 1
      - &224
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err11
        WIDTH: 1
      - &225
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err11
        WIDTH: 1
      - &226
        DESCRIPTION: Encoding error
        NAME: encoding_err11
        WIDTH: 1
      - &227
        DESCRIPTION: Force free condition hit
        NAME: force_free_err11
        WIDTH: 1
      - &228
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err12
        WIDTH: 1
      - &229
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err12
        WIDTH: 1
      - &230
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err12
        WIDTH: 1
      - &231
        DESCRIPTION: Encoding error
        NAME: encoding_err12
        WIDTH: 1
      - &232
        DESCRIPTION: Force free condition hit
        NAME: force_free_err12
        WIDTH: 1
      - &233
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err13
        WIDTH: 1
      - &234
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err13
        WIDTH: 1
      - &235
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err13
        WIDTH: 1
      - &236
        DESCRIPTION: Encoding error
        NAME: encoding_err13
        WIDTH: 1
      - &237
        DESCRIPTION: Force free condition hit
        NAME: force_free_err13
        WIDTH: 1
      - &238
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err14
        WIDTH: 1
      - &239
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err14
        WIDTH: 1
      - &240
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err14
        WIDTH: 1
      - &241
        DESCRIPTION: Encoding error
        NAME: encoding_err14
        WIDTH: 1
      - &242
        DESCRIPTION: Force free condition hit
        NAME: force_free_err14
        WIDTH: 1
      - &243
        DESCRIPTION: 'Unsupported TGT,TYPE combo'
        NAME: unsupported_tgt_type_err15
        WIDTH: 1
      - &244
        DESCRIPTION: Error in incoming cmdFifo transaction
        NAME: cmd_ff_err15
        WIDTH: 1
      - &245
        DESCRIPTION: Error in incoming dataFifo transaction
        NAME: data_ff_err15
        WIDTH: 1
      - &246
        DESCRIPTION: Encoding error
        NAME: encoding_err15
        WIDTH: 1
      - &247
        DESCRIPTION: Force free condition hit
        NAME: force_free_err15
        WIDTH: 1
    NAME: dma_nu_str_non_fatal1_intr_cause
  - ATTR: 512
    FLDLST:
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
      - *243
      - *244
      - *245
      - *246
      - *247
    NAME: dma_nu_str_non_fatal1_intr_stat
  - ATTR: 1024
    FLDLST:
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
      - *243
      - *244
      - *245
      - *246
      - *247
    NAME: dma_nu_str_non_fatal1_intr_mask
  - ATTR: 2048
    FLDLST:
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
      - *243
      - *244
      - *245
      - *246
      - *247
    NAME: dma_nu_str_non_fatal1_intr_bset
  - ATTR: 4096
    FLDLST:
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
      - *214
      - *215
      - *216
      - *217
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
      - *243
      - *244
      - *245
      - *246
      - *247
    NAME: dma_nu_str_non_fatal1_intr_bclr
  - ATTR: 256
    FLDLST:
      - &248
        DESCRIPTION: Error in Write Resp
        NAME: wr_resp_err
        WIDTH: 1
      - &249
        DESCRIPTION: Error in PCIe Write Resp
        NAME: pcie_wr_resp_err
        WIDTH: 1
      - &250
        DESCRIPTION: Timeout condition hit
        NAME: timeout_err
        WIDTH: 1
      - &251
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush0
        WIDTH: 1
      - &252
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush0
        WIDTH: 1
      - &253
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush0
        WIDTH: 1
      - &254
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush1
        WIDTH: 1
      - &255
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush1
        WIDTH: 1
      - &256
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush1
        WIDTH: 1
      - &257
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush2
        WIDTH: 1
      - &258
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush2
        WIDTH: 1
      - &259
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush2
        WIDTH: 1
      - &260
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush3
        WIDTH: 1
      - &261
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush3
        WIDTH: 1
      - &262
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush3
        WIDTH: 1
      - &263
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush4
        WIDTH: 1
      - &264
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush4
        WIDTH: 1
      - &265
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush4
        WIDTH: 1
      - &266
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush5
        WIDTH: 1
      - &267
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush5
        WIDTH: 1
      - &268
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush5
        WIDTH: 1
      - &269
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush6
        WIDTH: 1
      - &270
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush6
        WIDTH: 1
      - &271
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush6
        WIDTH: 1
      - &272
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush7
        WIDTH: 1
      - &273
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush7
        WIDTH: 1
      - &274
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush7
        WIDTH: 1
      - &275
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush8
        WIDTH: 1
      - &276
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush8
        WIDTH: 1
      - &277
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush8
        WIDTH: 1
      - &278
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush9
        WIDTH: 1
      - &279
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush9
        WIDTH: 1
      - &280
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush9
        WIDTH: 1
      - &281
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush10
        WIDTH: 1
      - &282
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush10
        WIDTH: 1
      - &283
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush10
        WIDTH: 1
      - &284
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush11
        WIDTH: 1
      - &285
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush11
        WIDTH: 1
      - &286
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush11
        WIDTH: 1
      - &287
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush12
        WIDTH: 1
      - &288
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush12
        WIDTH: 1
      - &289
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush12
        WIDTH: 1
      - &290
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush13
        WIDTH: 1
      - &291
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush13
        WIDTH: 1
      - &292
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush13
        WIDTH: 1
      - &293
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush14
        WIDTH: 1
      - &294
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush14
        WIDTH: 1
      - &295
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush14
        WIDTH: 1
      - &296
        DESCRIPTION: STR WR FSM state entered data flush state
        NAME: str_state_is_data_flush15
        WIDTH: 1
      - &297
        DESCRIPTION: STR WR FSM state entered cmd flush state
        NAME: str_state_is_cmd_flush15
        WIDTH: 1
      - &298
        DESCRIPTION: STR WR FSM state entered cmd_data flush state
        NAME: str_state_is_cmd_data_flush15
        WIDTH: 1
    NAME: dma_nu_str_non_fatal2_intr_cause
  - ATTR: 512
    FLDLST:
      - *248
      - *249
      - *250
      - *251
      - *252
      - *253
      - *254
      - *255
      - *256
      - *257
      - *258
      - *259
      - *260
      - *261
      - *262
      - *263
      - *264
      - *265
      - *266
      - *267
      - *268
      - *269
      - *270
      - *271
      - *272
      - *273
      - *274
      - *275
      - *276
      - *277
      - *278
      - *279
      - *280
      - *281
      - *282
      - *283
      - *284
      - *285
      - *286
      - *287
      - *288
      - *289
      - *290
      - *291
      - *292
      - *293
      - *294
      - *295
      - *296
      - *297
      - *298
    NAME: dma_nu_str_non_fatal2_intr_stat
  - ATTR: 1024
    FLDLST:
      - *248
      - *249
      - *250
      - *251
      - *252
      - *253
      - *254
      - *255
      - *256
      - *257
      - *258
      - *259
      - *260
      - *261
      - *262
      - *263
      - *264
      - *265
      - *266
      - *267
      - *268
      - *269
      - *270
      - *271
      - *272
      - *273
      - *274
      - *275
      - *276
      - *277
      - *278
      - *279
      - *280
      - *281
      - *282
      - *283
      - *284
      - *285
      - *286
      - *287
      - *288
      - *289
      - *290
      - *291
      - *292
      - *293
      - *294
      - *295
      - *296
      - *297
      - *298
    NAME: dma_nu_str_non_fatal2_intr_mask
  - ATTR: 2048
    FLDLST:
      - *248
      - *249
      - *250
      - *251
      - *252
      - *253
      - *254
      - *255
      - *256
      - *257
      - *258
      - *259
      - *260
      - *261
      - *262
      - *263
      - *264
      - *265
      - *266
      - *267
      - *268
      - *269
      - *270
      - *271
      - *272
      - *273
      - *274
      - *275
      - *276
      - *277
      - *278
      - *279
      - *280
      - *281
      - *282
      - *283
      - *284
      - *285
      - *286
      - *287
      - *288
      - *289
      - *290
      - *291
      - *292
      - *293
      - *294
      - *295
      - *296
      - *297
      - *298
    NAME: dma_nu_str_non_fatal2_intr_bset
  - ATTR: 4096
    FLDLST:
      - *248
      - *249
      - *250
      - *251
      - *252
      - *253
      - *254
      - *255
      - *256
      - *257
      - *258
      - *259
      - *260
      - *261
      - *262
      - *263
      - *264
      - *265
      - *266
      - *267
      - *268
      - *269
      - *270
      - *271
      - *272
      - *273
      - *274
      - *275
      - *276
      - *277
      - *278
      - *279
      - *280
      - *281
      - *282
      - *283
      - *284
      - *285
      - *286
      - *287
      - *288
      - *289
      - *290
      - *291
      - *292
      - *293
      - *294
      - *295
      - *296
      - *297
      - *298
    NAME: dma_nu_str_non_fatal2_intr_bclr
  - ATTR: 9
    DESCRIPTION: Features
    FLDLST:
      - ATTR: 1
        DEFAULT: 255
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 2
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: dma_nu_features
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: dma_nu_spare_pio
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: dma_nu_scratchpad
  - ATTR: 5
    DESCRIPTION: DMA FLA Ring Module ID
    FLDLST:
      - DEFAULT: 68
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: dma_nu_fla_ring_module_id_cfg
    TEST_ATTR: 3
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Config '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Enables mapping of addr to INS. INS is used to indicate memory type
        NAME: addr_to_ins_en
        WIDTH: 1
    NAME: dma_nu_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Read Tag Config '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Minimum tag value for dispatch stage. Set to 0 for normal applications.
        NAME: dph_tag_min
        WIDTH: 8
      - DEFAULT: 63
        DESCRIPTION: 'Maximum tag for dispatch stage. The max legal value is 63 for PC DMA, 79 for NU DMA'
        NAME: dph_tag_max
        WIDTH: 8
      - DEFAULT: 192
        DESCRIPTION: |-
          Minimum tag for gather stage. 
                                        In PC mode, the recommended value ranges from 64~255. 
                                        In NU mode, the recommended value ranges from 96~511.
                                        In HSU mode, the recommended value ranges from 256~511.
                                        In HUE mode, the recommended value ranges from 192~511. 
        NAME: gtr_tag_min
        WIDTH: 9
      - DEFAULT: 255
        DESCRIPTION: |-
          Maximum tag for gather stage.
                                        In PC mode, the recommended value ranges from 64~255. 
                                        In NU mode, the recommended value ranges from 96~511.
                                        In HSU mode, the recommended value ranges from 256~511.
                                        In HUE mode, the recommended value ranges from 192~511.
                                        And tag_max should be >= tag_min. 
        NAME: gtr_tag_max
        WIDTH: 9
    NAME: dma_nu_f1_rd_tag_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA LID Config '
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: lid value used by dispatch. shared with IOP in HSU mode
        NAME: min_lid
        WIDTH: 5
      - DEFAULT: 3
        DESCRIPTION: lid value used by gather
        NAME: max_lid
        WIDTH: 5
    NAME: dma_nu_lid_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Request Limit Config '
    FLDLST:
      - DEFAULT: 64
        DESCRIPTION: bm outstanding read request limit
        NAME: bm_rd_limit
        WIDTH: 9
      - DEFAULT: 255
        DESCRIPTION: hbm outstanding read request limit
        NAME: hbm_rd_limit
        WIDTH: 9
      - DEFAULT: 64
        DESCRIPTION: ddr outstanding read request limit
        NAME: ddr_rd_limit
        WIDTH: 9
      - DEFAULT: 64
        DESCRIPTION: coherent memory outstanding read request limit
        NAME: coh_rd_limit
        WIDTH: 9
    NAME: dma_nu_req_limit_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Rate Limit Config '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: bm request rate limit
        NAME: bm_rate_limit
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: hbm request rate limit
        NAME: hbm_rate_limit
        WIDTH: 8
      - DEFAULT: 8
        DESCRIPTION: ddr request rate limit
        NAME: ddr_rate_limit
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: coherent memory rate limit
        NAME: coh_rate_limit
        WIDTH: 8
    NAME: dma_nu_rate_limit_cfg
  - ATTR: 5
    DESCRIPTION: DMA CMP Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Enables message opcode to determine whether or not the message is a WU rather than INS of the command
        NAME: wu_map_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Bitmap to indicate which opcodes are WUs. Used by CMP to know when to return/consume WU credit
        NAME: wu_opcodes
        WIDTH: 32
    NAME: dma_nu_cmp_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Resource Allocation Config Done '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          After software configures the Dispatcher tag allocation and each thread command buffer min/max allocations, set this bit to high to indicate 
                                            hardware the configuration of allocation is done. After seeing the rising edge of this event, the hardward will sample all 
                                            the relevant configuraiton registers and trigger the freepool calculation as well as FreeBitMacro (FBM) initialization. 
                                            Software needs to check FBM init_done register before starting the DMA traffic.
                                            Note: the scatter and completion block command buffer allocator are inside the dispatch block. Setting this bit will also trigger dispatch block to 
                                            calculate the freepool counters for scatter and completion command buffers. 
                                           
        NAME: dph_alloc_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          After software configures the Gather F1 tag space allocation and each thread tag min/max allocations, set this bit to high to indicate 
                                            hardware the configuration of F1 Tag allocation is done. After seeing the rising edge of this event, the hardward will sample all 
                                            the relevant configuraiton registers and trigger the tag freepool calcuation as well as FreeBitMacro (FBM) initialization. 
                                            Software needs to check F1 FBM init_done register before starting the DMA traffic. 
                                           
        NAME: gtr_f1_tag_alloc_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          After software configures the Scatter F1 tag space allocation, set this bit to high to indicate 
                                            hardware the configuration of F1 Tag allocation is done. After seeing the rising edge of this event, the hardward will sample all 
                                            the relevant configuraiton registers and trigger the FreeBitMacro (FBM) initialization. 
                                            Software needs to check F1 FBM init_done register before starting the DMA traffic. 
                                           
        NAME: str_init_tag_trigger
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          After software configures the Complete F1 tag space allocation, set this bit to high to indicate 
                                            hardware the configuration of F1 Tag allocation is done. After seeing the rising edge of this event, the hardward will sample all 
                                            the relevant configuraiton registers and trigger the FreeBitMacro (FBM) initialization. 
                                            Software needs to check F1 FBM init_done register before starting the DMA traffic. 
                                           
        NAME: cmp_init_tag_trigger
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Trigger to load new snx remote credit value. Should only be used before traffic is sent '
        NAME: dmi_remote_crd_init_trigger
        WIDTH: 1
    NAME: dma_nu_alloc_cfg_done
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DMA Initialization Status '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Dispatcher FBM init is done '
        NAME: dph_fbm_init_done
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Gather F1 Tag FBM init is done '
        NAME: gtr_f1_tag_fbm_init_done
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: ' Complete Stage FBM init is done '
        NAME: cmp_ll_fbm_init_done
        WIDTH: 1
    NAME: dma_nu_init_status
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Dispatch Command Rorder Buffer Configuration'
    FLDLST:
      - DEFAULT: 9
        DESCRIPTION: |-
          In order to keep the fairness for large cmdlist requests among different threads, the dph cmd rord buffer will 
                                            only do the thread arbitration, when having at least the min_num entires available. Unit 64B. Set to 9 for normal applications
        NAME: min_num
        WIDTH: 7
    NAME: dma_nu_dph_cmd_buf_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Scatter/Gather Command Buffer Allocation '
    FLDLST:
      - DEFAULT: 768
        DESCRIPTION: 'The cmp cmd buffer size, unit 16B. For normal application, use default value'
        NAME: cmp_buf_size
        WIDTH: 10
    NAME: dma_nu_stage_buf_alloc
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' Per-Thread configuration information '
    FLDLST:
      - DEFAULT: 9223372036854775808
        DESCRIPTION: |-
          64 bit CSR WU header. 
                                            If the C Flag is set in the command header, the dispatch forwards the CWU from the command list into the completion stage. 
                                            If the flag is not set, or if the command list fetch encounters an error before the CWU is read, the dispatch inserts the 
                                            CSR WU instead into the completion stage. This register is the header part of the CSR WU, the rest (payload) consists of
                                            the first 24B of the request WU.
                         
        NAME: header
        WIDTH: 64
    NAME: dma_nu_dph_csr_wu_header
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current DMA Dispatch command buffer occupancy for each thread
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' The number of allocated dispatch command buffer entries for each thread. '
        NAME: num
        WIDTH: 7
    NAME: dma_nu_dph_cmd_buf_thd_occy
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current DMA Dispatch command buffer total occupancy
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' The number of allocated dispatch command buffer entries. '
        NAME: num
        WIDTH: 7
    NAME: dma_nu_dph_cmd_buf_occy
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current number of DMA Dispatch Tag in used across all Threads
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' The number of outstanding tags. '
        NAME: num
        WIDTH: 7
    NAME: dma_nu_dph_ostd_tag_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current DMA Gather command buffer occupancy for each thread
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' The number of gather commands that are actually stored in gather cmd buffer for each thread. '
        NAME: act_size
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ' The number of estimated gather commands in DPH for each thread. Note: The commands are still in DPH, not store in gather cmd buffer yet. '
        NAME: est_size
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ' act_size + est_size '
        NAME: cur_size
        WIDTH: 9
    NAME: dma_nu_gtr_cmd_buf_thd_occy
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current DMA Completion command buffer occupancy for each thread
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' The number of completion commands that are actually stored in cmplete cmd buffer for each thread. '
        NAME: act_size
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: ' The number of estimated completion commands in DPH for each thread. Note: The commands are still in DPH, not store in complete cmd buffer yet. '
        NAME: est_size
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: ' act_size + est_size '
        NAME: cur_size
        WIDTH: 11
    NAME: dma_nu_cmp_cmd_buf_thd_occy
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Current DMA Completion command buffer total occupancy
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' The total number of completion commands across all threads that are actually stored in complete cmd buffer. '
        NAME: act_size
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: ' The total number of estimated completion commands across all threads that are in DPH. '
        NAME: est_size
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: ' act_size + est_size '
        NAME: cur_size
        WIDTH: 11
    NAME: dma_nu_cmp_cmd_buf_occy
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The number of WUs that DPH received '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dph_enq_wu_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DPH Reorder FIFO Head Entry '
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Valid '
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: eop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: tag
        WIDTH: 7
    NAME: dma_nu_dph_rord_fifo_head
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DPH Interrupt Errored WU Log '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          When any interrupts of dph_cmdlist_oversize, dph_cmdlist_size_eq0, or 
                                            dph_cont_illegal_cmdlist_size fire, the related errored WU is logged in this register.
                                            Note: if mutiple errors, the log register only records the 1st errored WU.
                                            When software clears the corrsponding interrrupts, will re-activate the logging function. 
                                           
        NAME: log
        WIDTH: 256
    NAME: dma_nu_dph_intr_err_wu_log
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DPH Interrupt per-Parser Error Log'
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           9 bits Error information :
                                             bit8 : command framing error, commmand terminates unexpected.   The cmd parser will end current command with err.
                                             bit7 : gtr_cmd_missing, no gather command in cmdlist.      The cmd parser will generate 0B byte gather command with sop/eop/err to Gather block.
                                             bit6 : gtr_eop_missing, gather cmd does not end with EOP.  The cmd parser will generate 0B byte gather command with     eop/err to Gather block.
                                             bit5 : gtr_vld_after_eop, get gather cmd after EOP.        The cmd parser will drop gtr commands after eop sent to Gather block until next WU. 
                                             bit4 : str_cmd_missing, no scatter command in cmdlist.     The cmd parser will generate 0B byte scatter command with sop/eop/err to Scatter block.
                                             bit3 : str_eop_missing, scatter cmd does not end with EOP. The cmd parser will generate 0B byte scatter command with     eop/err to Scatter block.
                                             bit2 : str_vld_after_eop, get scatter cmd after EOP.       The cmd parser will drop str commands after eop sent to Scatter block until next WU. 
                                             bit1 : nu_no_str_cmd, no str command in NU DMA. The command get dropped.
                                             bit0 : no_opr_cmd, The cmd parser should only see GTR/STR/CMP commands, no operation command explicitly in command list.
                                             Note: In HSU DMA, IOP commands are parsed in IOP block, not in DPH. 
                                             Note: if the same error happens multiple times, the log register only record the 1st error.
                                             When software clears the corrsponding interrrupts, will re-activate the logging function. 
                                           
        NAME: log
        WIDTH: 9
    NAME: dma_nu_dph_intr_parser_err_log
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-2
       When DPH command reorder buffer output Error indication asserts, this log register will catch the associated WU information, including 
                                  sgid, slid, cmd_list_ptr[47:6]. The errors can be introduced from three sources: 
                                  1. DMI read responses have error indications;
                                  2. Illegal cmd_list_size in the WU, either 0B or exceed 512B; 
                                  3. Receive mal-format WU from the WU enque interface, such as not enough flits to compose a WU. (Only apply to PC DMA)
                                  Note: if mutiple errors, the log register only records the 1st error.
                                  When software clears the corrsponding interrrupts, will re-activate the logging function.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: The sgid for the associated error WU
        NAME: sgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: The slid for the associated error WU
        NAME: slid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: 'The cmd_list_ptr[47:6] for the associated WU'
        NAME: cmd_list_ptr
        WIDTH: 42
    NAME: dma_nu_dph_intr_rord_err_log
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: DMA DPH to GTR Credit counter
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 64
        DESCRIPTION: ''
        NAME: crd
        WIDTH: 7
    NAME: dma_nu_dph_gtr_thd_crd_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DMA DPH per_thread WU counters
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: wu_cnt
        WIDTH: 36
    NAME: dma_nu_dph_per_thd_wu_cnt
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' Per-Thread configuration information '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: To indicate which f1 tag profile this thread is using
        NAME: tag_prof
        WIDTH: 3
    NAME: dma_nu_gtr_thd_cfg_tab
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA Gather F1 Tag Allocation Config per Thread '
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: The minimum number of F1 read tags per thread
        NAME: min_num
        WIDTH: 9
      - DEFAULT: 8
        DESCRIPTION: The maximum number of F1 read tags per thread
        NAME: max_num
        WIDTH: 9
    NAME: dma_nu_gtr_f1_tag_alloc
  - ATTR: 5
    COUNT: 2
    DESCRIPTION: ' DMA Gather F1 Tag occupancy Color Profile Thresholds '
    FLDLST: &299
      - DEFAULT: 64
        DESCRIPTION: ' Yellow light threshold, less than this value is green light region will use green mask values'
        NAME: yellow_thresh
        WIDTH: 9
      - DEFAULT: 192
        DESCRIPTION: |-2
           Red light threshold, less than this value, and greater than or equal to yellow light 
                                             threshold is yellow light region, will use yellow mask values.
                                             Greater than or equal to red light threshold is red light region, will use red mask values
        NAME: red_thresh
        WIDTH: 9
      - DEFAULT: 0
        DESCRIPTION: ' Green mask off cycles, during mask off cycles, no new read requests from the same thread will be issued by the gather block'
        NAME: green_mask_cycles
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ' Yellow mask off cycles, during mask off cycles, no new read requests from the same thread will be issued by the gather block'
        NAME: yellow_mask_cycles
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ' Red mask off cycles, during mask off cycles, no new read requests from the same thread will be issued by the gather block'
        NAME: red_mask_cycles
        WIDTH: 8
    NAME: dma_nu_gtr_f1_tag_prof_thresh_0
  - ATTR: 5
    COUNT: 2
    DESCRIPTION: ' DMA Gather F1 Tag occupancy Color Profile Thresholds '
    FLDLST: *299
    NAME: dma_nu_gtr_f1_tag_prof_thresh_1
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' DMA Gather to Operator Interface credits '
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: 'Interface Flit credits, must configure to non-zero value for normal function'
        NAME: credit
        WIDTH: 6
    NAME: dma_nu_gtr_opr_credit
    TEST_ATTR: 1
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DMA Gather Global Resource allocation usage across all Threads '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Current number of DMA Gather F1 Tag in used across all Threads. '
        NAME: f1_glb_ostd_tag_cnt
        WIDTH: 9
    NAME: dma_nu_gtr_glb_alloc_status
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DMA Gather Resource allocation usage per Thread '
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'Current number of DMA Gather F1 Tag in used per Thread. '
        NAME: f1_ostd_tag_cnt
        WIDTH: 9
    NAME: dma_nu_gtr_thd_alloc_status
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DMA GTR per_thread Byte counters
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Including 16B operation header of each WU '
        NAME: byte_cnt
        WIDTH: 44
    NAME: dma_nu_gtr_per_thd_byte_cnt
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' GTR Interrupt per-Parser Error Log'
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
           5 bits Error information :
                                             bit4 : not_gtr_cmd,       the parser detects the opcode of incomming cmd is not 2'b00.  The cmd parser will turn this cmd into 0B byte f1 read. 
                                             bit3 : illegal_gtr_cmd,   the parser detects the incomming cmd does not use meaningful TGT/INS/TYPE field. 
                                                                       The cmd parser will turn this cmd into 0B byte f1 read. 
                                             bit2 : len0_gtr_cmd,      the parser detects the incomming cmd is a 0Byte read for GTR Inline Imme command, or a 0Byte read for F1-Stride GTR, 
                                                                       which are reserved commands. The cmd parser will turn this cmd into 0B byte f1 read. 
                                             bit1 : illegal_pcie_ctrl, the parser detects sw config illeage PCI-E controller based on bifurcate_mode from HSU. Only apply to HSU DMA.  
                                             bit0 : no_pcie_cmd,       the parser detects cmdlist has PCI-E gather cmds in PC/NU DMA. Only apply to in PC/NU DMA. 
                                             When software clears the corrsponding interrrupts, will re-activate the logging function.
                                           
        NAME: log
        WIDTH: 5
    NAME: dma_nu_gtr_intr_parser_err_log
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' GTR Reorder FIFO Head Entry '
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Valid '
        NAME: vld
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: is_f1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: eop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: tag
        WIDTH: 9
    NAME: dma_nu_gtr_rord_fifo_head
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Per thread status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of eops in command buffer
        NAME: eop_cnt
        WIDTH: 12
      - DEFAULT: 0
        DESCRIPTION: Number of entries in prefetch fifo
        NAME: prefetch_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: Sop output of prefetch fifo
        NAME: prefetch_sop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Current wuid
        NAME: wuid
        WIDTH: 9
    NAME: dma_nu_cmp_thd_sta
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The number of command lists received by CMP'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_cmp_enq_cmd_lst_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of non-WU SN messages sent by CMP'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_cmp_sn_msgs_sent_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of WUs sent by CMP'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_cmp_wus_sent_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' CMP errors WUs sent '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_cmp_err_wus_sent_cnt
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' CMP WU credits sent '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_cmp_wu_crds_sent_cnt
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: ' DMA DMI Config '
    ENTRIES: 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Value to use for opcode in LSN read req. '
        NAME: rd_opcode
        WIDTH: 5
      - DEFAULT: 24
        DESCRIPTION: ' Snx remote credit value for NU DMA VC0. Should only be changed before traffic is sent '
        NAME: remote_etp_vc0_crd
        WIDTH: 9
      - DEFAULT: 16
        DESCRIPTION: ' Snx remote credit value for NU DMA VC2. Should only be changed before traffic is sent '
        NAME: remote_etp_vc2_crd
        WIDTH: 9
      - DEFAULT: 16
        DESCRIPTION: ' Snx remote credit value for NU DMA VC3. Should only be changed before traffic is sent '
        NAME: remote_etp_vc3_crd
        WIDTH: 9
    NAME: dma_nu_dmi_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Weighted round robin settings for DMI request arbiters
    FLDLST:
      - DEFAULT: 7
        DESCRIPTION: weight for DPH LSN request
        NAME: dph_lsn_req_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: weight for GTR LSN request
        NAME: gtr_lsn_req_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: weight for LSN BM request
        NAME: lsn_bm_req_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: weight for LSN HBM request
        NAME: lsn_hbm_req_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: weight for LSN DDR request
        NAME: lsn_ddr_req_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: weight for LSN coherent request
        NAME: lsn_coh_req_wt
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: weight for LSN CMP request
        NAME: lsn_cmp_req_wt
        WIDTH: 3
    NAME: dma_nu_dmi_req_wrr_cfg
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Average read latency of different memory types
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: average bm latency
        NAME: bm_val
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: average hbm latency
        NAME: hbm_val
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: average ddr latency
        NAME: ddr_val
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: average coh latency
        NAME: coh_val
        WIDTH: 16
    NAME: dma_nu_dmi_rd_latency_sta
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' The total number of F1 read requests and responses'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: req_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: resp_cnt
        WIDTH: 32
    NAME: dma_nu_dmi_bm_read_cnt
    SWA: 1048576
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LSN read request messages sent'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_lsn_bm_rd_reqs_sent_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LDN read response messages received'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_ldn_bm_rd_resps_rcvd_cnt
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' The total number of F1 read requests and responses'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: req_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: resp_cnt
        WIDTH: 32
    NAME: dma_nu_dmi_hbm_read_cnt
    SWA: 1048576
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LSN read request messages sent'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_lsn_hbm_rd_reqs_sent_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LDN read response messages received'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_ldn_hbm_rd_resps_rcvd_cnt
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' The total number of F1 read requests and responses'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: req_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: resp_cnt
        WIDTH: 32
    NAME: dma_nu_dmi_ddr_read_cnt
    SWA: 1048576
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LSN read request messages sent'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_lsn_ddr_rd_reqs_sent_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LDN read response messages received'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_ldn_ddr_rd_resps_rcvd_cnt
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' The total number of F1 read requests and responses'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: req_cnt
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: resp_cnt
        WIDTH: 32
    NAME: dma_nu_dmi_coh_read_cnt
    SWA: 1048576
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LSN read request messages sent'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_lsn_coh_rd_reqs_sent_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LDN read response messages received'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_ldn_coh_rd_resps_rcvd_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ' The total number of LSN non-read messages sent'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cnt
        WIDTH: 36
    NAME: dma_nu_dmi_lsn_other_msgs_sent_cnt
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'DMA DPH Flow Control Status - Sticky Clear on Read'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: GTR Credit Flow Control Status
        NAME: gtr_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI Infc Credit Flow Control Status
        NAME: dmi_infc_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI CM Credit Flow Control Status
        NAME: dmi_cm_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI BM Credit Flow Control Status
        NAME: dmi_bm_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI HBM Credit Flow Control Status
        NAME: dmi_hbm_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI DDR Credit Flow Control Status
        NAME: dmi_ddr_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: F1 FBM Flow Control Status
        NAME: fbm_f1_rdy_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Wu ID FBM Ready Flow Control Status
        NAME: fbm_wuid_rdy_fctrl
        WIDTH: 1
    NAME: dma_nu_dph_flow_ctrl_sta
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: 'DMA DPH Flow Control Status - Sticky Clear on Read'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: OPR Credit Flow Control Status
        NAME: opr_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI Infc Credit Flow Control Status
        NAME: dmi_infc_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI CM Credit Flow Control Status
        NAME: dmi_cm_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI BM Credit Flow Control Status
        NAME: dmi_bm_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI HBM Credit Flow Control Status
        NAME: dmi_hbm_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DMI DDR Credit Flow Control Status
        NAME: dmi_ddr_fctrl
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Scheduler F1 FBM Flow Control Status
        NAME: fbm_f1_rdy_fctrl
        WIDTH: 1
    NAME: dma_nu_gtr_flow_ctrl_sta
    TEST_ATTR: 2
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                        
        NAME: val
        WIDTH: 30
    NAME: dma_nu_sram_log_err0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: dma_nu_sram_log_syndrome0
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: dma_nu_sram_log_addr0
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set when first error is detected
                                            Reset when corresponding interrupt status bit is cleared
                                        
        NAME: val
        WIDTH: 38
    NAME: dma_nu_sram_log_err1
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: dma_nu_sram_log_syndrome1
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 11
    NAME: dma_nu_sram_log_addr1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error to DPH WU Queue memory
        NAME: dph_wuq_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to DPH Thread FIFO memory
        NAME: dph_thd_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to DPH CMD Reorder Buffer0 memory
        NAME: dph_rord_buf0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to DPH CMD Reorder Buffer1 memory
        NAME: dph_rord_buf1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR CMD FIFO memory
        NAME: gtr_cmd_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR DATA Reorder Buffer0 memory
        NAME: gtr_rord_buf0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR DATA Reorder Buffer1 memory
        NAME: gtr_rord_buf1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU F1 DATA Reorder Buffer memory
        NAME: gtr_hsu_f1_rord_buf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU PCIE DATA Reorder Buffer memory
        NAME: gtr_hsu_pcie_rord_buf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU PCIE DATA Reorder Buffer Next Pointer memory
        NAME: gtr_hsu_pcie_rord_buf_nxtptr_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Inject error to GTR HSU Tag Queue Tag memory '
        NAME: gtr_hsu_tag_queue_buf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU Tag Queue Next Pointer memory
        NAME: gtr_hsu_tag_queue_next_ptr0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU Tag Queue Next Pointer memory
        NAME: gtr_hsu_tag_queue_next_ptr1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU Tag Queue Next Pointer memory
        NAME: gtr_hsu_tag_queue_next_ptr2_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to GTR HSU Tag Queue Next Pointer memory
        NAME: gtr_hsu_tag_queue_next_ptr3_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR Command Memory
        NAME: str_cmd_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR Next Pointer Memory
        NAME: str_next_ptr0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR Next Pointer Memory
        NAME: str_next_ptr1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR Next Pointer Memory
        NAME: str_next_ptr2_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR Next Pointer Memory
        NAME: str_next_ptr3_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR AES data fifo memory
        NAME: str_aes_data_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR SHA data fifo memory
        NAME: str_sha_data_fifo_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to STR SnF Buffer memory
        NAME: str_snf_buf_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to CMP Command Memory
        NAME: cmp_cmd_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to CMP Next Pointer Memory
        NAME: cmp_next_ptr0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to CMP Next Pointer Memory
        NAME: cmp_next_ptr1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to CMP Next Pointer Memory
        NAME: cmp_next_ptr2_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to CMP Next Pointer Memory
        NAME: cmp_next_ptr3_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to IOP Command Memory. Only applicable for HSU.
        NAME: iop_cmd_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to IOP Reorder bank0 Memory. Only applicable for HSU.
        NAME: iop_rord_bank0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to IOP Reorder bank1 Memory. Only applicable for HSU.
        NAME: iop_rord_bank1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to IOP Reorder bank2 Memory. Only applicable for HSU.
        NAME: iop_rord_bank2_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to IOP Req bank0 Memory. Only applicable for HSU.
        NAME: iop_req_bank0_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error to IOP Req bank1 Memory. Only applicable for HSU.
        NAME: iop_req_bank1_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error 
        NAME: err_type
        WIDTH: 1
    NAME: dma_nu_mem_err_inj_cfg
  - ATTR: 5
    DESCRIPTION: ' DPH FLA CSR Mux selection. It has 40 fla buses, so needs 6 bit select. '
    FLDLST:
      - DEFAULT: 3
        DESCRIPTION: ' '
        NAME: sel3
        WIDTH: 6
      - DEFAULT: 2
        DESCRIPTION: ' '
        NAME: sel2
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: sel1
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sel0
        WIDTH: 6
    NAME: dma_nu_dph_fla_mux_sel
  - ATTR: 5
    DESCRIPTION: ' GTR FLA CSR Mux selection. It has 30 fla buses, so needs 5 bit select. '
    FLDLST:
      - DEFAULT: 3
        DESCRIPTION: ' '
        NAME: sel3
        WIDTH: 5
      - DEFAULT: 2
        DESCRIPTION: ' '
        NAME: sel2
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: sel1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sel0
        WIDTH: 5
    NAME: dma_nu_gtr_fla_mux_sel
  - ATTR: 5
    DESCRIPTION: ' CMP FLA CSR Mux selection. It has 20 fla buses, so needs 5 bit select. '
    FLDLST:
      - DEFAULT: 3
        DESCRIPTION: ' '
        NAME: sel3
        WIDTH: 5
      - DEFAULT: 2
        DESCRIPTION: ' '
        NAME: sel2
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: sel1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sel0
        WIDTH: 5
    NAME: dma_nu_cmp_fla_mux_sel
  - ATTR: 5
    DESCRIPTION: ' DMI FLA CSR Mux selection. It has 20 fla buses, so needs 5 bit select. '
    FLDLST:
      - DEFAULT: 3
        DESCRIPTION: ' '
        NAME: sel3
        WIDTH: 5
      - DEFAULT: 2
        DESCRIPTION: ' '
        NAME: sel2
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: sel1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sel0
        WIDTH: 5
    NAME: dma_nu_dmi_fla_mux_sel
  - ATTR: 5
    DESCRIPTION: ' IOP FLA CSR Mux selection. It has 15 fla buses, so needs 4 bit select. '
    FLDLST:
      - DEFAULT: 3
        DESCRIPTION: ' '
        NAME: sel3
        WIDTH: 4
      - DEFAULT: 2
        DESCRIPTION: ' '
        NAME: sel2
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: sel1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sel0
        WIDTH: 4
    NAME: dma_nu_iop_fla_mux_sel
  - ATTR: 5
    DESCRIPTION: ' OPR FLA CSR Mux selection. It has 16 fla buses, so needs 4 bit select. '
    FLDLST:
      - DEFAULT: 3
        DESCRIPTION: ' '
        NAME: sel3
        WIDTH: 4
      - DEFAULT: 2
        DESCRIPTION: ' '
        NAME: sel2
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: ' '
        NAME: sel1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: sel0
        WIDTH: 4
    NAME: dma_nu_opr_fla_mux_sel
  - ATTR: 10
    DESCRIPTION: |-2
       DPH FLA observation bus. This bus has 4 sub-buses.
                                  Sub-bus0 [15:0] is controlled by  fla_mux_sel0. 
                                  ..
                                  Sub-bus3 [63:48] is controlled by fla_mux_sel3.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' FLA observation bus '
        NAME: obus
        WIDTH: 64
    NAME: dma_nu_dph_fla_obus
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: |-2
       GTR FLA observation bus. This bus has 4 sub-buses.
                                  Sub-bus0 [15:0]  is controlled by fla_mux_sel0. 
                                  ..
                                  Sub-bus3 [63:48] is controlled by fla_mux_sel3.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' FLA observation bus '
        NAME: obus
        WIDTH: 64
    NAME: dma_nu_gtr_fla_obus
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: |-2
       CMP FLA observation bus. This bus has 4 sub-buses.
                                  Sub-bus0 [15:0]  is controlled by fla_mux_sel0. 
                                  ..
                                  Sub-bus3 [63:48] is controlled by fla_mux_sel3.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' FLA observation bus '
        NAME: obus
        WIDTH: 64
    NAME: dma_nu_cmp_fla_obus
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: |-2
       DMI FLA observation bus. This bus has 4 sub-buses.
                                  Sub-bus0 [15:0]  is controlled by fla_mux_sel0. 
                                  ..
                                  Sub-bus3 [63:48] is controlled by fla_mux_sel3.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' FLA observation bus '
        NAME: obus
        WIDTH: 64
    NAME: dma_nu_dmi_fla_obus
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: |-2
       IOP FLA observation bus. This bus has 4 sub-buses.
                                  Sub-bus0 [15:0]  is controlled by fla_mux_sel0. 
                                  ..
                                  Sub-bus3 [63:48] is controlled by fla_mux_sel3.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' FLA observation bus '
        NAME: obus
        WIDTH: 64
    NAME: dma_nu_iop_fla_obus
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: |-2
       OPR FLA observation bus. This bus has 4 sub-buses.
                                  Sub-bus0 [15:0]  is controlled by fla_mux_sel0. 
                                  ..
                                  Sub-bus3 [63:48] is controlled by fla_mux_sel3.
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' FLA observation bus '
        NAME: obus
        WIDTH: 64
    NAME: dma_nu_opr_fla_obus
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' DPH Reorder Tag Table '
    ENTRIES: 80
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Valid '
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Ready '
        NAME: rdy
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: is_0byte
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: req_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: rsp_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: start_addr
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' 0 means 64B '
        NAME: bytecnt
        WIDTH: 6
    NAME: dma_nu_dph_rord_tag_tab
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: ' GTR F1 Reorder Tag Table '
    ENTRIES: 416
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Valid '
        NAME: vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' Ready '
        NAME: rdy
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: is_0byte
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: req_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: rsp_err
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: req_err_code
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ' '
        NAME: start_addr
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ' 0 means 64B '
        NAME: bytecnt
        WIDTH: 6
    NAME: dma_nu_gtr_f1_rord_tag_tab
XASIZE: 1048576
