# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:20:45 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module dl
# -- Compiling module tb
# ** Error: (vlog-13069) tb.v(20): near "initial": syntax error, unexpected initial.
# End time: 13:20:45 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:21:54 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module dl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:21:54 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 13:21:54 on Sep 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.dl(fast)
# clk=0 d=x q=0 qbar=1 Time=0
# clk=1 d=0 q=0 qbar=1 Time=10
# clk=0 d=1 q=0 qbar=1 Time=20
# clk=1 d=1 q=1 qbar=0 Time=30
# clk=0 d=1 q=1 qbar=0 Time=40
# clk=1 d=1 q=1 qbar=0 Time=50
# clk=0 d=1 q=1 qbar=0 Time=60
# clk=1 d=1 q=1 qbar=0 Time=70
# clk=0 d=0 q=1 qbar=0 Time=80
# clk=1 d=1 q=1 qbar=0 Time=90
# ** Note: $finish    : tb.v(22)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at tb.v line 22
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:22:25 on Sep 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module dl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:22:25 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:22:27 on Sep 09,2025, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 13:22:27 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.dl(fast)
# clk=0 d=x q=0 qbar=1 Time=0
# clk=1 d=0 q=0 qbar=1 Time=10
# clk=0 d=1 q=0 qbar=1 Time=20
# clk=1 d=1 q=1 qbar=0 Time=30
# clk=0 d=1 q=1 qbar=0 Time=40
# clk=1 d=1 q=1 qbar=0 Time=50
# clk=0 d=1 q=1 qbar=0 Time=60
# clk=1 d=1 q=1 qbar=0 Time=70
# clk=0 d=0 q=1 qbar=0 Time=80
# clk=1 d=1 q=1 qbar=0 Time=90
# ** Note: $stop    : tb.v(22)
#    Time: 100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tb.v line 22
# End time: 13:25:37 on Sep 09,2025, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
