INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_doGain_top glbl -prj doGain.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s doGain -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/doGain.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_doGain_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/doGain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doGain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Machine-Learning/vivado_labs/Lab_7/solution1/sim/verilog/doGain_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module doGain_CRTL_BUS_s_axi
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.doGain_CRTL_BUS_s_axi
Compiling module xil_defaultlib.doGain
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1000,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_doGain_top
Compiling module work.glbl
Built simulation snapshot doGain
