
:orphan:

.. _sphx_glr_sg_execution_times:


Computation times
=================
**00:00.000** total execution time for 66 files **from all galleries**:

.. container::

  .. raw:: html

    <style scoped>
    <link href="https://cdnjs.cloudflare.com/ajax/libs/twitter-bootstrap/5.3.0/css/bootstrap.min.css" rel="stylesheet" />
    <link href="https://cdn.datatables.net/1.13.6/css/dataTables.bootstrap5.min.css" rel="stylesheet" />
    </style>
    <script src="https://code.jquery.com/jquery-3.7.0.js"></script>
    <script src="https://cdn.datatables.net/1.13.6/js/jquery.dataTables.min.js"></script>
    <script src="https://cdn.datatables.net/1.13.6/js/dataTables.bootstrap5.min.js"></script>
    <script type="text/javascript" class="init">
    $(document).ready( function () {
        $('table.sg-datatable').DataTable({order: [[1, 'desc']]});
    } );
    </script>

  .. list-table::
   :header-rows: 1
   :class: table table-striped sg-datatable

   * - Example
     - Time
     - Mem (MB)
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_01_automated_initial_placement.py` (``../../examples/OpenFPGA_Floorplanning/01_automated_initial_placement.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_02_dimension_based_floorplan.py` (``../../examples/OpenFPGA_Floorplanning/02_dimension_based_floorplan.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_03_utilization_based_floorplan.py` (``../../examples/OpenFPGA_Floorplanning/03_utilization_based_floorplan.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_04_FloorplanHeterogeneousDesign01.py` (``../../examples/OpenFPGA_Floorplanning/04_FloorplanHeterogeneousDesign01.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_05_HeterogeneousFloorplanAdjust.py` (``../../examples/OpenFPGA_Floorplanning/05_HeterogeneousFloorplanAdjust.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_06_HeteroTiles.py` (``../../examples/OpenFPGA_Floorplanning/06_HeteroTiles.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_floorplanning_07_HeteroTiles.py` (``../../examples/OpenFPGA_Floorplanning/07_HeteroTiles.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_01_fpga_arch_parse.py` (``../../examples/OpenFPGA_basic/01_fpga_arch_parse.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_02_fpga_grid_generation.py` (``../../examples/OpenFPGA_basic/02_fpga_grid_generation.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_03_fpga_basic_elements.py` (``../../examples/OpenFPGA_basic/03_fpga_basic_elements.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_04_fpga_grid_render.py` (``../../examples/OpenFPGA_basic/04_fpga_grid_render.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_05_fpga_instance_name.py` (``../../examples/OpenFPGA_basic/05_fpga_instance_name.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_08_grid_floor_plan_example.py` (``../../examples/OpenFPGA_basic/08_grid_floor_plan_example.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_10_optimize_pins.py` (``../../examples/OpenFPGA_basic/10_optimize_pins.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_12_io_sequence.py` (``../../examples/OpenFPGA_basic/12_io_sequence.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_basic_rename_modules.py` (``../../examples/OpenFPGA_basic/rename_modules.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_01_connection_patterns.py` (``../../examples/OpenFPGA_clock_tree/01_connection_patterns.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_02_create_simple_htree.py` (``../../examples/OpenFPGA_clock_tree/02_create_simple_htree.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_03_create_hybrid_htree.py` (``../../examples/OpenFPGA_clock_tree/03_create_hybrid_htree.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_04_5_adding_buffers_on_clockpath.py` (``../../examples/OpenFPGA_clock_tree/04_5_adding_buffers_on_clockpath.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_04_embed_clock_tree.py` (``../../examples/OpenFPGA_clock_tree/04_embed_clock_tree.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_05_embed_clock_tree_fpga44.py` (``../../examples/OpenFPGA_clock_tree/05_embed_clock_tree_fpga44.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_06_connection_pattern_tie_cell.py` (``../../examples/OpenFPGA_clock_tree/06_connection_pattern_tie_cell.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_06_reset_feedthrough.py` (``../../examples/OpenFPGA_clock_tree/06_reset_feedthrough.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_07_clock_tree_example1.py` (``../../examples/OpenFPGA_clock_tree/07_clock_tree_example1.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_08_clock_tree_example2.py` (``../../examples/OpenFPGA_clock_tree/08_clock_tree_example2.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_09_clock_tree_example3.py` (``../../examples/OpenFPGA_clock_tree/09_clock_tree_example3.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_09_clock_tree_example4.py` (``../../examples/OpenFPGA_clock_tree/09_clock_tree_example4.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_clock_tree_10_6x9_htree.py` (``../../examples/OpenFPGA_clock_tree/10_6x9_htree.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_config_01_create_memory_bank_protocol.py` (``../../examples/OpenFPGA_config/01_create_memory_bank_protocol.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_config_02_fabric_key_generator_ccff.py` (``../../examples/OpenFPGA_config/02_fabric_key_generator_ccff.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_config_configuration_chain.py` (``../../examples/OpenFPGA_config/configuration_chain.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_config_extract_configuration_order.py` (``../../examples/OpenFPGA_config/extract_configuration_order.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_rendering_01_floorplan_rendering.py` (``../../examples/OpenFPGA_rendering/01_floorplan_rendering.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_rendering_01_multi_merge_floorplan.py` (``../../examples/OpenFPGA_rendering/01_multi_merge_floorplan.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_rendering_02_render_routing_box.py` (``../../examples/OpenFPGA_rendering/02_render_routing_box.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_rendering_03_render_edge_routing_box.py` (``../../examples/OpenFPGA_rendering/03_render_edge_routing_box.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_01_netlist_to_graph.py` (``../../examples/OpenFPGA_tiling/01_netlist_to_graph.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_02_switch_partition_01.py` (``../../examples/OpenFPGA_tiling/02_switch_partition_01.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_03_switch_partition_02.py` (``../../examples/OpenFPGA_tiling/03_switch_partition_02.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_04_switch_partition_03.py` (``../../examples/OpenFPGA_tiling/04_switch_partition_03.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_05_module_partition.py` (``../../examples/OpenFPGA_tiling/05_module_partition.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_06_generic_tiling_part1.py` (``../../examples/OpenFPGA_tiling/06_generic_tiling_part1.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_06_generic_tiling_part2.py` (``../../examples/OpenFPGA_tiling/06_generic_tiling_part2.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_07_FloorplanDesign01.py` (``../../examples/OpenFPGA_tiling/07_FloorplanDesign01.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_08_area_optimized_tiles.py` (``../../examples/OpenFPGA_tiling/08_area_optimized_tiles.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_09_tile03_generation.py` (``../../examples/OpenFPGA_tiling/09_tile03_generation.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_10_tile02_tiles.py` (``../../examples/OpenFPGA_tiling/10_tile02_tiles.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_11_memory_bank_protocol.py` (``../../examples/OpenFPGA_tiling/11_memory_bank_protocol.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_12_Hetero_Tile01.py` (``../../examples/OpenFPGA_tiling/12_Hetero_Tile01.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_13_Hetero_Tile01_render.py` (``../../examples/OpenFPGA_tiling/13_Hetero_Tile01_render.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_openfpga_tiling_partitioning_experiments.py` (``../../examples/OpenFPGA_tiling/partitioning_experiments.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_02_display_hierarchical_netlist.py` (``../../examples/basic/02_display_hierarchical_netlist.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_07_multiple_instance_feedthrough.py` (``../../examples/basic/07_multiple_instance_feedthrough.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_09_combine_pins.py` (``../../examples/basic/09_combine_pins.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_10_combine_wires.py` (``../../examples/basic/10_combine_wires.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_11_logging_mesages.py` (``../../examples/basic/11_logging_mesages.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_12_buffer_net.py` (``../../examples/basic/12_buffer_net.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_13_create_parallel_feedthrough.py` (``../../examples/basic/13_create_parallel_feedthrough.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_14_merge_ports.py` (``../../examples/basic/14_merge_ports.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_group_ungroup_cells.py` (``../../examples/basic/group_ungroup_cells.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_merge_instance.py` (``../../examples/basic/merge_instance.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_basic_wire_feedthrough.py` (``../../examples/basic/wire_feedthrough.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_circuit_builder_01_build_mux.py` (``../../examples/circuit_builder/01_build_mux.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_circuit_builder_02_build_register.py` (``../../examples/circuit_builder/02_build_register.py``)
     - 00:00.000
     - 0.0
   * - :ref:`sphx_glr_auto_sdnphy_mib_01_merge_multiple_instances.py` (``../../examples/sdnphy_mib/01_merge_multiple_instances.py``)
     - 00:00.000
     - 0.0
