Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Nov 02 14:54:20 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file m_main_timing_summary_routed.rpt -rpx m_main_timing_summary_routed.rpx
| Design       : m_main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.073        0.000                      0                   35        0.088        0.000                      0                   35        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
w_clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       21.075        0.000                      0                   35        0.175        0.000                      0                   35       12.000        0.000                       0                    38  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  
w_clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         21.073        0.000                      0                   35        0.175        0.000                      0                   35       12.000        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       21.073        0.000                      0                   35        0.088        0.000                      0                   35  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         21.073        0.000                      0                   35        0.088        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.075ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.992ns (28.452%)  route 2.495ns (71.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.547     1.768    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.324     2.092 r  vcnt[6]_i_1/O
                         net (fo=1, routed)           0.565     2.656    vcnt[6]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.085    23.982    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.250    23.732    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.732    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 21.075    

Slack (MET) :             21.544ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.996ns (30.210%)  route 2.301ns (69.790%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.918     2.139    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.328     2.467 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.467    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.085    23.982    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.029    24.011    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.011    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 21.544    

Slack (MET) :             21.548ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.996ns (30.229%)  route 2.299ns (69.771%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.916     2.137    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.328     2.465 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.465    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.085    23.982    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.031    24.013    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.013    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                 21.548    

Slack (MET) :             21.613ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.373%)  route 2.121ns (71.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.651     2.147    p_0_in
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.085    23.965    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    23.760    vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.760    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 21.613    

Slack (MET) :             21.643ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.996ns (29.714%)  route 2.356ns (70.286%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.973     2.194    vcnt[10]_i_4_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.328     2.522 r  vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.522    vcnt[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
                         clock pessimism              0.601    24.170    
                         clock uncertainty           -0.085    24.085    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.079    24.164    vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.164    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 21.643    

Slack (MET) :             21.724ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.872    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.872    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.724ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.872    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.872    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.724ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.872    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.872    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.724ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.085    24.077    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.872    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.872    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.724    

Slack (MET) :             21.738ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.840ns (29.249%)  route 2.032ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.563     2.058    p_0_in
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.085    23.965    
    SLICE_X2Y100         FDRE (Setup_fdre_C_CE)      -0.169    23.796    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.796    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 21.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  vcnt_reg[4]/Q
                         net (fo=5, routed)           0.071    -0.330    vcnt[4]
    SLICE_X3Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.285 r  vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vsync_i_1_n_0
    SLICE_X3Y100         FDSE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X3Y100         FDSE                                         r  vsync_reg/C
                         clock pessimism              0.249    -0.552    
    SLICE_X3Y100         FDSE (Hold_fdse_C_D)         0.092    -0.460    vsync_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.055%)  route 0.345ns (64.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.289    -0.129    vcnt[2]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.045    -0.084 r  vcnt[3]_i_1/O
                         net (fo=1, routed)           0.055    -0.029    vcnt[3]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.060    -0.232    vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  vcnt_reg[6]/Q
                         net (fo=4, routed)           0.084    -0.348    vcnt[6]
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092    -0.467    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.690%)  route 0.117ns (32.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  vcnt_reg[3]/Q
                         net (fo=12, routed)          0.117    -0.300    vcnt[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vcnt[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.445    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.953%)  route 0.445ns (68.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.445     0.044    vcnt[7]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.089 r  vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.089    vcnt[9]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.165    vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.234    hcnt[5]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.043    -0.191 r  hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    hcnt[8]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.453    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.127%)  route 0.193ns (50.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[7]/Q
                         net (fo=7, routed)           0.193    -0.227    hcnt[7]
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  hcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    hcnt[9]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.092    -0.452    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.196    -0.223    hcnt[5]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.042    -0.181 r  hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    hcnt[6]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.453    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  hcnt_reg[0]/Q
                         net (fo=6, routed)           0.196    -0.222    hcnt[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.042    -0.180 r  hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    hcnt[1]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.107    -0.452    hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.179    -0.239    vcnt[2]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091    -0.468    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y94      hcnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y97      hcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y94      hcnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y94      hcnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y105    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y109    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y109    rgb_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y105    rgb_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y109    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y95      hcnt_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X0Y96      hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y126    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y105    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y119    rgb_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.073ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.992ns (28.452%)  route 2.495ns (71.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.547     1.768    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.324     2.092 r  vcnt[6]_i_1/O
                         net (fo=1, routed)           0.565     2.656    vcnt[6]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.250    23.729    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.729    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 21.073    

Slack (MET) :             21.541ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.996ns (30.210%)  route 2.301ns (69.790%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.918     2.139    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.328     2.467 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.467    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.029    24.008    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.008    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 21.541    

Slack (MET) :             21.545ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.996ns (30.229%)  route 2.299ns (69.771%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.916     2.137    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.328     2.465 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.465    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.031    24.010    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.010    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                 21.545    

Slack (MET) :             21.611ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.373%)  route 2.121ns (71.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.651     2.147    p_0_in
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.087    23.962    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    23.757    vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 21.611    

Slack (MET) :             21.640ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.996ns (29.714%)  route 2.356ns (70.286%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.973     2.194    vcnt[10]_i_4_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.328     2.522 r  vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.522    vcnt[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
                         clock pessimism              0.601    24.170    
                         clock uncertainty           -0.087    24.083    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.079    24.162    vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 21.640    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.735ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.840ns (29.249%)  route 2.032ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.563     2.058    p_0_in
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.087    23.962    
    SLICE_X2Y100         FDRE (Setup_fdre_C_CE)      -0.169    23.793    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 21.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  vcnt_reg[4]/Q
                         net (fo=5, routed)           0.071    -0.330    vcnt[4]
    SLICE_X3Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.285 r  vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vsync_i_1_n_0
    SLICE_X3Y100         FDSE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X3Y100         FDSE                                         r  vsync_reg/C
                         clock pessimism              0.249    -0.552    
    SLICE_X3Y100         FDSE (Hold_fdse_C_D)         0.092    -0.460    vsync_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.055%)  route 0.345ns (64.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.289    -0.129    vcnt[2]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.045    -0.084 r  vcnt[3]_i_1/O
                         net (fo=1, routed)           0.055    -0.029    vcnt[3]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.060    -0.232    vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  vcnt_reg[6]/Q
                         net (fo=4, routed)           0.084    -0.348    vcnt[6]
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092    -0.467    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.690%)  route 0.117ns (32.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  vcnt_reg[3]/Q
                         net (fo=12, routed)          0.117    -0.300    vcnt[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vcnt[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.445    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.953%)  route 0.445ns (68.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.445     0.044    vcnt[7]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.089 r  vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.089    vcnt[9]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/C
                         clock pessimism              0.509    -0.286    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.165    vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.234    hcnt[5]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.043    -0.191 r  hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    hcnt[8]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.453    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.127%)  route 0.193ns (50.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[7]/Q
                         net (fo=7, routed)           0.193    -0.227    hcnt[7]
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  hcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    hcnt[9]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.092    -0.452    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.196    -0.223    hcnt[5]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.042    -0.181 r  hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    hcnt[6]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.453    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  hcnt_reg[0]/Q
                         net (fo=6, routed)           0.196    -0.222    hcnt[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.042    -0.180 r  hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    hcnt[1]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.107    -0.452    hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.179    -0.239    vcnt[2]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091    -0.468    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y94      hcnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y97      hcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y97      hcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y94      hcnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y94      hcnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y105    rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y109    rgb_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y109    rgb_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y105    rgb_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y109    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y100     vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X2Y100     vcnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y94      hcnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y95      hcnt_reg[9]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X0Y96      hsync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y126    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y105    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y119    rgb_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.073ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.992ns (28.452%)  route 2.495ns (71.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.547     1.768    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.324     2.092 r  vcnt[6]_i_1/O
                         net (fo=1, routed)           0.565     2.656    vcnt[6]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.250    23.729    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.729    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 21.073    

Slack (MET) :             21.541ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.996ns (30.210%)  route 2.301ns (69.790%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.918     2.139    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.328     2.467 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.467    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.029    24.008    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.008    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 21.541    

Slack (MET) :             21.545ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.996ns (30.229%)  route 2.299ns (69.771%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.916     2.137    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.328     2.465 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.465    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.031    24.010    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.010    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                 21.545    

Slack (MET) :             21.611ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.373%)  route 2.121ns (71.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.651     2.147    p_0_in
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.087    23.962    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    23.757    vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 21.611    

Slack (MET) :             21.640ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.996ns (29.714%)  route 2.356ns (70.286%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.973     2.194    vcnt[10]_i_4_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.328     2.522 r  vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.522    vcnt[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
                         clock pessimism              0.601    24.170    
                         clock uncertainty           -0.087    24.083    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.079    24.162    vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 21.640    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.735ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.840ns (29.249%)  route 2.032ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.563     2.058    p_0_in
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.087    23.962    
    SLICE_X2Y100         FDRE (Setup_fdre_C_CE)      -0.169    23.793    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 21.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  vcnt_reg[4]/Q
                         net (fo=5, routed)           0.071    -0.330    vcnt[4]
    SLICE_X3Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.285 r  vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vsync_i_1_n_0
    SLICE_X3Y100         FDSE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X3Y100         FDSE                                         r  vsync_reg/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.087    -0.465    
    SLICE_X3Y100         FDSE (Hold_fdse_C_D)         0.092    -0.373    vsync_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.055%)  route 0.345ns (64.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.289    -0.129    vcnt[2]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.045    -0.084 r  vcnt[3]_i_1/O
                         net (fo=1, routed)           0.055    -0.029    vcnt[3]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.087    -0.205    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.060    -0.145    vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  vcnt_reg[6]/Q
                         net (fo=4, routed)           0.084    -0.348    vcnt[6]
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092    -0.380    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.690%)  route 0.117ns (32.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  vcnt_reg[3]/Q
                         net (fo=12, routed)          0.117    -0.300    vcnt[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vcnt[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.358    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.953%)  route 0.445ns (68.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.445     0.044    vcnt[7]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.089 r  vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.089    vcnt[9]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/C
                         clock pessimism              0.509    -0.286    
                         clock uncertainty            0.087    -0.199    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.078    vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.234    hcnt[5]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.043    -0.191 r  hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    hcnt[8]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.087    -0.473    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.366    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.127%)  route 0.193ns (50.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[7]/Q
                         net (fo=7, routed)           0.193    -0.227    hcnt[7]
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  hcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    hcnt[9]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.087    -0.457    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.092    -0.365    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.196    -0.223    hcnt[5]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.042    -0.181 r  hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    hcnt[6]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.087    -0.473    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.366    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  hcnt_reg[0]/Q
                         net (fo=6, routed)           0.196    -0.222    hcnt[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.042    -0.180 r  hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    hcnt[1]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.107    -0.365    hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.179    -0.239    vcnt[2]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091    -0.381    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.073ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.992ns (28.452%)  route 2.495ns (71.548%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.547     1.768    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT5 (Prop_lut5_I0_O)        0.324     2.092 r  vcnt[6]_i_1/O
                         net (fo=1, routed)           0.565     2.656    vcnt[6]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)       -0.250    23.729    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.729    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 21.073    

Slack (MET) :             21.541ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.996ns (30.210%)  route 2.301ns (69.790%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.918     2.139    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.328     2.467 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.467    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.029    24.008    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.008    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                 21.541    

Slack (MET) :             21.545ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.996ns (30.229%)  route 2.299ns (69.771%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.916     2.137    vcnt[10]_i_4_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I1_O)        0.328     2.465 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.465    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.480    24.066    
                         clock uncertainty           -0.087    23.979    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.031    24.010    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.010    
                         arrival time                          -2.465    
  -------------------------------------------------------------------
                         slack                                 21.545    

Slack (MET) :             21.611ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.373%)  route 2.121ns (71.627%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.651     2.147    p_0_in
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X1Y100         FDRE                                         r  vcnt_reg[0]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.087    23.962    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.205    23.757    vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 21.611    

Slack (MET) :             21.640ns  (required time - arrival time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.996ns (29.714%)  route 2.356ns (70.286%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.710    -0.830    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           1.383     1.071    vcnt[7]
    SLICE_X2Y99          LUT4 (Prop_lut4_I1_O)        0.150     1.221 r  vcnt[10]_i_4/O
                         net (fo=9, routed)           0.973     2.194    vcnt[10]_i_4_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.328     2.522 r  vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.522    vcnt[7]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
                         clock pessimism              0.601    24.170    
                         clock uncertainty           -0.087    24.083    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.079    24.162    vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.162    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                 21.640    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[10]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.840ns (28.366%)  route 2.121ns (71.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 23.586 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.652     2.148    p_0_in
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.606    23.586    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
                         clock pessimism              0.575    24.161    
                         clock uncertainty           -0.087    24.074    
    SLICE_X3Y99          FDRE (Setup_fdre_C_CE)      -0.205    23.869    vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.869    
                         arrival time                          -2.148    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.735ns  (required time - arrival time)
  Source:                 hcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.840ns (29.249%)  route 2.032ns (70.751%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 23.569 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.726    -0.814    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  hcnt_reg[3]/Q
                         net (fo=4, routed)           1.148     0.753    hcnt[3]
    SLICE_X0Y97          LUT5 (Prop_lut5_I0_O)        0.297     1.050 f  hcnt[10]_i_5/O
                         net (fo=7, routed)           0.322     1.372    hcnt[10]_i_5_n_0
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     1.496 r  vcnt[10]_i_1/O
                         net (fo=11, routed)          0.563     2.058    p_0_in
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  w_clk (IN)
                         net (fo=0)                   0.000    25.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          1.590    23.569    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.480    24.050    
                         clock uncertainty           -0.087    23.962    
    SLICE_X2Y100         FDRE (Setup_fdre_C_CE)      -0.169    23.793    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         23.793    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                 21.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 f  vcnt_reg[4]/Q
                         net (fo=5, routed)           0.071    -0.330    vcnt[4]
    SLICE_X3Y100         LUT5 (Prop_lut5_I0_O)        0.045    -0.285 r  vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.285    vsync_i_1_n_0
    SLICE_X3Y100         FDSE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X3Y100         FDSE                                         r  vsync_reg/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.087    -0.465    
    SLICE_X3Y100         FDSE (Hold_fdse_C_D)         0.092    -0.373    vsync_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.055%)  route 0.345ns (64.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.289    -0.129    vcnt[2]
    SLICE_X3Y100         LUT4 (Prop_lut4_I1_O)        0.045    -0.084 r  vcnt[3]_i_1/O
                         net (fo=1, routed)           0.055    -0.029    vcnt[3]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.087    -0.205    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.060    -0.145    vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 f  vcnt_reg[6]/Q
                         net (fo=4, routed)           0.084    -0.348    vcnt[6]
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.099    -0.249 r  vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    vcnt[5]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[5]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092    -0.380    vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.690%)  route 0.117ns (32.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148    -0.417 r  vcnt_reg[3]/Q
                         net (fo=12, routed)          0.117    -0.300    vcnt[3]
    SLICE_X2Y100         LUT6 (Prop_lut6_I1_O)        0.098    -0.202 r  vcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    vcnt[1]_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.872    -0.801    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.087    -0.478    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120    -0.358    vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.209ns (31.953%)  route 0.445ns (68.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.599    -0.565    clk
    SLICE_X2Y100         FDRE                                         r  vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  vcnt_reg[7]/Q
                         net (fo=6, routed)           0.445     0.044    vcnt[7]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.089 r  vcnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.089    vcnt[9]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X2Y99          FDRE                                         r  vcnt_reg[9]/C
                         clock pessimism              0.509    -0.286    
                         clock uncertainty            0.087    -0.199    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121    -0.078    vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.234    hcnt[5]
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.043    -0.191 r  hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    hcnt[8]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[8]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.087    -0.473    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.366    hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.127%)  route 0.193ns (50.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[7]/Q
                         net (fo=7, routed)           0.193    -0.227    hcnt[7]
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.045    -0.182 r  hcnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    hcnt[9]_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y95          FDRE                                         r  hcnt_reg[9]/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.087    -0.457    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.092    -0.365    hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.604    -0.560    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  hcnt_reg[5]/Q
                         net (fo=9, routed)           0.196    -0.223    hcnt[5]
    SLICE_X0Y94          LUT3 (Prop_lut3_I2_O)        0.042    -0.181 r  hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    hcnt[6]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.877    -0.796    clk
    SLICE_X0Y94          FDRE                                         r  hcnt_reg[6]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.087    -0.473    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.107    -0.366    hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  hcnt_reg[0]/Q
                         net (fo=6, routed)           0.196    -0.222    hcnt[0]
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.042    -0.180 r  hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    hcnt[1]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X0Y97          FDRE                                         r  hcnt_reg[1]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.107    -0.365    hcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.605    -0.559    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  vcnt_reg[2]/Q
                         net (fo=12, routed)          0.179    -0.239    vcnt[2]
    SLICE_X3Y99          LUT6 (Prop_lut6_I3_O)        0.045    -0.194 r  vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vcnt[2]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  w_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=36, routed)          0.878    -0.795    clk
    SLICE_X3Y99          FDRE                                         r  vcnt_reg[2]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.087    -0.472    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091    -0.381    vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.187    





