{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399914512541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399914512541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 12 14:08:32 2014 " "Processing started: Mon May 12 14:08:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399914512541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399914512541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399914512541 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399914512872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512921 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "addsub.v " "Can't analyze file -- file addsub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1399914512925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512928 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplier " "Found entity 2: multiplier" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512928 ""} { "Info" "ISGN_ENTITY_NAME" "3 fulladder " "Found entity 3: fulladder" {  } { { "part5.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part5.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512930 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(15) " "Verilog HDL information at part2.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part2.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399914512933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexd.v 1 1 " "Found 1 design units, including 1 entities, in source file hexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexD " "Found entity 1: hexD" {  } { { "hexD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/hexD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2dd.v 1 1 " "Found 1 design units, including 1 entities, in source file b2dd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b2dD " "Found entity 1: b2dD" {  } { { "b2dD.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/b2dD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(17) " "Verilog HDL information at part3.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part3.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399914512940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermodk.v 1 1 " "Found 1 design units, including 1 entities, in source file countermodk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counterModK " "Found entity 1: counterModK" {  } { { "counterModK.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/counterModK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part1v1.v(15) " "Verilog HDL information at part1v1.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1v1.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399914512945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1v1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1v1 " "Found entity 1: part1v1" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16bits " "Found entity 1: ram16bits" {  } { { "ram16bits.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ram16bits.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm16bits4.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm16bits4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm16bits4 " "Found entity 1: ramlpm16bits4" {  } { { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914512950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914512950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part4.v(13) " "Verilog HDL Implicit Net warning at part4.v(13): created implicit net for \"Bt\"" {  } { { "part4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part4.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914512950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part2.v(13) " "Verilog HDL Implicit Net warning at part2.v(13): created implicit net for \"Bt\"" {  } { { "part2.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914512950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part3.v(15) " "Verilog HDL Implicit Net warning at part3.v(15): created implicit net for \"Bt\"" {  } { { "part3.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part3.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914512951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bt part1v1.v(13) " "Verilog HDL Implicit Net warning at part1v1.v(13): created implicit net for \"Bt\"" {  } { { "part1v1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1v1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914512951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399914513035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 part1.v(14) " "Verilog HDL assignment warning at part1.v(14): truncated value with size 4 to match size of target (3)" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399914513036 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:D0 " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:D0\"" {  } { { "part1.v" "D0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm16bits4 ramlpm16bits4:R0 " "Elaborating entity \"ramlpm16bits4\" for hierarchy \"ramlpm16bits4:R0\"" {  } { { "part1.v" "R0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm16bits4:R0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\"" {  } { { "ramlpm16bits4.v" "altsyncram_component" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm16bits4:R0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\"" {  } { { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm16bits4:R0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513087 ""}  } { { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1399914513087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gvh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gvh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gvh1 " "Found entity 1: altsyncram_gvh1" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399914513161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399914513161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gvh1 ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated " "Elaborating entity \"altsyncram_gvh1\" for hierarchy \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexD hexD:H0 " "Elaborating entity \"hexD\" for hierarchy \"hexD:H0\"" {  } { { "part1.v" "H0" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399914513165 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[10\] " "Synthesized away node \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513228 "|part1|ramlpm16bits4:R0|altsyncram:altsyncram_component|altsyncram_gvh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[11\] " "Synthesized away node \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513228 "|part1|ramlpm16bits4:R0|altsyncram:altsyncram_component|altsyncram_gvh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[12\] " "Synthesized away node \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513228 "|part1|ramlpm16bits4:R0|altsyncram:altsyncram_component|altsyncram_gvh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[13\] " "Synthesized away node \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513228 "|part1|ramlpm16bits4:R0|altsyncram:altsyncram_component|altsyncram_gvh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[14\] " "Synthesized away node \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513228 "|part1|ramlpm16bits4:R0|altsyncram:altsyncram_component|altsyncram_gvh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[15\] " "Synthesized away node \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513228 "|part1|ramlpm16bits4:R0|altsyncram:altsyncram_component|altsyncram_gvh1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1399914513228 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1399914513228 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1399914513642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1399914513796 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ramlpm16bits4:R0\|altsyncram:altsyncram_component\|altsyncram_gvh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gvh1.tdf" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/db/altsyncram_gvh1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ramlpm16bits4.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/ramlpm16bits4.v" 85 0 0 } } { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 20 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914513927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part5.map.smsg " "Generated suppressed messages file D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1399914513957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399914514120 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914514120 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "part1.v" "" { Text "D:/Arquivos/Dropbox/Sistemas Digitais Avançados/Trabalhos/Exercicio8/part5.Verilog/part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399914514164 "|part1|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1399914514164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399914514164 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399914514164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399914514164 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1399914514164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399914514164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399914514190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 12 14:08:34 2014 " "Processing ended: Mon May 12 14:08:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399914514190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399914514190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399914514190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399914514190 ""}
