{"arch/x86/events/core.c": [{"patch_file_name": "arch/x86/events/core.c", "func_decl_name": "add_nr_metric_event", "is_cond": false, "line_numbers": [1043, 1043], "line_cids": ["", ""], "line_strs": ["\t\tcpuc->n_metric++;", "\t\tcpuc->n_metric++;"]}, {"patch_file_name": "arch/x86/events/core.c", "func_decl_name": "x86_pmu_start_txn", "is_cond": false, "line_numbers": [2010, 2011], "line_cids": ["", ""], "line_strs": ["\t__this_cpu_write(cpu_hw_events.n_txn, 0);", "\t__this_cpu_write(cpu_hw_events.n_txn_pair, 0);"]}, {"patch_file_name": "arch/x86/events/core.c", "func_decl_name": "x86_pmu_start_txn", "is_cond": false, "line_numbers": [2010, 2011], "line_cids": ["", ""], "line_strs": ["\t__this_cpu_write(cpu_hw_events.n_txn, 0);", "\t__this_cpu_write(cpu_hw_events.n_txn_pair, 0);"]}, {"patch_file_name": "arch/x86/events/core.c", "func_decl_name": "x86_pmu_cancel_txn", "is_cond": false, "line_numbers": [2037, 2037], "line_cids": ["", ""], "line_strs": ["\t__this_cpu_sub(cpu_hw_events.n_pair, __this_cpu_read(cpu_hw_events.n_txn_pair));", "\t__this_cpu_sub(cpu_hw_events.n_pair, __this_cpu_read(cpu_hw_events.n_txn_pair));"]}, {"patch_file_name": "arch/x86/events/core.c", "func_decl_name": "x86_pmu_cancel_txn", "is_cond": false, "line_numbers": [2037, 2037], "line_cids": ["", ""], "line_strs": ["\t__this_cpu_sub(cpu_hw_events.n_pair, __this_cpu_read(cpu_hw_events.n_txn_pair));", "\t__this_cpu_sub(cpu_hw_events.n_pair, __this_cpu_read(cpu_hw_events.n_txn_pair));"]}, {"patch_file_name": "arch/x86/events/core.c", "func_decl_name": "x86_pmu_cancel_txn", "is_cond": false, "line_numbers": [2037, 2037], "line_cids": ["", ""], "line_strs": ["\t__this_cpu_sub(cpu_hw_events.n_pair, __this_cpu_read(cpu_hw_events.n_txn_pair));", "\t__this_cpu_sub(cpu_hw_events.n_pair, __this_cpu_read(cpu_hw_events.n_txn_pair));"]}]}