
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o newfinal_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui newfinal_impl_1.udb 
// Netlist created on Wed Dec  6 15:13:49 2023
// Netlist written on Wed Dec  6 15:14:00 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( nes_data, clk, scoreout, leds, nes_clk, nes_latch, rgb, VSYNC, 
             HSYNC, output_freq );
  input  nes_data, clk;
  output [9:0] scoreout;
  output [7:0] leds;
  output nes_clk, nes_latch;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq;
  wire   \nes_1.counter_8__N_380[4] , \nes_1.counter_8__N_380[3] , 
         \nes_1.n20704 , \nes_1.n13 , \nes_1.n13753 , \nes_1.n14 , clkhf, 
         \nes_1.n13755 , \nes_1.counter_8__N_380[2] , 
         \nes_1.counter_8__N_380[1] , \nes_1.n20701 , \nes_1.n15 , 
         \nes_1.n13751 , \nes_1.n16 , \nes_1.counter_8__N_380[0] , 
         \nes_1.n20437 , \nes_1.n17 , VCC_net, \nes_1.counter_8__N_380[16] , 
         \nes_1.counter_8__N_380[15] , \nes_1.n20722 , \nes_1.NEScount[7] , 
         \nes_1.n13765 , \nes_1.NEScount[6] , \nes_1.counter_8__N_380[14] , 
         \nes_1.counter_8__N_380[13] , \nes_1.n20719 , \nes_1.NEScount[5] , 
         \nes_1.n13763 , \nes_1.NEScount[4] , \nes_1.counter_8__N_380[12] , 
         \nes_1.counter_8__N_380[11] , \nes_1.n20716 , \nes_1.NEScount[3] , 
         \nes_1.n13761 , \nes_1.NEScount[2] , \nes_1.counter_8__N_380[10] , 
         \nes_1.counter_8__N_380[9] , \nes_1.n20713 , \nes_1.NEScount[1] , 
         \nes_1.n13759 , \nes_1.NEScount[0] , \nes_1.counter_8__N_380[8] , 
         \nes_1.counter_8__N_380[7] , \nes_1.n20710 , \nes_1.counter[8] , 
         \nes_1.n13757 , \nes_1.n10 , \nes_1.counter_8__N_380[6] , 
         \nes_1.counter_8__N_380[5] , \nes_1.n20707 , \nes_1.n11 , \nes_1.n12 , 
         \vga_1.column_9__N_21[9] , \vga_1.n20485 , \vga_1.n13797 , 
         \column[9] , \vga_1.column_0__N_49 , \vga_1.column_0__N_50 , vga_clk, 
         \vga_1.column_9__N_21[8] , \vga_1.column_9__N_21[7] , \vga_1.n20482 , 
         \column[8] , \vga_1.n13795 , \column[7] , \vga_1.column_9__N_21[6] , 
         \vga_1.column_9__N_21[5] , \vga_1.n20479 , \column[6] , 
         \vga_1.n13793 , \column[5] , \vga_1.column_9__N_21[4] , 
         \vga_1.column_9__N_21[3] , \vga_1.n20476 , \column[4] , 
         \vga_1.n13791 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n20473 , \column[2] , 
         \vga_1.n13789 , \column[1] , \vga_1.column_9__N_21[0] , 
         \vga_1.n20212 , \column[0] , \vga_1.row_9__N_1[9] , \vga_1.n20752 , 
         \vga_1.n13868 , \row[9] , \vga_1.row_9__N_1[8] , 
         \vga_1.row_9__N_1[7] , \vga_1.n20749 , \row[8] , \vga_1.n13866 , 
         \row[7] , \vga_1.row_9__N_1[6] , \vga_1.row_9__N_1[5] , 
         \vga_1.n20746 , \row[6] , \vga_1.n13864 , \row[5] , 
         \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n20743 , 
         \row[4] , \vga_1.n13862 , \row[3] , \vga_1.row_9__N_1[2] , 
         \vga_1.row_9__N_1[1] , \vga_1.n20740 , \row[2] , \vga_1.n13860 , 
         \row[1] , \vga_1.row_9__N_1[0] , \vga_1.n20455 , \row[0] , 
         \tower_2.tower2xpos_9__N_117[4] , \tower_2.tower2xpos_9__N_117[3] , 
         \tower_2.n20611 , \tower2xpos[4] , \tower_2.n13688 , \tower2xpos[3] , 
         \tower_2.tower2xpos_0__N_136 , VSYNC_c, \tower_2.n13690 , 
         \tower_2.startcount_5__N_322[0] , \tower_2.n20599 , \tower_2.n6 , 
         \tower_2.n8336 , \tower_2.startcount_1__N_335 , 
         \tower_2.startcount_1__N_336 , \tower_2.n13711 , 
         \tower_2.tower2xpos_9__N_117[2] , \tower_2.tower2xpos_9__N_117[1] , 
         \tower_2.n20596 , \tower2xpos[2] , \tower_2.n13686 , \tower2xpos[1] , 
         \tower_2.tower2xpos_9__N_117[0] , \tower_2.n20395 , \tower2xpos[0] , 
         \tower_2.startcount_5__N_322[5] , \tower_2.n20608 , \tower_2.n13715 , 
         \tower_2.startcount[5] , \tower_2.n20320 , 
         \tower_2.tower2ypos_8__N_145 , \tower_2.tower2ypos_9__N_139[8] , 
         \tower2ypos[8] , \tower2ypos[9] , \tower_2.n20314 , 
         \tower_2.tower2ypos_9__N_139[7] , \tower_2.tower2ypos_6__N_156 , 
         \tower_2.tower2ypos_9__N_139[6] , \tower2ypos[6] , \tower2ypos[7] , 
         \tower_2.n20308 , \tower_2.tower2ypos_9__N_139[5] , 
         \tower_2.tower2ypos_4__N_168 , \tower_2.tower2ypos_9__N_139[4] , 
         \tower2ypos[4] , \tower2ypos[5] , \tower_2.n20290 , 
         \tower_2.tower2ypos_9__N_139[3] , \tower_2.tower2ypos_2__N_178 , 
         \tower_2.counter[2] , \tower2ypos[2] , \tower2ypos[3] , 
         \tower_2.n20287 , \tower_2.counter[1] , \tower2ypos[1] , 
         \tower_2.n20305 , \tower_2.n13965 , \tower_2.counter[9] , 
         \tower_2.n445[9] , \tower_2.n20302 , \tower_2.counter[8] , 
         \tower_2.n13963 , \tower_2.counter[7] , \tower_2.n445[7] , 
         \tower_2.n445[8] , \tower_2.n20299 , \tower_2.counter[6] , 
         \tower_2.n13961 , \tower_2.counter[5] , \tower_2.n445[5] , 
         \tower_2.n445[6] , \tower_2.n20296 , \tower_2.counter[4] , 
         \tower_2.n445[4] , \tower_2.n20323 , \tower_2.n13958 , \tower_2.n457 , 
         \tower_2.n4552[8] , \tower_2.n20317 , \tower_2.n458 , 
         \tower_2.n13956 , \tower_2.n459 , \tower_2.n4552[6] , 
         \tower_2.n4552[7] , \tower_2.n20311 , \tower_2.n460 , 
         \tower_2.n13954 , \tower_2.n461 , \tower_2.n4552[4] , 
         \tower_2.n4552[5] , \tower_2.n20293 , \tower_2.counter[3] , 
         \tower_2.n4552[3] , \tower_2.tower2xpos_9__N_117[9] , 
         \tower_2.n20620 , \tower_2.n13694 , \tower2xpos[9] , 
         \tower_2.tower2xpos_9__N_117[8] , \tower_2.tower2xpos_9__N_117[7] , 
         \tower_2.n20617 , \tower2xpos[8] , \tower_2.n13692 , \tower2xpos[7] , 
         \tower_2.startcount_5__N_322[4] , \tower_2.startcount_5__N_322[3] , 
         \tower_2.n20605 , \tower_2.startcount[4] , \tower_2.n13713 , 
         \tower_2.startcount[3] , \tower_2.tower2xpos_9__N_117[6] , 
         \tower_2.tower2xpos_9__N_117[5] , \tower_2.n20614 , \tower2xpos[6] , 
         \tower2xpos[5] , \tower_2.startcount_5__N_322[2] , 
         \tower_2.startcount_5__N_322[1] , \tower_2.n20602 , 
         \tower_2.startcount[2] , \tower_2.startcount[1] , 
         \tower_2.tower2ypos_0__N_183[9] , \tower_2.n20683 , \tower_2.n13899 , 
         \tower_2.tower2ypos_0__N_183[8] , \tower_2.tower2ypos_0__N_183[7] , 
         \tower_2.n20680 , n118, \tower_2.n13897 , 
         \tower_2.tower2ypos_0__N_183[6] , \tower_2.tower2ypos_0__N_183[5] , 
         \tower_2.n20677 , \tower_2.n13895 , \tower_2.tower2ypos_0__N_183[4] , 
         \tower_2.tower2ypos_0__N_183[3] , \tower_2.n20674 , \tower_2.n13893 , 
         \tower_2.tower2ypos_0__N_183[2] , \tower_2.tower2ypos_0__N_183[1] , 
         \tower_2.n20671 , \tower_2.n13891 , \tower_2.tower2ypos_0__N_183[0] , 
         \tower_2.n20425 , \tower2ypos[0] , \tower_3.tower3xpos_9__N_184[8] , 
         \tower_3.tower3xpos_9__N_184[7] , \tower_3.n20665 , \tower3xpos[8] , 
         \tower_3.n13724 , \tower3xpos[7] , \tower_3.tower3xpos_0__N_203 , 
         \tower_3.n13726 , \tower_3.tower3xpos_9__N_184[6] , 
         \tower_3.tower3xpos_9__N_184[5] , \tower_3.n20662 , \tower3xpos[6] , 
         \tower_3.n13722 , \tower3xpos[5] , \tower_3.tower3xpos_9__N_184[4] , 
         \tower_3.tower3xpos_9__N_184[3] , \tower_3.n20659 , \tower3xpos[4] , 
         \tower_3.n13720 , \tower3xpos[3] , \tower_3.tower3xpos_9__N_184[2] , 
         \tower_3.tower3xpos_9__N_184[1] , \tower_3.n20656 , \tower3xpos[2] , 
         \tower_3.n13718 , \tower3xpos[1] , \tower_3.tower3xpos_9__N_184[0] , 
         \tower_3.n20416 , \tower3xpos[0] , \tower_3.n20251 , \tower_3.n14010 , 
         \tower_3.n457 , \tower_3.n4788[8] , \tower_3.n20245 , \tower_3.n458 , 
         \tower_3.n14008 , \tower_3.n459 , \tower_3.n4788[6] , 
         \tower_3.n4788[7] , \tower_3.n20239 , \tower_3.n460 , 
         \tower_3.n14006 , \tower_3.n461 , \tower_3.n4788[4] , 
         \tower_3.n4788[5] , \tower_3.n20221 , \tower_3.counter[3] , 
         \tower_3.n4788[3] , \tower_3.n20233 , \tower_3.n14003 , 
         \tower_3.counter[9] , \tower_3.n445[9] , \tower_3.n20230 , 
         \tower_3.counter[8] , \tower_3.n14001 , \tower_3.counter[7] , 
         \tower_3.n445[7] , \tower_3.n445[8] , \tower_3.n20227 , 
         \tower_3.counter[6] , \tower_3.n13999 , \tower_3.counter[5] , 
         \tower_3.n445[5] , \tower_3.n445[6] , \tower_3.n20224 , 
         \tower_3.counter[4] , \tower_3.n445[4] , 
         \tower_3.tower3xpos_9__N_184[9] , \tower_3.n20668 , \tower3xpos[9] , 
         \tower_3.startcount_6__N_347[6] , \tower_3.startcount_6__N_347[5] , 
         \tower_3.n20413 , \tower_3.startcount[6] , \tower_3.n13906 , 
         \tower_3.startcount[5] , \tower_3.startcount_2__N_360 , 
         \tower_3.startcount_2__N_361 , \tower_3.startcount_6__N_347[4] , 
         \tower_3.startcount_6__N_347[3] , \tower_3.n20410 , 
         \tower_3.startcount[4] , \tower_3.n13904 , \tower_3.startcount[3] , 
         \tower_3.startcount_6__N_347[2] , \tower_3.startcount_6__N_347[1] , 
         \tower_3.n20407 , \tower_3.startcount[2] , \tower_3.n13902 , 
         \tower_3.n6 , \tower_3.startcount_6__N_347[0] , \tower_3.n20404 , 
         \tower_3.n7 , \tower_3.n8521 , \tower_3.n20248 , 
         \tower_3.tower3ypos_8__N_212 , \tower_3.tower3ypos_9__N_206[8] , 
         \tower3ypos[8] , \tower3ypos[9] , \tower_3.n20242 , 
         \tower_3.tower3ypos_9__N_206[7] , \tower_3.tower3ypos_6__N_223 , 
         \tower_3.tower3ypos_9__N_206[6] , \tower3ypos[6] , \tower3ypos[7] , 
         \tower_3.n20236 , \tower_3.tower3ypos_9__N_206[5] , 
         \tower_3.tower3ypos_4__N_235 , \tower_3.tower3ypos_9__N_206[4] , 
         \tower3ypos[4] , \tower3ypos[5] , \tower_3.n20218 , 
         \tower_3.tower3ypos_9__N_206[3] , \tower_3.tower3ypos_2__N_245 , 
         \tower_3.counter[2] , \tower3ypos[2] , \tower3ypos[3] , 
         \tower_3.n20215 , \tower_3.counter[1] , \tower3ypos[1] , 
         \tower_3.counter_9__N_337[9] , \tower_3.n20767 , \tower_3.n13879 , 
         \tower_3.counter_9__N_337[8] , \tower_3.counter_9__N_337[7] , 
         \tower_3.n20764 , n118_adj_716, \tower_3.n13877 , 
         \tower_3.counter_9__N_337[6] , \tower_3.counter_9__N_337[5] , 
         \tower_3.n20761 , \tower_3.n13875 , \tower_3.counter_9__N_337[4] , 
         \tower_3.counter_9__N_337[3] , \tower_3.n20758 , \tower_3.n13873 , 
         \tower_3.counter_9__N_337[2] , \tower_3.counter_9__N_337[1] , 
         \tower_3.n20755 , \tower_3.n13871 , \tower_3.counter_9__N_337[0] , 
         \tower_3.n20470 , \counter_adj_742[0] , 
         \tower_1.tower1xpos_9__N_51[9] , \tower_1.n20698 , \tower_1.n13827 , 
         \tower1xpos[9] , \tower_1.tower1xpos_0__N_70 , \tower_1.n20359 , 
         \tower_1.counter[6] , \tower_1.n13704 , \tower_1.counter[5] , 
         \tower_1.n445[5] , \tower_1.n445[6] , \tower_1.n13706 , 
         \tower_1.n20365 , \tower_1.n13708 , \tower_1.counter[9] , 
         \tower_1.n445[9] , \tower_1.tower1xpos_9__N_51[8] , 
         \tower_1.tower1xpos_9__N_51[7] , \tower_1.n20695 , \tower1xpos[8] , 
         \tower_1.n13825 , \tower1xpos[7] , \tower_1.tower1xpos_9__N_51[6] , 
         \tower_1.tower1xpos_9__N_51[5] , \tower_1.n20692 , \tower1xpos[6] , 
         \tower_1.n13823 , \tower1xpos[5] , \tower_1.n20362 , 
         \tower_1.counter[8] , \tower_1.counter[7] , \tower_1.n445[7] , 
         \tower_1.n445[8] , \tower_1.tower1xpos_9__N_51[4] , 
         \tower_1.tower1xpos_9__N_51[3] , \tower_1.n20689 , \tower1xpos[4] , 
         \tower_1.n13821 , \tower1xpos[3] , \tower_1.tower1xpos_9__N_51[2] , 
         \tower_1.tower1xpos_9__N_51[1] , \tower_1.n20686 , \tower1xpos[2] , 
         \tower_1.n13819 , \tower1xpos[1] , \tower_1.n20356 , 
         \tower_1.counter[4] , \tower_1.n445[4] , 
         \tower_1.tower1xpos_9__N_51[0] , \tower_1.n20428 , \tower1xpos[0] , 
         \tower_1.n20392 , \tower_1.n13701 , \tower_1.n457 , 
         \tower_1.n4409[8] , \tower_1.n20383 , \tower_1.n458 , 
         \tower_1.n13699 , \tower_1.n459 , \tower_1.n4409[6] , 
         \tower_1.n4409[7] , \tower_1.n20389 , \tower_1.tower1ypos_8__N_79 , 
         \tower_1.tower1ypos_9__N_73[8] , \tower1ypos[8] , \tower1ypos[9] , 
         \tower_1.n20380 , \tower_1.tower1ypos_9__N_73[7] , 
         \tower_1.tower1ypos_6__N_90 , \tower_1.tower1ypos_9__N_73[6] , 
         \tower1ypos[6] , \tower1ypos[7] , \tower_1.n20371 , 
         \tower_1.tower1ypos_9__N_73[5] , \tower_1.tower1ypos_4__N_102 , 
         \tower_1.tower1ypos_9__N_73[4] , \tower1ypos[4] , \tower1ypos[5] , 
         \tower_1.n20350 , \tower_1.tower1ypos_9__N_73[3] , 
         \tower_1.tower1ypos_2__N_112 , \tower_1.counter[2] , \tower1ypos[2] , 
         \tower1ypos[3] , \tower_1.n20344 , \tower_1.counter[1] , 
         \tower1ypos[1] , \tower_1.n20374 , \tower_1.n460 , \tower_1.n13697 , 
         \tower_1.n461 , \tower_1.n4409[4] , \tower_1.n4409[5] , 
         \tower_1.n20353 , \tower_1.counter[3] , \tower_1.n4409[3] , 
         \tower_1.counter_9__N_303[9] , \tower_1.n20737 , \tower_1.n13945 , 
         \tower_1.counter_9__N_303[8] , \tower_1.counter_9__N_303[7] , 
         \tower_1.n20734 , n83, \tower_1.n13943 , 
         \tower_1.counter_9__N_303[6] , \tower_1.counter_9__N_303[5] , 
         \tower_1.n20731 , \tower_1.n13941 , \tower_1.counter_9__N_303[4] , 
         \tower_1.counter_9__N_303[3] , \tower_1.n20728 , \tower_1.n13939 , 
         \tower_1.counter_9__N_303[2] , \tower_1.counter_9__N_303[1] , 
         \tower_1.n20725 , \tower_1.n13937 , \tower_1.counter_9__N_303[0] , 
         \tower_1.n20443 , \counter[0] , \pattern_gen_1.n20272 , \birdpos[7] , 
         \pattern_gen_1.n13854 , \birdpos[6] , n13, n12, 
         \pattern_gen_1.n13856 , \pattern_gen_1.n20266 , \birdpos[5] , 
         \pattern_gen_1.n13852 , \birdpos[4] , n15_adj_717, n14, 
         \pattern_gen_1.n20260 , \birdpos[3] , \pattern_gen_1.n13850 , 
         \birdpos[2] , n17, n16, \pattern_gen_1.n20254 , \birdpos[1] , n18, 
         \pattern_gen_1.n20563 , \pattern_gen_1.n13846 , 
         \pattern_gen_1.n52_c[7] , \pattern_gen_1.n52_c[8] , 
         \pattern_gen_1.n20557 , \pattern_gen_1.n13844 , 
         \pattern_gen_1.n52_c[5] , \pattern_gen_1.n52_c[6] , 
         \pattern_gen_1.n20551 , \pattern_gen_1.n13842 , 
         \pattern_gen_1.n52_c[3] , \pattern_gen_1.n52_c[4] , 
         \pattern_gen_1.n20545 , \pattern_gen_1.n13840 , 
         \pattern_gen_1.n52_c[1] , \pattern_gen_1.n52_c[2] , 
         \pattern_gen_1.n20539 , \pattern_gen_1.n52_c[0] , 
         \pattern_gen_1.n20386 , \pattern_gen_1.n13836 , n44_adj_736, 
         n43_adj_737, \pattern_gen_1.n20377 , \pattern_gen_1.n13834 , 
         n46_adj_734, n45_adj_735, \pattern_gen_1.n20368 , 
         \pattern_gen_1.n13832 , n48_adj_732, n47_adj_733, 
         \pattern_gen_1.n20347 , \pattern_gen_1.n13830 , n50_adj_730, 
         n49_adj_731, \pattern_gen_1.n20341 , n51_adj_729, 
         \pattern_gen_1.n20281 , \pattern_gen_1.n13747 , n44, n43, 
         \pattern_gen_1.n20533 , \pattern_gen_1.n13815 , 
         \pattern_gen_1.n52_adj_702[7] , \pattern_gen_1.n52_adj_702[8] , 
         \pattern_gen_1.n20275 , \pattern_gen_1.n13745 , n46, n45, 
         \pattern_gen_1.n20527 , \pattern_gen_1.n13813 , 
         \pattern_gen_1.n52_adj_702[5] , \pattern_gen_1.n52_adj_702[6] , 
         \pattern_gen_1.n20269 , \pattern_gen_1.n13743 , n48, n47, 
         \pattern_gen_1.n20521 , \pattern_gen_1.n13811 , 
         \pattern_gen_1.n52_adj_702[3] , \pattern_gen_1.n52_adj_702[4] , 
         \pattern_gen_1.n20263 , \pattern_gen_1.n13741 , n50, n49, 
         \pattern_gen_1.n20515 , \pattern_gen_1.n13809 , 
         \pattern_gen_1.n52_adj_702[1] , \pattern_gen_1.n52_adj_702[2] , 
         \pattern_gen_1.n20509 , \pattern_gen_1.n52_adj_702[0] , 
         \pattern_gen_1.n20257 , n51, \pattern_gen_1.player_x_5__N_370[6] , 
         \pattern_gen_1.player_x_5__N_370[5] , \pattern_gen_1.n20401 , 
         \pattern_gen_1.n1[5] , \pattern_gen_1.n13950 , \pattern_gen_1.n1[4] , 
         \pattern_gen_1.player_x[4] , \pattern_gen_1.player_x[5] , 
         \pattern_gen_1.player_x_5__N_370[4] , 
         \pattern_gen_1.player_x_5__N_370[3] , \pattern_gen_1.n20398 , 
         \pattern_gen_1.n1[3] , \pattern_gen_1.n13948 , \pattern_gen_1.n1[2] , 
         \pattern_gen_1.player_x[2] , \pattern_gen_1.player_x[3] , 
         \pattern_gen_1.n20338 , \pattern_gen_1.n13785 , n44_adj_727, 
         n43_adj_728, \pattern_gen_1.player_x_5__N_370[2] , 
         \pattern_gen_1.n20206 , \pattern_gen_1.n1[1] , \pattern_gen_1.n1[0] , 
         \pattern_gen_1.player_x[1] , \pattern_gen_1.n20335 , 
         \pattern_gen_1.n13783 , n46_adj_725, n45_adj_726, 
         \pattern_gen_1.n20332 , \pattern_gen_1.n13781 , n48_adj_723, 
         n47_adj_724, \pattern_gen_1.n20560 , n19, \pattern_gen_1.n13934 , 
         \pattern_gen_1.n1_adj_704[8] , \pattern_gen_1.cout , 
         \pattern_gen_1.n20329 , \pattern_gen_1.n13779 , n50_adj_721, 
         n49_adj_722, \pattern_gen_1.n20554 , n15, \pattern_gen_1.n13932 , 
         n13_adj_738, \pattern_gen_1.n20548 , n11_adj_739, 
         \pattern_gen_1.n13930 , \pattern_gen_1.n1_adj_704[4] , 
         \pattern_gen_1.n20542 , \pattern_gen_1.n1_adj_704[3] , 
         \pattern_gen_1.n13928 , n5, \pattern_gen_1.n20326 , n51_adj_720, 
         \pattern_gen_1.n20536 , n10_adj_718, \pattern_gen_1.n1_adj_704[0] , 
         \pattern_gen_1.n20593 , \pattern_gen_1.n13775 , 
         \pattern_gen_1.n52_adj_705[7] , \pattern_gen_1.n52_adj_705[8] , 
         \pattern_gen_1.n20530 , \pattern_gen_1.n13925 , 
         \pattern_gen_1.cout_adj_594 , \pattern_gen_1.n20524 , 
         \pattern_gen_1.n13923 , \pattern_gen_1.n20587 , 
         \pattern_gen_1.n13773 , \pattern_gen_1.n52_adj_705[5] , 
         \pattern_gen_1.n52_adj_705[6] , \pattern_gen_1.n20581 , 
         \pattern_gen_1.n13771 , \pattern_gen_1.n52_adj_705[3] , 
         \pattern_gen_1.n52_adj_705[4] , \pattern_gen_1.n20518 , 
         \pattern_gen_1.n13921 , \pattern_gen_1.n20512 , 
         \pattern_gen_1.n13919 , \pattern_gen_1.n20575 , 
         \pattern_gen_1.n13769 , \pattern_gen_1.n52_adj_705[1] , 
         \pattern_gen_1.n52_adj_705[2] , \pattern_gen_1.n20506 , 
         \pattern_gen_1.n20590 , \pattern_gen_1.n13916 , 
         \pattern_gen_1.cout_adj_601 , \pattern_gen_1.n20569 , 
         \pattern_gen_1.n52_adj_705[0] , \pattern_gen_1.n20584 , 
         \pattern_gen_1.n13914 , \pattern_gen_1.n20578 , 
         \pattern_gen_1.n13912 , \pattern_gen_1.n20572 , 
         \pattern_gen_1.n13910 , \pattern_gen_1.n20566 , 
         \pattern_gen_1.n20278 , \birdpos[9] , \birdpos[8] , n11, n10, 
         \score_1.scoreout_c_9_N_406[9] , \score_1.n20461 , \score_1.n13683 , 
         scoreout_c_9, \score_1.scoreout_c_0_N_434 , 
         \score_1.scoreout_c_0_N_435 , \score_1.scoreout_c_9_N_406[8] , 
         \score_1.scoreout_c_9_N_406[7] , \score_1.n20449 , scoreout_c_8, 
         \score_1.n13681 , scoreout_c_7, \score_1.scoreout_c_9_N_406[6] , 
         \score_1.scoreout_c_9_N_406[5] , \score_1.n20434 , scoreout_c_6, 
         \score_1.n13679 , scoreout_c_5, \score_1.scoreout_c_9_N_406[4] , 
         \score_1.scoreout_c_9_N_406[3] , \score_1.n20431 , scoreout_c_4, 
         \score_1.n13677 , scoreout_c_3, \score_1.scoreout_c_9_N_406[2] , 
         \score_1.scoreout_c_9_N_406[1] , \score_1.n20422 , scoreout_c_2, 
         \score_1.n13675 , scoreout_c_1, \score_1.scoreout_c_9_N_406[0] , 
         \score_1.n20419 , scoreout_c_0, \gravity_1.birdpos_9__N_250[21] , 
         \gravity_1.birdpos_9__N_250[20] , \gravity_1.n20653 , 
         \gravity_1.dt[21] , \gravity_1.n13986 , \gravity_1.dt[20] , 
         \gravity_1.s , \gravity_1.birdpos_9__N_250[19] , 
         \gravity_1.birdpos_9__N_250[18] , \gravity_1.n20650 , 
         \gravity_1.dt[19] , \gravity_1.n13984 , \gravity_1.dt[18] , 
         \gravity_1.n20503 , \gravity_1.velocity[15] , \gravity_1.n13737 , 
         \gravity_1.velocity[14] , \gravity_1.velocity_8__N_274[9] , 
         \gravity_1.velocity_8__N_274[10] , \gravity_1.birdpos_9__N_250[17] , 
         \gravity_1.birdpos_9__N_250[16] , \gravity_1.n20647 , 
         \gravity_1.dt[17] , \gravity_1.n13982 , \gravity_1.dt[16] , 
         \gravity_1.birdpos_9__N_250[15] , \gravity_1.birdpos_9__N_250[14] , 
         \gravity_1.n20644 , \gravity_1.dt[15] , \gravity_1.n13980 , 
         \gravity_1.dt[14] , \gravity_1.birdpos_9__N_250[13] , 
         \gravity_1.birdpos_9__N_250[12] , \gravity_1.n20641 , 
         \gravity_1.dt[13] , \gravity_1.n13978 , \birdpos[0] , 
         \gravity_1.dt[12] , \gravity_1.birdpos_9__N_250[11] , 
         \gravity_1.birdpos_9__N_250[10] , \gravity_1.n20638 , \gravity_1.n11 , 
         \gravity_1.dt[11] , \gravity_1.n13976 , \gravity_1.n12 , 
         \gravity_1.dt[10] , \gravity_1.birdpos_9__N_250[9] , 
         \gravity_1.birdpos_9__N_250[8] , \gravity_1.n20635 , \gravity_1.n13 , 
         \gravity_1.dt[9] , \gravity_1.n13974 , \gravity_1.n14 , 
         \gravity_1.dt[8] , \gravity_1.birdpos_9__N_250[7] , 
         \gravity_1.birdpos_9__N_250[6] , \gravity_1.n20632 , \gravity_1.n15 , 
         \gravity_1.dt[7] , \gravity_1.n13972 , \gravity_1.n16 , 
         \gravity_1.dt[6] , \gravity_1.birdpos_9__N_250[5] , 
         \gravity_1.birdpos_9__N_250[4] , \gravity_1.n20629 , \gravity_1.n17 , 
         \gravity_1.dt[5] , \gravity_1.n13970 , \gravity_1.n18 , 
         \gravity_1.dt[4] , \gravity_1.birdpos_9__N_250[3] , 
         \gravity_1.birdpos_9__N_250[2] , \gravity_1.n20626 , \gravity_1.n19 , 
         \gravity_1.dt[3] , \gravity_1.n13968 , \gravity_1.n20 , 
         \gravity_1.dt[2] , \gravity_1.birdpos_9__N_250[1] , 
         \gravity_1.n20623 , \gravity_1.n21 , \gravity_1.dt[1] , 
         \gravity_1.n20500 , \gravity_1.velocity[13] , \gravity_1.n13735 , 
         \gravity_1.velocity[12] , \gravity_1.velocity_8__N_274[7] , 
         \gravity_1.velocity_8__N_274[8] , \gravity_1.n20497 , 
         \gravity_1.velocity[11] , \gravity_1.n13733 , 
         \gravity_1.velocity[10] , \gravity_1.velocity_8__N_274[5] , 
         \gravity_1.velocity_8__N_274[6] , \gravity_1.velocity_8__N_274[3] , 
         \gravity_1.n20494 , \gravity_1.velocity[9] , \gravity_1.n13731 , 
         \gravity_1.velocity[8] , \gravity_1.velocity_5__N_281 , 
         \gravity_1.velocity_8__N_274[4] , \gravity_1.velocity_8__N_274[2] , 
         \gravity_1.velocity_8__N_274[1] , \gravity_1.n20491 , 
         \gravity_1.velocity[7] , \gravity_1.n13729 , \gravity_1.velocity[6] , 
         \gravity_1.velocity_8__N_274[0] , \gravity_1.n20488 , 
         \gravity_1.velocity[5] , \nes_1.shiftReg_0__N_389 , 
         \nes_1.shiftReg[0].sig_000.FeedThruLUT , nes_data_c, 
         \nes_1.shiftReg[0] , nes_clk_c, \nes_1.shiftReg[1] , 
         \nes_1.shiftReg[2].sig_002.FeedThruLUT , 
         \nes_1.shiftReg[1].sig_001.FeedThruLUT , \nes_1.shiftReg[2] , 
         \nes_1.shiftReg[3] , \nes_1.shiftReg[4].sig_004.FeedThruLUT , 
         \nes_1.shiftReg[3].sig_003.FeedThruLUT , \nes_1.shiftReg[4] , 
         \nes_1.shiftReg[5] , \nes_1.shiftReg[6].sig_006.FeedThruLUT , 
         \nes_1.shiftReg[5].sig_005.FeedThruLUT , \nes_1.shiftReg[6] , 
         \nes_1.shiftReg[7] , \player_y_5__N_375[2] , \player_y_5__N_375[1] , 
         \pattern_gen_1.player_y[1] , \pattern_gen_1.player_y[2] , 
         \pattern_gen_1.rgb_c_4_N_394[4] , \pattern_gen_1.rgb_c_5_N_392[5] , 
         \pattern_gen_1.n101 , \pattern_gen_1.player_color[2] , 
         \pattern_gen_1.n102 , gameover, \pattern_gen_1.player_color[3] , 
         rgb_c_0_N_403, rgb_c_5, rgb_c_4, \pattern_gen_1.rgb_c_5_N_392[1] , 
         \pattern_gen_1.rgb_c_5_N_392[0] , \pattern_gen_1.player_color[1] , 
         \pattern_gen_1.n2447[1] , \pattern_gen_1.player_color[0] , 
         \pattern_gen_1.n15201 , rgb_c_0, rgb_c_1, 
         \pattern_gen_1.rgb_c_5_N_392[3] , \pattern_gen_1.rgb_c_2_N_398 , 
         rgb_c_2, rgb_c_3, \pattern_gen_1.player_y_4__N_376 , 
         \pattern_gen_1.player_y_3__N_377 , n3382, \pattern_gen_1.player_y[3] , 
         \pattern_gen_1.player_y[4] , 
         \pattern_gen_1.player.player_color_3__N_362[3] , 
         \pattern_gen_1.player.player_color_3__N_362[1] , 
         \pattern_gen_1.player.n2957 , \pattern_gen_1.player.n8457 , 
         \pattern_gen_1.player.player_color_2__N_364[3] , 
         \pattern_gen_1.player.player_color_2__N_364[1] , 
         \pattern_gen_1.player.player_color_1__N_367 , 
         \pattern_gen_1.player.player_color_2__N_364[2] , 
         \pattern_gen_1.player.n1323[2] , \pattern_gen_1.player.n6925 , 
         \pattern_gen_1.player.n6_adj_529 , \pattern_gen_1.player.n2102[2] , 
         \pattern_gen_1.player.player_color_0__N_369 , 
         \gameover.sig_007.FeedThruLUT , \gamestate_1.nextstate , 
         \gamestate_1.nextstate_N_440 , \gamestate_1.nextstate_N_441 , 
         leds_c_4, \gravity_1.dt_21__N_282[2].sig_009.FeedThruLUT , 
         \gravity_1.dt_21__N_282[1].sig_008.FeedThruLUT , 
         \gravity_1.dt_21__N_282[2] , \gravity_1.dt_21__N_282[1] , 
         \gravity_1.velocity_15__N_260[15] , \gravity_1.n5 , \gravity_1.n6 , 
         \gravity_1.was_jump_N_439 , \gravity_1.velocity_15__N_260[13] , 
         \gravity_1.velocity_15__N_260[14] , 
         \gravity_1.velocity_15__N_260[11] , 
         \gravity_1.velocity_15__N_260[12] , \gravity_1.velocity_15__N_260[9] , 
         \gravity_1.velocity_15__N_260[10] , 
         \gravity_1.dt_21__N_282[4].sig_011.FeedThruLUT , 
         \gravity_1.dt_21__N_282[3].sig_010.FeedThruLUT , 
         \gravity_1.dt_21__N_282[4] , \gravity_1.dt_21__N_282[3] , 
         \gravity_1.dt_21__N_282[6].sig_013.FeedThruLUT , 
         \gravity_1.dt_21__N_282[5].sig_012.FeedThruLUT , 
         \gravity_1.dt_21__N_282[6] , \gravity_1.dt_21__N_282[5] , 
         \gravity_1.dt_21__N_282[8].sig_015.FeedThruLUT , 
         \gravity_1.dt_21__N_282[7].sig_014.FeedThruLUT , 
         \gravity_1.dt_21__N_282[8] , \gravity_1.dt_21__N_282[7] , 
         \gravity_1.dt_21__N_282[10].sig_017.FeedThruLUT , 
         \gravity_1.dt_21__N_282[9].sig_016.FeedThruLUT , 
         \gravity_1.dt_21__N_282[10] , \gravity_1.dt_21__N_282[9] , 
         \gravity_1.dt_21__N_282[12].sig_019.FeedThruLUT , 
         \gravity_1.dt_21__N_282[11].sig_018.FeedThruLUT , 
         \gravity_1.dt_21__N_282[12] , \gravity_1.dt_21__N_282[11] , 
         \gravity_1.dt_21__N_282[14].sig_021.FeedThruLUT , 
         \gravity_1.dt_21__N_282[13].sig_020.FeedThruLUT , 
         \gravity_1.dt_21__N_282[14] , \gravity_1.dt_21__N_282[13] , 
         \gravity_1.dt_21__N_282[16].sig_023.FeedThruLUT , 
         \gravity_1.dt_21__N_282[15].sig_022.FeedThruLUT , 
         \gravity_1.dt_21__N_282[16] , \gravity_1.dt_21__N_282[15] , 
         \gravity_1.dt_21__N_282[18].sig_025.FeedThruLUT , 
         \gravity_1.dt_21__N_282[17].sig_024.FeedThruLUT , 
         \gravity_1.dt_21__N_282[18] , \gravity_1.dt_21__N_282[17] , 
         \gravity_1.dt_21__N_282[20].sig_027.FeedThruLUT , 
         \gravity_1.dt_21__N_282[19].sig_026.FeedThruLUT , 
         \gravity_1.dt_21__N_282[20] , \gravity_1.dt_21__N_282[19] , 
         \gravity_1.dt_21__N_282[21].sig_028.FeedThruLUT , 
         \gravity_1.dt_21__N_282[21] , \pattern_gen_1.player.n8 , 
         \pattern_gen_1.player.n8_adj_530 , \pattern_gen_1.player_y[5] , 
         \pattern_gen_1.player.n8190 , \pattern_gen_1.player.n8118 , 
         \pattern_gen_1.player.n17017 , \pattern_gen_1.player.n7 , 
         \pattern_gen_1.player.n6_adj_525 , \pattern_gen_1.player.n8203 , 
         \pattern_gen_1.player.n8394 , \pattern_gen_1.player.n72 , 
         \pattern_gen_1.player.n2102[3] , leds_c_7, nes_latch_c, 
         \nes_1.nes_latch_c_N_404 , \gravity_1.was_jump , \vga_1.n17697 , n3, 
         n17694, \pattern_gen_1.n4_adj_605 , \tower_2.n8398 , \tower_2.n5 , 
         \tower_2.n6_adj_710 , \tower_3.n467 , \tower_3.n8360 , 
         \tower_3.n6_adj_708 , \tower_1.n467 , \tower_1.n8406 , \tower_1.n6 , 
         \pattern_gen_1.n174 , \pattern_gen_1.n18_adj_661 , 
         \pattern_gen_1.n18_adj_659 , \pattern_gen_1.n175 , 
         \pattern_gen_1.n18_adj_669 , \pattern_gen_1.n137 , 
         \pattern_gen_1.n18_adj_613 , \pattern_gen_1.n138 , 
         \pattern_gen_1.n18_adj_677 , \pattern_gen_1.n211 , 
         \pattern_gen_1.n18_adj_637 , \pattern_gen_1.n212 , 
         \pattern_gen_1.player.n4 , \pattern_gen_1.player.n6952 , 
         \pattern_gen_1.player.n6629 , \pattern_gen_1.player.n9 , 
         \pattern_gen_1.player.n1533 , \pattern_gen_1.player.n2861 , 
         \pattern_gen_1.player.n9_adj_517 , \pattern_gen_1.player.n2855 , 
         \pattern_gen_1.player.n8_adj_537 , \pattern_gen_1.player.n4_adj_547 , 
         \pattern_gen_1.player.n8410 , \pattern_gen_1.player.n4_adj_519 , 
         \pattern_gen_1.player.n8382 , \pattern_gen_1.player.n9_adj_518 , 
         \pattern_gen_1.player.n6 , \pattern_gen_1.player.n4_adj_548 , 
         \pattern_gen_1.player.n8_adj_534 , \pattern_gen_1.player.n8177 , 
         \pattern_gen_1.player.n8091 , \pattern_gen_1.player.n6904 , 
         \pattern_gen_1.player.n8_adj_524 , \pattern_gen_1.player.n2051 , 
         \pattern_gen_1.player.n8335 , \pattern_gen_1.player.n8499 , 
         \pattern_gen_1.player.n6_adj_528 , \pattern_gen_1.player.n7518 , 
         \pattern_gen_1.player.n8424 , \pattern_gen_1.player.n4286 , 
         \pattern_gen_1.player.n17662 , \pattern_gen_1.player.n4273 , 
         \pattern_gen_1.player.n17669 , \pattern_gen_1.player.n17778 , 
         \pattern_gen_1.player.n17664 , \pattern_gen_1.player.n8_adj_531 , 
         \pattern_gen_1.player.n17670 , \pattern_gen_1.player.n17667 , 
         \pattern_gen_1.player.n17666 , \pattern_gen_1.player.n2912 , 
         \pattern_gen_1.player.n2952 , \pattern_gen_1.player.n17672 , 
         \pattern_gen_1.player.n6144 , \pattern_gen_1.player.n17673 , 
         \pattern_gen_1.player.n1969[5] , \pattern_gen_1.player.n1271[1] , 
         \pattern_gen_1.player.n6_adj_522 , \pattern_gen_1.player.n17783 , 
         \pattern_gen_1.player.n11 , \pattern_gen_1.player.n1141[1] , 
         \pattern_gen_1.player.n8471 , \pattern_gen_1.player.n9_adj_544 , 
         \pattern_gen_1.player.n8547 , \nes_1.nes_clk_c_N_405 , \vga_1.n6 , 
         \vga_1.n12 , \vga_1.n14 , \vga_1.n10_c , \vga_1.n10_adj_711 , 
         n15_adj_740, \pattern_gen_1.n6955 , \vga_1.n8 , \vga_1.n17 , 
         n19_adj_719, \pattern_gen_1.n18_adj_696 , \tower_2.n467 , 
         \tower_2.n8511 , n6946, n6978, \tower_2.n10 , \tower_2.n6_adj_709 , 
         n6937, \score_1.n10 , \score_1.n17019 , \score_1.n8 , \score_1.n4 , 
         \tower_2.n4 , n6814, \score_1.n12 , \tower_3.n5 , \tower_3.n8501 , 
         n6943, n6969, \tower_3.n10 , \tower_3.n13 , n6966, 
         \tower_1.n8_adj_706 , \tower_3.n4 , \tower_3.n6_adj_707 , n6817, 
         \tower_1.n5 , \tower_1.n8513 , n6907, n6963, \pattern_gen_1.n15156 , 
         \pattern_gen_1.n17021 , n6832, \tower_1.n8 , n6949, 
         \pattern_gen_1.n15157 , \pattern_gen_1.n15224 , \pattern_gen_1.n177 , 
         \pattern_gen_1.n17011 , \pattern_gen_1.n1757 , 
         \pattern_gen_1.n18_adj_645 , \pattern_gen_1.n4_adj_606 , 
         \pattern_gen_1.n6_adj_607 , \pattern_gen_1.n8_adj_608 , 
         \pattern_gen_1.n10_adj_609 , \pattern_gen_1.n12_adj_610 , 
         \pattern_gen_1.n14_adj_611 , \pattern_gen_1.n16_adj_612 , 
         \pattern_gen_1.n4_adj_614 , \pattern_gen_1.n6_adj_615 , 
         \pattern_gen_1.n8_adj_616 , \pattern_gen_1.n10_adj_617 , 
         \pattern_gen_1.n12_adj_618 , \pattern_gen_1.n14_adj_619 , 
         \pattern_gen_1.n16_adj_620 , \pattern_gen_1.n18_adj_621 , 
         \pattern_gen_1.n4_adj_622 , \pattern_gen_1.n6_adj_623 , 
         \pattern_gen_1.n8_adj_624 , \pattern_gen_1.n10_adj_625 , 
         \pattern_gen_1.n12_adj_626 , \pattern_gen_1.n14_adj_627 , 
         \pattern_gen_1.n16_adj_628 , \pattern_gen_1.n18_adj_629 , 
         \pattern_gen_1.n4_adj_630 , \pattern_gen_1.n6_adj_631 , 
         \pattern_gen_1.n8_adj_632 , \pattern_gen_1.n10_adj_633 , 
         \pattern_gen_1.n12_adj_634 , \pattern_gen_1.n14_adj_635 , 
         \pattern_gen_1.n16_adj_636 , \pattern_gen_1.n4_adj_638 , 
         \pattern_gen_1.n6_adj_639 , \pattern_gen_1.n8_adj_640 , 
         \pattern_gen_1.n10_adj_641 , \pattern_gen_1.n12_adj_642 , 
         \pattern_gen_1.n14_adj_643 , \pattern_gen_1.n16_adj_644 , 
         \pattern_gen_1.n4_adj_646 , \pattern_gen_1.n6_adj_647 , 
         \pattern_gen_1.n8_adj_648 , \pattern_gen_1.n10_adj_649 , 
         \pattern_gen_1.n12_adj_650 , \pattern_gen_1.n14_adj_651 , 
         \pattern_gen_1.n4_adj_652 , \pattern_gen_1.n6_adj_653 , 
         \pattern_gen_1.n8_adj_654 , \pattern_gen_1.n10_adj_655 , 
         \pattern_gen_1.n12_adj_656 , \pattern_gen_1.n14_adj_657 , 
         \pattern_gen_1.n16_adj_658 , \pattern_gen_1.n16_adj_660 , 
         \pattern_gen_1.n4_adj_662 , \pattern_gen_1.n6_adj_663 , 
         \pattern_gen_1.n8_adj_664 , \pattern_gen_1.n10_adj_665 , 
         \pattern_gen_1.n12_adj_666 , \pattern_gen_1.n14_adj_667 , 
         \pattern_gen_1.n16_adj_668 , \pattern_gen_1.n140 , 
         \pattern_gen_1.n15148 , \pattern_gen_1.n103 , 
         \pattern_gen_1.n4_adj_670 , \pattern_gen_1.n6_adj_671 , 
         \pattern_gen_1.n8_adj_672 , \pattern_gen_1.n10_adj_673 , 
         \pattern_gen_1.n12_adj_674 , \pattern_gen_1.n14_adj_675 , 
         \pattern_gen_1.n16_adj_676 , \pattern_gen_1.n4_adj_678 , 
         \pattern_gen_1.n4_adj_679 , \pattern_gen_1.n6_adj_680 , 
         \pattern_gen_1.n8_adj_681 , \pattern_gen_1.n10_adj_682 , 
         \pattern_gen_1.n12_adj_683 , \pattern_gen_1.n14_adj_684 , 
         \pattern_gen_1.n16_adj_685 , \pattern_gen_1.n18_adj_694 , 
         \pattern_gen_1.n17079 , \pattern_gen_1.n17087 , 
         \pattern_gen_1.n4_adj_686 , \pattern_gen_1.n6_adj_687 , 
         \pattern_gen_1.n8_adj_688 , \pattern_gen_1.n10_adj_689 , 
         \pattern_gen_1.n12_adj_690 , \pattern_gen_1.n14_adj_691 , 
         \pattern_gen_1.n16_adj_692 , \pattern_gen_1.n18_adj_693 , 
         \pattern_gen_1.n5_adj_697 , \pattern_gen_1.n17093 , 
         \pattern_gen_1.n98 , \pattern_gen_1.player.n6900 , 
         \pattern_gen_1.player.n8_adj_539 , \pattern_gen_1.player.n6_adj_520 , 
         \pattern_gen_1.player.n19 , \pattern_gen_1.player.n17704 , 
         \pattern_gen_1.player.n8100 , \pattern_gen_1.player.n8192 , 
         \pattern_gen_1.player.n8098 , \pattern_gen_1.player.n2930 , 
         \pattern_gen_1.player.n8_adj_541 , \pattern_gen_1.player.n6_adj_521 , 
         \pattern_gen_1.player.n17031 , \pattern_gen_1.player.n17765 , 
         \pattern_gen_1.player.n8369 , \pattern_gen_1.player.n8_adj_527 , 
         \pattern_gen_1.player.n9_adj_523 , \pattern_gen_1.player.n6_adj_538 , 
         \pattern_gen_1.player.n8_adj_526 , \pattern_gen_1.player.n16407 , 
         \pattern_gen_1.player.n9_adj_535 , \pattern_gen_1.player.n2965 , 
         \pattern_gen_1.player.n8481 , \pattern_gen_1.player.n8535 , 
         \pattern_gen_1.player.n8_adj_543 , \pattern_gen_1.player.n9_adj_532 , 
         \pattern_gen_1.player.n8_adj_533 , \pattern_gen_1.player.n9_adj_536 , 
         \pattern_gen_1.player.n16403 , \pattern_gen_1.player.n6701 , 
         \pattern_gen_1.player.n17701 , \pattern_gen_1.player.n8435 , 
         \pattern_gen_1.player.n9_adj_545 , \pattern_gen_1.player.n8_adj_540 , 
         \pattern_gen_1.player.n1271[0] , \pattern_gen_1.player.n17703 , 
         \pattern_gen_1.player.n1310[0] , \pattern_gen_1.player.n1323[0] , 
         \pattern_gen_1.player.n1323[3] , \pattern_gen_1.player.n1310[5] , 
         \pattern_gen_1.player.n1323[1] , \pattern_gen_1.player.n16398 , 
         \pattern_gen_1.player.n8081 , \pattern_gen_1.player.n1271[5] , 
         \pattern_gen_1.player.n1310[1] , \pattern_gen_1.player.n8364 , 
         \pattern_gen_1.player.n8559 , \pattern_gen_1.player.n4_adj_546 , 
         \pattern_gen_1.player.n7_adj_542 , \pattern_gen_1.player.n12 , 
         \pattern_gen_1.player.n4284 , \pattern_gen_1.player.n8167 , 
         \pattern_gen_1.player_y_5__N_375[5] , \score_1.n16389 , 
         \gamestate_1.n8479 , \gamestate_1.n6975 , \gamestate_1.n17013 , 
         \gamestate_1.n4_c , \gamestate_1.n6 , \gamestate_1.n8 , 
         \gamestate_1.n10_c , \gamestate_1.n12_c , \gamestate_1.n14_adj_444 , 
         \gamestate_1.n16_adj_446 , \gamestate_1.n18_adj_454 , 
         \gamestate_1.n17711 , \gamestate_1.n17709 , \gamestate_1.n4_adj_447 , 
         \gamestate_1.n6_adj_448 , \gamestate_1.n8_adj_449 , 
         \gamestate_1.n10_adj_450 , \gamestate_1.n12_adj_451 , 
         \gamestate_1.n14_adj_452 , \gamestate_1.n16_adj_453 , 
         \gamestate_1.n18_c , \gamestate_1.n27 , \gamestate_1.n17037 , 
         \gamestate_1.n17033 , \gamestate_1.n6899 , \gamestate_1.n6_adj_508 , 
         \gamestate_1.n6_adj_510 , \gamestate_1.n4_adj_456 , 
         \gamestate_1.n6_adj_457 , \gamestate_1.n8_adj_458 , 
         \gamestate_1.n10_adj_459 , \gamestate_1.n12_adj_460 , 
         \gamestate_1.n14_adj_461 , \gamestate_1.n4_adj_463 , 
         \gamestate_1.n6_adj_465 , \gamestate_1.n8_adj_467 , 
         \gamestate_1.n10_adj_469 , \gamestate_1.n12_adj_471 , 
         \gamestate_1.n14_adj_473 , \gamestate_1.n16_adj_475 , 
         \gamestate_1.n18_adj_477 , \gamestate_1.n16_adj_478 , 
         \gamestate_1.n18_adj_480 , \gamestate_1.n34 , \gamestate_1.n19 , 
         \gamestate_1.n8493 , \gamestate_1.n17063 , \gamestate_1.n4_adj_482 , 
         \gamestate_1.n6_adj_484 , \gamestate_1.n8_adj_486 , 
         \gamestate_1.n10_adj_488 , \gamestate_1.n12_adj_490 , 
         \gamestate_1.n14_adj_492 , \gamestate_1.n16_adj_494 , 
         \gamestate_1.n18_adj_503 , \gamestate_1.n4_adj_495 , 
         \gamestate_1.n6_adj_496 , \gamestate_1.n8_adj_497 , 
         \gamestate_1.n10_adj_498 , \gamestate_1.n12_adj_499 , 
         \gamestate_1.n14_adj_500 , \gamestate_1.n16_adj_501 , 
         \gamestate_1.n18_adj_506 , \gamestate_1.n34_adj_505 , 
         \gamestate_1.n19_adj_511 , n4, \gamestate_1.n6941 , n19590, 
         \gamestate_1.n12_adj_509 , \gamestate_1.n16396 , \gamestate_1.n19586 , 
         \gamestate_1.n17680 , \gamestate_1.n17679 , \gravity_1.n6_adj_442 , 
         \gravity_1.n15202 , \gravity_1.n8 , \gravity_1.n22 , 
         \gravity_1.n8_adj_443 , \vga_1.VSYNC_c_N_391 , \vga_1.n7840 , 
         \vga_1.valid_N_437 , \vga_1.HSYNC_c_N_390 , leds_c_0, leds_c_6, 
         leds_c_2, leds_c_1, leds_c_5, leds_c_3, \vga_1.valid_N_436 , 
         \vga_1.valid , \pattern_gen_1.player.player_color_2__N_364[0] , 
         \gravity_1.was_jump_N_438 , HSYNC_c, clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w , output_freq_c;

  nes_1_SLICE_0 \nes_1.SLICE_0 ( .DI1(\nes_1.counter_8__N_380[4] ), 
    .DI0(\nes_1.counter_8__N_380[3] ), .D1(\nes_1.n20704 ), .C1(\nes_1.n13 ), 
    .D0(\nes_1.n13753 ), .C0(\nes_1.n14 ), .CLK(clkhf), .CIN0(\nes_1.n13753 ), 
    .CIN1(\nes_1.n20704 ), .Q0(\nes_1.n14 ), .Q1(\nes_1.n13 ), 
    .F0(\nes_1.counter_8__N_380[3] ), .F1(\nes_1.counter_8__N_380[4] ), 
    .COUT1(\nes_1.n13755 ), .COUT0(\nes_1.n20704 ));
  nes_1_SLICE_1 \nes_1.SLICE_1 ( .DI1(\nes_1.counter_8__N_380[2] ), 
    .DI0(\nes_1.counter_8__N_380[1] ), .D1(\nes_1.n20701 ), .C1(\nes_1.n15 ), 
    .D0(\nes_1.n13751 ), .C0(\nes_1.n16 ), .CLK(clkhf), .CIN0(\nes_1.n13751 ), 
    .CIN1(\nes_1.n20701 ), .Q0(\nes_1.n16 ), .Q1(\nes_1.n15 ), 
    .F0(\nes_1.counter_8__N_380[1] ), .F1(\nes_1.counter_8__N_380[2] ), 
    .COUT1(\nes_1.n13753 ), .COUT0(\nes_1.n20701 ));
  nes_1_SLICE_2 \nes_1.SLICE_2 ( .DI1(\nes_1.counter_8__N_380[0] ), 
    .D1(\nes_1.n20437 ), .C1(\nes_1.n17 ), .B1(VCC_net), .CLK(clkhf), 
    .CIN1(\nes_1.n20437 ), .Q1(\nes_1.n17 ), .F1(\nes_1.counter_8__N_380[0] ), 
    .COUT1(\nes_1.n13751 ), .COUT0(\nes_1.n20437 ));
  nes_1_SLICE_3 \nes_1.SLICE_3 ( .DI1(\nes_1.counter_8__N_380[16] ), 
    .DI0(\nes_1.counter_8__N_380[15] ), .D1(\nes_1.n20722 ), 
    .C1(\nes_1.NEScount[7] ), .D0(\nes_1.n13765 ), .C0(\nes_1.NEScount[6] ), 
    .CLK(clkhf), .CIN0(\nes_1.n13765 ), .CIN1(\nes_1.n20722 ), 
    .Q0(\nes_1.NEScount[6] ), .Q1(\nes_1.NEScount[7] ), 
    .F0(\nes_1.counter_8__N_380[15] ), .F1(\nes_1.counter_8__N_380[16] ), 
    .COUT0(\nes_1.n20722 ));
  nes_1_SLICE_4 \nes_1.SLICE_4 ( .DI1(\nes_1.counter_8__N_380[14] ), 
    .DI0(\nes_1.counter_8__N_380[13] ), .D1(\nes_1.n20719 ), 
    .C1(\nes_1.NEScount[5] ), .D0(\nes_1.n13763 ), .C0(\nes_1.NEScount[4] ), 
    .CLK(clkhf), .CIN0(\nes_1.n13763 ), .CIN1(\nes_1.n20719 ), 
    .Q0(\nes_1.NEScount[4] ), .Q1(\nes_1.NEScount[5] ), 
    .F0(\nes_1.counter_8__N_380[13] ), .F1(\nes_1.counter_8__N_380[14] ), 
    .COUT1(\nes_1.n13765 ), .COUT0(\nes_1.n20719 ));
  nes_1_SLICE_5 \nes_1.SLICE_5 ( .DI1(\nes_1.counter_8__N_380[12] ), 
    .DI0(\nes_1.counter_8__N_380[11] ), .D1(\nes_1.n20716 ), 
    .C1(\nes_1.NEScount[3] ), .D0(\nes_1.n13761 ), .C0(\nes_1.NEScount[2] ), 
    .CLK(clkhf), .CIN0(\nes_1.n13761 ), .CIN1(\nes_1.n20716 ), 
    .Q0(\nes_1.NEScount[2] ), .Q1(\nes_1.NEScount[3] ), 
    .F0(\nes_1.counter_8__N_380[11] ), .F1(\nes_1.counter_8__N_380[12] ), 
    .COUT1(\nes_1.n13763 ), .COUT0(\nes_1.n20716 ));
  nes_1_SLICE_6 \nes_1.SLICE_6 ( .DI1(\nes_1.counter_8__N_380[10] ), 
    .DI0(\nes_1.counter_8__N_380[9] ), .D1(\nes_1.n20713 ), 
    .C1(\nes_1.NEScount[1] ), .D0(\nes_1.n13759 ), .C0(\nes_1.NEScount[0] ), 
    .CLK(clkhf), .CIN0(\nes_1.n13759 ), .CIN1(\nes_1.n20713 ), 
    .Q0(\nes_1.NEScount[0] ), .Q1(\nes_1.NEScount[1] ), 
    .F0(\nes_1.counter_8__N_380[9] ), .F1(\nes_1.counter_8__N_380[10] ), 
    .COUT1(\nes_1.n13761 ), .COUT0(\nes_1.n20713 ));
  nes_1_SLICE_7 \nes_1.SLICE_7 ( .DI1(\nes_1.counter_8__N_380[8] ), 
    .DI0(\nes_1.counter_8__N_380[7] ), .D1(\nes_1.n20710 ), 
    .C1(\nes_1.counter[8] ), .D0(\nes_1.n13757 ), .C0(\nes_1.n10 ), 
    .CLK(clkhf), .CIN0(\nes_1.n13757 ), .CIN1(\nes_1.n20710 ), 
    .Q0(\nes_1.n10 ), .Q1(\nes_1.counter[8] ), 
    .F0(\nes_1.counter_8__N_380[7] ), .F1(\nes_1.counter_8__N_380[8] ), 
    .COUT1(\nes_1.n13759 ), .COUT0(\nes_1.n20710 ));
  nes_1_SLICE_8 \nes_1.SLICE_8 ( .DI1(\nes_1.counter_8__N_380[6] ), 
    .DI0(\nes_1.counter_8__N_380[5] ), .D1(\nes_1.n20707 ), .C1(\nes_1.n11 ), 
    .D0(\nes_1.n13755 ), .C0(\nes_1.n12 ), .CLK(clkhf), .CIN0(\nes_1.n13755 ), 
    .CIN1(\nes_1.n20707 ), .Q0(\nes_1.n12 ), .Q1(\nes_1.n11 ), 
    .F0(\nes_1.counter_8__N_380[5] ), .F1(\nes_1.counter_8__N_380[6] ), 
    .COUT1(\nes_1.n13757 ), .COUT0(\nes_1.n20707 ));
  vga_1_SLICE_9 \vga_1.SLICE_9 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n20485 ), .D0(\vga_1.n13797 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n13797 ), .CIN1(\vga_1.n20485 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n20485 ));
  vga_1_SLICE_10 \vga_1.SLICE_10 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n20482 ), .B1(\column[8] ), 
    .D0(\vga_1.n13795 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n13795 ), 
    .CIN1(\vga_1.n20482 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n13797 ), .COUT0(\vga_1.n20482 ));
  vga_1_SLICE_11 \vga_1.SLICE_11 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n20479 ), .B1(\column[6] ), 
    .D0(\vga_1.n13793 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n13793 ), 
    .CIN1(\vga_1.n20479 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n13795 ), .COUT0(\vga_1.n20479 ));
  vga_1_SLICE_12 \vga_1.SLICE_12 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n20476 ), .B1(\column[4] ), 
    .D0(\vga_1.n13791 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n13791 ), 
    .CIN1(\vga_1.n20476 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n13793 ), .COUT0(\vga_1.n20476 ));
  vga_1_SLICE_13 \vga_1.SLICE_13 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n20473 ), .B1(\column[2] ), 
    .D0(\vga_1.n13789 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n13789 ), 
    .CIN1(\vga_1.n20473 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n13791 ), .COUT0(\vga_1.n20473 ));
  vga_1_SLICE_14 \vga_1.SLICE_14 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n20212 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n20212 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n13789 ), .COUT0(\vga_1.n20212 ));
  vga_1_SLICE_15 \vga_1.SLICE_15 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n20752 ), .D0(\vga_1.n13868 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n13868 ), 
    .CIN1(\vga_1.n20752 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n20752 ));
  vga_1_SLICE_16 \vga_1.SLICE_16 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n20749 ), .C1(\row[8] ), 
    .D0(\vga_1.n13866 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n13866 ), .CIN1(\vga_1.n20749 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n13868 ), .COUT0(\vga_1.n20749 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n20746 ), .C1(\row[6] ), 
    .D0(\vga_1.n13864 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n13864 ), .CIN1(\vga_1.n20746 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n13866 ), .COUT0(\vga_1.n20746 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n20743 ), .C1(\row[4] ), 
    .D0(\vga_1.n13862 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n13862 ), .CIN1(\vga_1.n20743 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n13864 ), .COUT0(\vga_1.n20743 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n20740 ), .C1(\row[2] ), 
    .D0(\vga_1.n13860 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n13860 ), .CIN1(\vga_1.n20740 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n13862 ), .COUT0(\vga_1.n20740 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n20455 ), .C1(\row[0] ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n20455 ), 
    .Q1(\row[0] ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n13860 ), 
    .COUT0(\vga_1.n20455 ));
  tower_2_SLICE_21 \tower_2.SLICE_21 ( .DI1(\tower_2.tower2xpos_9__N_117[4] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[3] ), .D1(\tower_2.n20611 ), 
    .C1(\tower2xpos[4] ), .B1(VCC_net), .D0(\tower_2.n13688 ), 
    .C0(\tower2xpos[3] ), .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n13688 ), .CIN1(\tower_2.n20611 ), 
    .Q0(\tower2xpos[3] ), .Q1(\tower2xpos[4] ), 
    .F0(\tower_2.tower2xpos_9__N_117[3] ), 
    .F1(\tower_2.tower2xpos_9__N_117[4] ), .COUT1(\tower_2.n13690 ), 
    .COUT0(\tower_2.n20611 ));
  tower_2_SLICE_22 \tower_2.SLICE_22 ( .DI1(\tower_2.startcount_5__N_322[0] ), 
    .D1(\tower_2.n20599 ), .C1(\tower_2.n6 ), .B1(\tower_2.n8336 ), 
    .CE(\tower_2.startcount_1__N_335 ), .LSR(\tower_2.startcount_1__N_336 ), 
    .CLK(VSYNC_c), .CIN1(\tower_2.n20599 ), .Q1(\tower_2.n6 ), 
    .F1(\tower_2.startcount_5__N_322[0] ), .COUT1(\tower_2.n13711 ), 
    .COUT0(\tower_2.n20599 ));
  tower_2_SLICE_23 \tower_2.SLICE_23 ( .DI1(\tower_2.tower2xpos_9__N_117[2] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[1] ), .D1(\tower_2.n20596 ), 
    .C1(\tower2xpos[2] ), .D0(\tower_2.n13686 ), .C0(\tower2xpos[1] ), 
    .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n13686 ), .CIN1(\tower_2.n20596 ), .Q0(\tower2xpos[1] ), 
    .Q1(\tower2xpos[2] ), .F0(\tower_2.tower2xpos_9__N_117[1] ), 
    .F1(\tower_2.tower2xpos_9__N_117[2] ), .COUT1(\tower_2.n13688 ), 
    .COUT0(\tower_2.n20596 ));
  tower_2_SLICE_24 \tower_2.SLICE_24 ( .DI1(\tower_2.tower2xpos_9__N_117[0] ), 
    .D1(\tower_2.n20395 ), .C1(\tower2xpos[0] ), .B1(VCC_net), 
    .LSR(\tower_2.tower2xpos_0__N_136 ), .CLK(VSYNC_c), 
    .CIN1(\tower_2.n20395 ), .Q1(\tower2xpos[0] ), 
    .F1(\tower_2.tower2xpos_9__N_117[0] ), .COUT1(\tower_2.n13686 ), 
    .COUT0(\tower_2.n20395 ));
  tower_2_SLICE_25 \tower_2.SLICE_25 ( .DI0(\tower_2.startcount_5__N_322[5] ), 
    .D1(\tower_2.n20608 ), .D0(\tower_2.n13715 ), .C0(\tower_2.startcount[5] ), 
    .CE(\tower_2.startcount_1__N_335 ), .LSR(\tower_2.startcount_1__N_336 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n13715 ), .CIN1(\tower_2.n20608 ), 
    .Q0(\tower_2.startcount[5] ), .F0(\tower_2.startcount_5__N_322[5] ), 
    .COUT0(\tower_2.n20608 ));
  tower_2_SLICE_26 \tower_2.SLICE_26 ( .D1(\tower_2.n20320 ), 
    .D0(\tower_2.tower2ypos_8__N_145 ), .C0(\tower_2.tower2ypos_9__N_139[8] ), 
    .CIN0(\tower_2.tower2ypos_8__N_145 ), .CIN1(\tower_2.n20320 ), 
    .F0(\tower2ypos[8] ), .F1(\tower2ypos[9] ), .COUT0(\tower_2.n20320 ));
  tower_2_SLICE_27 \tower_2.SLICE_27 ( .D1(\tower_2.n20314 ), 
    .C1(\tower_2.tower2ypos_9__N_139[7] ), .D0(\tower_2.tower2ypos_6__N_156 ), 
    .C0(\tower_2.tower2ypos_9__N_139[6] ), 
    .CIN0(\tower_2.tower2ypos_6__N_156 ), .CIN1(\tower_2.n20314 ), 
    .F0(\tower2ypos[6] ), .F1(\tower2ypos[7] ), 
    .COUT1(\tower_2.tower2ypos_8__N_145 ), .COUT0(\tower_2.n20314 ));
  tower_2_SLICE_28 \tower_2.SLICE_28 ( .D1(\tower_2.n20308 ), 
    .C1(\tower_2.tower2ypos_9__N_139[5] ), .B1(VCC_net), 
    .D0(\tower_2.tower2ypos_4__N_168 ), .C0(\tower_2.tower2ypos_9__N_139[4] ), 
    .B0(VCC_net), .CIN0(\tower_2.tower2ypos_4__N_168 ), 
    .CIN1(\tower_2.n20308 ), .F0(\tower2ypos[4] ), .F1(\tower2ypos[5] ), 
    .COUT1(\tower_2.tower2ypos_6__N_156 ), .COUT0(\tower_2.n20308 ));
  tower_2_SLICE_29 \tower_2.SLICE_29 ( .D1(\tower_2.n20290 ), 
    .C1(\tower_2.tower2ypos_9__N_139[3] ), .D0(\tower_2.tower2ypos_2__N_178 ), 
    .C0(\tower_2.counter[2] ), .CIN0(\tower_2.tower2ypos_2__N_178 ), 
    .CIN1(\tower_2.n20290 ), .F0(\tower2ypos[2] ), .F1(\tower2ypos[3] ), 
    .COUT1(\tower_2.tower2ypos_4__N_168 ), .COUT0(\tower_2.n20290 ));
  tower_2_SLICE_30 \tower_2.SLICE_30 ( .D1(\tower_2.n20287 ), 
    .C1(\tower_2.counter[1] ), .B1(VCC_net), .CIN1(\tower_2.n20287 ), 
    .F1(\tower2ypos[1] ), .COUT1(\tower_2.tower2ypos_2__N_178 ), 
    .COUT0(\tower_2.n20287 ));
  tower_2_SLICE_31 \tower_2.SLICE_31 ( .D1(\tower_2.n20305 ), 
    .D0(\tower_2.n13965 ), .B0(\tower_2.counter[9] ), .CIN0(\tower_2.n13965 ), 
    .CIN1(\tower_2.n20305 ), .F0(\tower_2.n445[9] ), .COUT0(\tower_2.n20305 ));
  tower_2_SLICE_32 \tower_2.SLICE_32 ( .D1(\tower_2.n20302 ), .C1(VCC_net), 
    .B1(\tower_2.counter[8] ), .D0(\tower_2.n13963 ), .C0(VCC_net), 
    .B0(\tower_2.counter[7] ), .CIN0(\tower_2.n13963 ), 
    .CIN1(\tower_2.n20302 ), .F0(\tower_2.n445[7] ), .F1(\tower_2.n445[8] ), 
    .COUT1(\tower_2.n13965 ), .COUT0(\tower_2.n20302 ));
  tower_2_SLICE_33 \tower_2.SLICE_33 ( .D1(\tower_2.n20299 ), .C1(VCC_net), 
    .B1(\tower_2.counter[6] ), .D0(\tower_2.n13961 ), 
    .B0(\tower_2.counter[5] ), .CIN0(\tower_2.n13961 ), 
    .CIN1(\tower_2.n20299 ), .F0(\tower_2.n445[5] ), .F1(\tower_2.n445[6] ), 
    .COUT1(\tower_2.n13963 ), .COUT0(\tower_2.n20299 ));
  tower_2_SLICE_34 \tower_2.SLICE_34 ( .D1(\tower_2.n20296 ), .C1(VCC_net), 
    .B1(\tower_2.counter[4] ), .CIN1(\tower_2.n20296 ), .F1(\tower_2.n445[4] ), 
    .COUT1(\tower_2.n13961 ), .COUT0(\tower_2.n20296 ));
  tower_2_SLICE_35 \tower_2.SLICE_35 ( .D1(\tower_2.n20323 ), 
    .D0(\tower_2.n13958 ), .B0(\tower_2.n457 ), .CIN0(\tower_2.n13958 ), 
    .CIN1(\tower_2.n20323 ), .F0(\tower_2.n4552[8] ), .COUT0(\tower_2.n20323 ));
  tower_2_SLICE_36 \tower_2.SLICE_36 ( .D1(\tower_2.n20317 ), .C1(VCC_net), 
    .B1(\tower_2.n458 ), .D0(\tower_2.n13956 ), .C0(VCC_net), 
    .B0(\tower_2.n459 ), .CIN0(\tower_2.n13956 ), .CIN1(\tower_2.n20317 ), 
    .F0(\tower_2.n4552[6] ), .F1(\tower_2.n4552[7] ), .COUT1(\tower_2.n13958 ), 
    .COUT0(\tower_2.n20317 ));
  tower_2_SLICE_37 \tower_2.SLICE_37 ( .D1(\tower_2.n20311 ), .C1(VCC_net), 
    .B1(\tower_2.n460 ), .D0(\tower_2.n13954 ), .B0(\tower_2.n461 ), 
    .CIN0(\tower_2.n13954 ), .CIN1(\tower_2.n20311 ), .F0(\tower_2.n4552[4] ), 
    .F1(\tower_2.n4552[5] ), .COUT1(\tower_2.n13956 ), 
    .COUT0(\tower_2.n20311 ));
  tower_2_SLICE_38 \tower_2.SLICE_38 ( .D1(\tower_2.n20293 ), .C1(VCC_net), 
    .B1(\tower_2.counter[3] ), .CIN1(\tower_2.n20293 ), 
    .F1(\tower_2.n4552[3] ), .COUT1(\tower_2.n13954 ), 
    .COUT0(\tower_2.n20293 ));
  tower_2_SLICE_39 \tower_2.SLICE_39 ( .DI0(\tower_2.tower2xpos_9__N_117[9] ), 
    .D1(\tower_2.n20620 ), .D0(\tower_2.n13694 ), .C0(\tower2xpos[9] ), 
    .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n13694 ), .CIN1(\tower_2.n20620 ), .Q0(\tower2xpos[9] ), 
    .F0(\tower_2.tower2xpos_9__N_117[9] ), .COUT0(\tower_2.n20620 ));
  tower_2_SLICE_40 \tower_2.SLICE_40 ( .DI1(\tower_2.tower2xpos_9__N_117[8] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[7] ), .D1(\tower_2.n20617 ), 
    .C1(\tower2xpos[8] ), .B1(VCC_net), .D0(\tower_2.n13692 ), 
    .C0(\tower2xpos[7] ), .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n13692 ), .CIN1(\tower_2.n20617 ), 
    .Q0(\tower2xpos[7] ), .Q1(\tower2xpos[8] ), 
    .F0(\tower_2.tower2xpos_9__N_117[7] ), 
    .F1(\tower_2.tower2xpos_9__N_117[8] ), .COUT1(\tower_2.n13694 ), 
    .COUT0(\tower_2.n20617 ));
  tower_2_SLICE_41 \tower_2.SLICE_41 ( .DI1(\tower_2.startcount_5__N_322[4] ), 
    .DI0(\tower_2.startcount_5__N_322[3] ), .D1(\tower_2.n20605 ), 
    .C1(\tower_2.startcount[4] ), .D0(\tower_2.n13713 ), 
    .C0(\tower_2.startcount[3] ), .CE(\tower_2.startcount_1__N_335 ), 
    .LSR(\tower_2.startcount_1__N_336 ), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n13713 ), .CIN1(\tower_2.n20605 ), 
    .Q0(\tower_2.startcount[3] ), .Q1(\tower_2.startcount[4] ), 
    .F0(\tower_2.startcount_5__N_322[3] ), 
    .F1(\tower_2.startcount_5__N_322[4] ), .COUT1(\tower_2.n13715 ), 
    .COUT0(\tower_2.n20605 ));
  tower_2_SLICE_42 \tower_2.SLICE_42 ( .DI1(\tower_2.tower2xpos_9__N_117[6] ), 
    .DI0(\tower_2.tower2xpos_9__N_117[5] ), .D1(\tower_2.n20614 ), 
    .C1(\tower2xpos[6] ), .B1(VCC_net), .D0(\tower_2.n13690 ), 
    .C0(\tower2xpos[5] ), .B0(VCC_net), .LSR(\tower_2.tower2xpos_0__N_136 ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n13690 ), .CIN1(\tower_2.n20614 ), 
    .Q0(\tower2xpos[5] ), .Q1(\tower2xpos[6] ), 
    .F0(\tower_2.tower2xpos_9__N_117[5] ), 
    .F1(\tower_2.tower2xpos_9__N_117[6] ), .COUT1(\tower_2.n13692 ), 
    .COUT0(\tower_2.n20614 ));
  tower_2_SLICE_43 \tower_2.SLICE_43 ( .DI1(\tower_2.startcount_5__N_322[2] ), 
    .DI0(\tower_2.startcount_5__N_322[1] ), .D1(\tower_2.n20602 ), 
    .C1(\tower_2.startcount[2] ), .D0(\tower_2.n13711 ), 
    .C0(\tower_2.startcount[1] ), .CE(\tower_2.startcount_1__N_335 ), 
    .LSR(\tower_2.startcount_1__N_336 ), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n13711 ), .CIN1(\tower_2.n20602 ), 
    .Q0(\tower_2.startcount[1] ), .Q1(\tower_2.startcount[2] ), 
    .F0(\tower_2.startcount_5__N_322[1] ), 
    .F1(\tower_2.startcount_5__N_322[2] ), .COUT1(\tower_2.n13713 ), 
    .COUT0(\tower_2.n20602 ));
  tower_2_SLICE_44 \tower_2.SLICE_44 ( .DI0(\tower_2.tower2ypos_0__N_183[9] ), 
    .D1(\tower_2.n20683 ), .D0(\tower_2.n13899 ), .C0(\tower_2.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_2.n13899 ), .CIN1(\tower_2.n20683 ), 
    .Q0(\tower_2.counter[9] ), .F0(\tower_2.tower2ypos_0__N_183[9] ), 
    .COUT0(\tower_2.n20683 ));
  tower_2_SLICE_45 \tower_2.SLICE_45 ( .DI1(\tower_2.tower2ypos_0__N_183[8] ), 
    .DI0(\tower_2.tower2ypos_0__N_183[7] ), .D1(\tower_2.n20680 ), 
    .C1(\tower_2.counter[8] ), .B1(n118), .D0(\tower_2.n13897 ), 
    .C0(\tower_2.counter[7] ), .B0(n118), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n13897 ), .CIN1(\tower_2.n20680 ), 
    .Q0(\tower_2.counter[7] ), .Q1(\tower_2.counter[8] ), 
    .F0(\tower_2.tower2ypos_0__N_183[7] ), 
    .F1(\tower_2.tower2ypos_0__N_183[8] ), .COUT1(\tower_2.n13899 ), 
    .COUT0(\tower_2.n20680 ));
  tower_2_SLICE_46 \tower_2.SLICE_46 ( .DI1(\tower_2.tower2ypos_0__N_183[6] ), 
    .DI0(\tower_2.tower2ypos_0__N_183[5] ), .D1(\tower_2.n20677 ), 
    .C1(\tower_2.counter[6] ), .D0(\tower_2.n13895 ), 
    .C0(\tower_2.counter[5] ), .CLK(VSYNC_c), .CIN0(\tower_2.n13895 ), 
    .CIN1(\tower_2.n20677 ), .Q0(\tower_2.counter[5] ), 
    .Q1(\tower_2.counter[6] ), .F0(\tower_2.tower2ypos_0__N_183[5] ), 
    .F1(\tower_2.tower2ypos_0__N_183[6] ), .COUT1(\tower_2.n13897 ), 
    .COUT0(\tower_2.n20677 ));
  tower_2_SLICE_47 \tower_2.SLICE_47 ( .DI1(\tower_2.tower2ypos_0__N_183[4] ), 
    .DI0(\tower_2.tower2ypos_0__N_183[3] ), .D1(\tower_2.n20674 ), 
    .C1(\tower_2.counter[4] ), .D0(\tower_2.n13893 ), 
    .C0(\tower_2.counter[3] ), .CLK(VSYNC_c), .CIN0(\tower_2.n13893 ), 
    .CIN1(\tower_2.n20674 ), .Q0(\tower_2.counter[3] ), 
    .Q1(\tower_2.counter[4] ), .F0(\tower_2.tower2ypos_0__N_183[3] ), 
    .F1(\tower_2.tower2ypos_0__N_183[4] ), .COUT1(\tower_2.n13895 ), 
    .COUT0(\tower_2.n20674 ));
  tower_2_SLICE_48 \tower_2.SLICE_48 ( .DI1(\tower_2.tower2ypos_0__N_183[2] ), 
    .DI0(\tower_2.tower2ypos_0__N_183[1] ), .D1(\tower_2.n20671 ), 
    .C1(\tower_2.counter[2] ), .D0(\tower_2.n13891 ), 
    .C0(\tower_2.counter[1] ), .B0(n118), .CLK(VSYNC_c), 
    .CIN0(\tower_2.n13891 ), .CIN1(\tower_2.n20671 ), 
    .Q0(\tower_2.counter[1] ), .Q1(\tower_2.counter[2] ), 
    .F0(\tower_2.tower2ypos_0__N_183[1] ), 
    .F1(\tower_2.tower2ypos_0__N_183[2] ), .COUT1(\tower_2.n13893 ), 
    .COUT0(\tower_2.n20671 ));
  tower_2_SLICE_49 \tower_2.SLICE_49 ( .DI1(\tower_2.tower2ypos_0__N_183[0] ), 
    .D1(\tower_2.n20425 ), .C1(\tower2ypos[0] ), .B1(n118), .CLK(VSYNC_c), 
    .CIN1(\tower_2.n20425 ), .Q1(\tower2ypos[0] ), 
    .F1(\tower_2.tower2ypos_0__N_183[0] ), .COUT1(\tower_2.n13891 ), 
    .COUT0(\tower_2.n20425 ));
  tower_3_SLICE_50 \tower_3.SLICE_50 ( .DI1(\tower_3.tower3xpos_9__N_184[8] ), 
    .DI0(\tower_3.tower3xpos_9__N_184[7] ), .D1(\tower_3.n20665 ), 
    .C1(\tower3xpos[8] ), .B1(VCC_net), .D0(\tower_3.n13724 ), 
    .C0(\tower3xpos[7] ), .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_203 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n13724 ), .CIN1(\tower_3.n20665 ), 
    .Q0(\tower3xpos[7] ), .Q1(\tower3xpos[8] ), 
    .F0(\tower_3.tower3xpos_9__N_184[7] ), 
    .F1(\tower_3.tower3xpos_9__N_184[8] ), .COUT1(\tower_3.n13726 ), 
    .COUT0(\tower_3.n20665 ));
  tower_3_SLICE_51 \tower_3.SLICE_51 ( .DI1(\tower_3.tower3xpos_9__N_184[6] ), 
    .DI0(\tower_3.tower3xpos_9__N_184[5] ), .D1(\tower_3.n20662 ), 
    .C1(\tower3xpos[6] ), .B1(VCC_net), .D0(\tower_3.n13722 ), 
    .C0(\tower3xpos[5] ), .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_203 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n13722 ), .CIN1(\tower_3.n20662 ), 
    .Q0(\tower3xpos[5] ), .Q1(\tower3xpos[6] ), 
    .F0(\tower_3.tower3xpos_9__N_184[5] ), 
    .F1(\tower_3.tower3xpos_9__N_184[6] ), .COUT1(\tower_3.n13724 ), 
    .COUT0(\tower_3.n20662 ));
  tower_3_SLICE_52 \tower_3.SLICE_52 ( .DI1(\tower_3.tower3xpos_9__N_184[4] ), 
    .DI0(\tower_3.tower3xpos_9__N_184[3] ), .D1(\tower_3.n20659 ), 
    .C1(\tower3xpos[4] ), .B1(VCC_net), .D0(\tower_3.n13720 ), 
    .C0(\tower3xpos[3] ), .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_203 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n13720 ), .CIN1(\tower_3.n20659 ), 
    .Q0(\tower3xpos[3] ), .Q1(\tower3xpos[4] ), 
    .F0(\tower_3.tower3xpos_9__N_184[3] ), 
    .F1(\tower_3.tower3xpos_9__N_184[4] ), .COUT1(\tower_3.n13722 ), 
    .COUT0(\tower_3.n20659 ));
  tower_3_SLICE_53 \tower_3.SLICE_53 ( .DI1(\tower_3.tower3xpos_9__N_184[2] ), 
    .DI0(\tower_3.tower3xpos_9__N_184[1] ), .D1(\tower_3.n20656 ), 
    .C1(\tower3xpos[2] ), .D0(\tower_3.n13718 ), .C0(\tower3xpos[1] ), 
    .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_203 ), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n13718 ), .CIN1(\tower_3.n20656 ), .Q0(\tower3xpos[1] ), 
    .Q1(\tower3xpos[2] ), .F0(\tower_3.tower3xpos_9__N_184[1] ), 
    .F1(\tower_3.tower3xpos_9__N_184[2] ), .COUT1(\tower_3.n13720 ), 
    .COUT0(\tower_3.n20656 ));
  tower_3_SLICE_54 \tower_3.SLICE_54 ( .DI1(\tower_3.tower3xpos_9__N_184[0] ), 
    .D1(\tower_3.n20416 ), .C1(\tower3xpos[0] ), .B1(VCC_net), 
    .LSR(\tower_3.tower3xpos_0__N_203 ), .CLK(VSYNC_c), 
    .CIN1(\tower_3.n20416 ), .Q1(\tower3xpos[0] ), 
    .F1(\tower_3.tower3xpos_9__N_184[0] ), .COUT1(\tower_3.n13718 ), 
    .COUT0(\tower_3.n20416 ));
  tower_3_SLICE_55 \tower_3.SLICE_55 ( .D1(\tower_3.n20251 ), 
    .D0(\tower_3.n14010 ), .B0(\tower_3.n457 ), .CIN0(\tower_3.n14010 ), 
    .CIN1(\tower_3.n20251 ), .F0(\tower_3.n4788[8] ), .COUT0(\tower_3.n20251 ));
  tower_3_SLICE_56 \tower_3.SLICE_56 ( .D1(\tower_3.n20245 ), .C1(VCC_net), 
    .B1(\tower_3.n458 ), .D0(\tower_3.n14008 ), .C0(VCC_net), 
    .B0(\tower_3.n459 ), .CIN0(\tower_3.n14008 ), .CIN1(\tower_3.n20245 ), 
    .F0(\tower_3.n4788[6] ), .F1(\tower_3.n4788[7] ), .COUT1(\tower_3.n14010 ), 
    .COUT0(\tower_3.n20245 ));
  tower_3_SLICE_57 \tower_3.SLICE_57 ( .D1(\tower_3.n20239 ), .C1(VCC_net), 
    .B1(\tower_3.n460 ), .D0(\tower_3.n14006 ), .B0(\tower_3.n461 ), 
    .CIN0(\tower_3.n14006 ), .CIN1(\tower_3.n20239 ), .F0(\tower_3.n4788[4] ), 
    .F1(\tower_3.n4788[5] ), .COUT1(\tower_3.n14008 ), 
    .COUT0(\tower_3.n20239 ));
  tower_3_SLICE_58 \tower_3.SLICE_58 ( .D1(\tower_3.n20221 ), .C1(VCC_net), 
    .B1(\tower_3.counter[3] ), .CIN1(\tower_3.n20221 ), 
    .F1(\tower_3.n4788[3] ), .COUT1(\tower_3.n14006 ), 
    .COUT0(\tower_3.n20221 ));
  tower_3_SLICE_59 \tower_3.SLICE_59 ( .D1(\tower_3.n20233 ), 
    .D0(\tower_3.n14003 ), .B0(\tower_3.counter[9] ), .CIN0(\tower_3.n14003 ), 
    .CIN1(\tower_3.n20233 ), .F0(\tower_3.n445[9] ), .COUT0(\tower_3.n20233 ));
  tower_3_SLICE_60 \tower_3.SLICE_60 ( .D1(\tower_3.n20230 ), .C1(VCC_net), 
    .B1(\tower_3.counter[8] ), .D0(\tower_3.n14001 ), .C0(VCC_net), 
    .B0(\tower_3.counter[7] ), .CIN0(\tower_3.n14001 ), 
    .CIN1(\tower_3.n20230 ), .F0(\tower_3.n445[7] ), .F1(\tower_3.n445[8] ), 
    .COUT1(\tower_3.n14003 ), .COUT0(\tower_3.n20230 ));
  tower_3_SLICE_61 \tower_3.SLICE_61 ( .D1(\tower_3.n20227 ), .C1(VCC_net), 
    .B1(\tower_3.counter[6] ), .D0(\tower_3.n13999 ), 
    .B0(\tower_3.counter[5] ), .CIN0(\tower_3.n13999 ), 
    .CIN1(\tower_3.n20227 ), .F0(\tower_3.n445[5] ), .F1(\tower_3.n445[6] ), 
    .COUT1(\tower_3.n14001 ), .COUT0(\tower_3.n20227 ));
  tower_3_SLICE_62 \tower_3.SLICE_62 ( .D1(\tower_3.n20224 ), .C1(VCC_net), 
    .B1(\tower_3.counter[4] ), .CIN1(\tower_3.n20224 ), .F1(\tower_3.n445[4] ), 
    .COUT1(\tower_3.n13999 ), .COUT0(\tower_3.n20224 ));
  tower_3_SLICE_63 \tower_3.SLICE_63 ( .DI0(\tower_3.tower3xpos_9__N_184[9] ), 
    .D1(\tower_3.n20668 ), .D0(\tower_3.n13726 ), .C0(\tower3xpos[9] ), 
    .B0(VCC_net), .LSR(\tower_3.tower3xpos_0__N_203 ), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n13726 ), .CIN1(\tower_3.n20668 ), .Q0(\tower3xpos[9] ), 
    .F0(\tower_3.tower3xpos_9__N_184[9] ), .COUT0(\tower_3.n20668 ));
  tower_3_SLICE_64 \tower_3.SLICE_64 ( .DI1(\tower_3.startcount_6__N_347[6] ), 
    .DI0(\tower_3.startcount_6__N_347[5] ), .D1(\tower_3.n20413 ), 
    .C1(\tower_3.startcount[6] ), .D0(\tower_3.n13906 ), 
    .C0(\tower_3.startcount[5] ), .CE(\tower_3.startcount_2__N_360 ), 
    .LSR(\tower_3.startcount_2__N_361 ), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n13906 ), .CIN1(\tower_3.n20413 ), 
    .Q0(\tower_3.startcount[5] ), .Q1(\tower_3.startcount[6] ), 
    .F0(\tower_3.startcount_6__N_347[5] ), 
    .F1(\tower_3.startcount_6__N_347[6] ), .COUT0(\tower_3.n20413 ));
  tower_3_SLICE_65 \tower_3.SLICE_65 ( .DI1(\tower_3.startcount_6__N_347[4] ), 
    .DI0(\tower_3.startcount_6__N_347[3] ), .D1(\tower_3.n20410 ), 
    .C1(\tower_3.startcount[4] ), .D0(\tower_3.n13904 ), 
    .C0(\tower_3.startcount[3] ), .CE(\tower_3.startcount_2__N_360 ), 
    .LSR(\tower_3.startcount_2__N_361 ), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n13904 ), .CIN1(\tower_3.n20410 ), 
    .Q0(\tower_3.startcount[3] ), .Q1(\tower_3.startcount[4] ), 
    .F0(\tower_3.startcount_6__N_347[3] ), 
    .F1(\tower_3.startcount_6__N_347[4] ), .COUT1(\tower_3.n13906 ), 
    .COUT0(\tower_3.n20410 ));
  tower_3_SLICE_66 \tower_3.SLICE_66 ( .DI1(\tower_3.startcount_6__N_347[2] ), 
    .DI0(\tower_3.startcount_6__N_347[1] ), .D1(\tower_3.n20407 ), 
    .C1(\tower_3.startcount[2] ), .D0(\tower_3.n13902 ), .C0(\tower_3.n6 ), 
    .CE(\tower_3.startcount_2__N_360 ), .LSR(\tower_3.startcount_2__N_361 ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n13902 ), .CIN1(\tower_3.n20407 ), 
    .Q0(\tower_3.n6 ), .Q1(\tower_3.startcount[2] ), 
    .F0(\tower_3.startcount_6__N_347[1] ), 
    .F1(\tower_3.startcount_6__N_347[2] ), .COUT1(\tower_3.n13904 ), 
    .COUT0(\tower_3.n20407 ));
  tower_3_SLICE_67 \tower_3.SLICE_67 ( .DI1(\tower_3.startcount_6__N_347[0] ), 
    .D1(\tower_3.n20404 ), .C1(\tower_3.n7 ), .B1(\tower_3.n8521 ), 
    .CE(\tower_3.startcount_2__N_360 ), .LSR(\tower_3.startcount_2__N_361 ), 
    .CLK(VSYNC_c), .CIN1(\tower_3.n20404 ), .Q1(\tower_3.n7 ), 
    .F1(\tower_3.startcount_6__N_347[0] ), .COUT1(\tower_3.n13902 ), 
    .COUT0(\tower_3.n20404 ));
  tower_3_SLICE_68 \tower_3.SLICE_68 ( .D1(\tower_3.n20248 ), 
    .D0(\tower_3.tower3ypos_8__N_212 ), .C0(\tower_3.tower3ypos_9__N_206[8] ), 
    .CIN0(\tower_3.tower3ypos_8__N_212 ), .CIN1(\tower_3.n20248 ), 
    .F0(\tower3ypos[8] ), .F1(\tower3ypos[9] ), .COUT0(\tower_3.n20248 ));
  tower_3_SLICE_69 \tower_3.SLICE_69 ( .D1(\tower_3.n20242 ), 
    .C1(\tower_3.tower3ypos_9__N_206[7] ), .D0(\tower_3.tower3ypos_6__N_223 ), 
    .C0(\tower_3.tower3ypos_9__N_206[6] ), 
    .CIN0(\tower_3.tower3ypos_6__N_223 ), .CIN1(\tower_3.n20242 ), 
    .F0(\tower3ypos[6] ), .F1(\tower3ypos[7] ), 
    .COUT1(\tower_3.tower3ypos_8__N_212 ), .COUT0(\tower_3.n20242 ));
  tower_3_SLICE_70 \tower_3.SLICE_70 ( .D1(\tower_3.n20236 ), 
    .C1(\tower_3.tower3ypos_9__N_206[5] ), .B1(VCC_net), 
    .D0(\tower_3.tower3ypos_4__N_235 ), .C0(\tower_3.tower3ypos_9__N_206[4] ), 
    .B0(VCC_net), .CIN0(\tower_3.tower3ypos_4__N_235 ), 
    .CIN1(\tower_3.n20236 ), .F0(\tower3ypos[4] ), .F1(\tower3ypos[5] ), 
    .COUT1(\tower_3.tower3ypos_6__N_223 ), .COUT0(\tower_3.n20236 ));
  tower_3_SLICE_71 \tower_3.SLICE_71 ( .D1(\tower_3.n20218 ), 
    .C1(\tower_3.tower3ypos_9__N_206[3] ), .D0(\tower_3.tower3ypos_2__N_245 ), 
    .C0(\tower_3.counter[2] ), .CIN0(\tower_3.tower3ypos_2__N_245 ), 
    .CIN1(\tower_3.n20218 ), .F0(\tower3ypos[2] ), .F1(\tower3ypos[3] ), 
    .COUT1(\tower_3.tower3ypos_4__N_235 ), .COUT0(\tower_3.n20218 ));
  tower_3_SLICE_72 \tower_3.SLICE_72 ( .D1(\tower_3.n20215 ), 
    .C1(\tower_3.counter[1] ), .B1(VCC_net), .CIN1(\tower_3.n20215 ), 
    .F1(\tower3ypos[1] ), .COUT1(\tower_3.tower3ypos_2__N_245 ), 
    .COUT0(\tower_3.n20215 ));
  tower_3_SLICE_73 \tower_3.SLICE_73 ( .DI0(\tower_3.counter_9__N_337[9] ), 
    .D1(\tower_3.n20767 ), .D0(\tower_3.n13879 ), .C0(\tower_3.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_3.n13879 ), .CIN1(\tower_3.n20767 ), 
    .Q0(\tower_3.counter[9] ), .F0(\tower_3.counter_9__N_337[9] ), 
    .COUT0(\tower_3.n20767 ));
  tower_3_SLICE_74 \tower_3.SLICE_74 ( .DI1(\tower_3.counter_9__N_337[8] ), 
    .DI0(\tower_3.counter_9__N_337[7] ), .D1(\tower_3.n20764 ), 
    .C1(\tower_3.counter[8] ), .B1(n118_adj_716), .D0(\tower_3.n13877 ), 
    .C0(\tower_3.counter[7] ), .B0(n118_adj_716), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n13877 ), .CIN1(\tower_3.n20764 ), 
    .Q0(\tower_3.counter[7] ), .Q1(\tower_3.counter[8] ), 
    .F0(\tower_3.counter_9__N_337[7] ), .F1(\tower_3.counter_9__N_337[8] ), 
    .COUT1(\tower_3.n13879 ), .COUT0(\tower_3.n20764 ));
  tower_3_SLICE_75 \tower_3.SLICE_75 ( .DI1(\tower_3.counter_9__N_337[6] ), 
    .DI0(\tower_3.counter_9__N_337[5] ), .D1(\tower_3.n20761 ), 
    .C1(\tower_3.counter[6] ), .D0(\tower_3.n13875 ), 
    .C0(\tower_3.counter[5] ), .CLK(VSYNC_c), .CIN0(\tower_3.n13875 ), 
    .CIN1(\tower_3.n20761 ), .Q0(\tower_3.counter[5] ), 
    .Q1(\tower_3.counter[6] ), .F0(\tower_3.counter_9__N_337[5] ), 
    .F1(\tower_3.counter_9__N_337[6] ), .COUT1(\tower_3.n13877 ), 
    .COUT0(\tower_3.n20761 ));
  tower_3_SLICE_76 \tower_3.SLICE_76 ( .DI1(\tower_3.counter_9__N_337[4] ), 
    .DI0(\tower_3.counter_9__N_337[3] ), .D1(\tower_3.n20758 ), 
    .C1(\tower_3.counter[4] ), .D0(\tower_3.n13873 ), 
    .C0(\tower_3.counter[3] ), .CLK(VSYNC_c), .CIN0(\tower_3.n13873 ), 
    .CIN1(\tower_3.n20758 ), .Q0(\tower_3.counter[3] ), 
    .Q1(\tower_3.counter[4] ), .F0(\tower_3.counter_9__N_337[3] ), 
    .F1(\tower_3.counter_9__N_337[4] ), .COUT1(\tower_3.n13875 ), 
    .COUT0(\tower_3.n20758 ));
  tower_3_SLICE_77 \tower_3.SLICE_77 ( .DI1(\tower_3.counter_9__N_337[2] ), 
    .DI0(\tower_3.counter_9__N_337[1] ), .D1(\tower_3.n20755 ), 
    .C1(\tower_3.counter[2] ), .D0(\tower_3.n13871 ), 
    .C0(\tower_3.counter[1] ), .B0(n118_adj_716), .CLK(VSYNC_c), 
    .CIN0(\tower_3.n13871 ), .CIN1(\tower_3.n20755 ), 
    .Q0(\tower_3.counter[1] ), .Q1(\tower_3.counter[2] ), 
    .F0(\tower_3.counter_9__N_337[1] ), .F1(\tower_3.counter_9__N_337[2] ), 
    .COUT1(\tower_3.n13873 ), .COUT0(\tower_3.n20755 ));
  tower_3_SLICE_78 \tower_3.SLICE_78 ( .DI1(\tower_3.counter_9__N_337[0] ), 
    .D1(\tower_3.n20470 ), .C1(\counter_adj_742[0] ), .B1(n118_adj_716), 
    .CLK(VSYNC_c), .CIN1(\tower_3.n20470 ), .Q1(\counter_adj_742[0] ), 
    .F1(\tower_3.counter_9__N_337[0] ), .COUT1(\tower_3.n13871 ), 
    .COUT0(\tower_3.n20470 ));
  tower_1_SLICE_79 \tower_1.SLICE_79 ( .DI0(\tower_1.tower1xpos_9__N_51[9] ), 
    .D1(\tower_1.n20698 ), .D0(\tower_1.n13827 ), .C0(\tower1xpos[9] ), 
    .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n13827 ), .CIN1(\tower_1.n20698 ), .Q0(\tower1xpos[9] ), 
    .F0(\tower_1.tower1xpos_9__N_51[9] ), .COUT0(\tower_1.n20698 ));
  tower_1_SLICE_80 \tower_1.SLICE_80 ( .D1(\tower_1.n20359 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n13704 ), 
    .B0(\tower_1.counter[5] ), .CIN0(\tower_1.n13704 ), 
    .CIN1(\tower_1.n20359 ), .F0(\tower_1.n445[5] ), .F1(\tower_1.n445[6] ), 
    .COUT1(\tower_1.n13706 ), .COUT0(\tower_1.n20359 ));
  tower_1_SLICE_81 \tower_1.SLICE_81 ( .D1(\tower_1.n20365 ), 
    .D0(\tower_1.n13708 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n13708 ), 
    .CIN1(\tower_1.n20365 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n20365 ));
  tower_1_SLICE_82 \tower_1.SLICE_82 ( .DI1(\tower_1.tower1xpos_9__N_51[8] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[7] ), .D1(\tower_1.n20695 ), 
    .C1(\tower1xpos[8] ), .B1(VCC_net), .D0(\tower_1.n13825 ), 
    .C0(\tower1xpos[7] ), .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n13825 ), .CIN1(\tower_1.n20695 ), 
    .Q0(\tower1xpos[7] ), .Q1(\tower1xpos[8] ), 
    .F0(\tower_1.tower1xpos_9__N_51[7] ), .F1(\tower_1.tower1xpos_9__N_51[8] ), 
    .COUT1(\tower_1.n13827 ), .COUT0(\tower_1.n20695 ));
  tower_1_SLICE_83 \tower_1.SLICE_83 ( .DI1(\tower_1.tower1xpos_9__N_51[6] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[5] ), .D1(\tower_1.n20692 ), 
    .C1(\tower1xpos[6] ), .B1(VCC_net), .D0(\tower_1.n13823 ), 
    .C0(\tower1xpos[5] ), .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n13823 ), .CIN1(\tower_1.n20692 ), 
    .Q0(\tower1xpos[5] ), .Q1(\tower1xpos[6] ), 
    .F0(\tower_1.tower1xpos_9__N_51[5] ), .F1(\tower_1.tower1xpos_9__N_51[6] ), 
    .COUT1(\tower_1.n13825 ), .COUT0(\tower_1.n20692 ));
  tower_1_SLICE_84 \tower_1.SLICE_84 ( .D1(\tower_1.n20362 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n13706 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n13706 ), 
    .CIN1(\tower_1.n20362 ), .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), 
    .COUT1(\tower_1.n13708 ), .COUT0(\tower_1.n20362 ));
  tower_1_SLICE_85 \tower_1.SLICE_85 ( .DI1(\tower_1.tower1xpos_9__N_51[4] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[3] ), .D1(\tower_1.n20689 ), 
    .C1(\tower1xpos[4] ), .B1(VCC_net), .D0(\tower_1.n13821 ), 
    .C0(\tower1xpos[3] ), .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n13821 ), .CIN1(\tower_1.n20689 ), 
    .Q0(\tower1xpos[3] ), .Q1(\tower1xpos[4] ), 
    .F0(\tower_1.tower1xpos_9__N_51[3] ), .F1(\tower_1.tower1xpos_9__N_51[4] ), 
    .COUT1(\tower_1.n13823 ), .COUT0(\tower_1.n20689 ));
  tower_1_SLICE_86 \tower_1.SLICE_86 ( .DI1(\tower_1.tower1xpos_9__N_51[2] ), 
    .DI0(\tower_1.tower1xpos_9__N_51[1] ), .D1(\tower_1.n20686 ), 
    .C1(\tower1xpos[2] ), .D0(\tower_1.n13819 ), .C0(\tower1xpos[1] ), 
    .B0(VCC_net), .LSR(\tower_1.tower1xpos_0__N_70 ), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n13819 ), .CIN1(\tower_1.n20686 ), .Q0(\tower1xpos[1] ), 
    .Q1(\tower1xpos[2] ), .F0(\tower_1.tower1xpos_9__N_51[1] ), 
    .F1(\tower_1.tower1xpos_9__N_51[2] ), .COUT1(\tower_1.n13821 ), 
    .COUT0(\tower_1.n20686 ));
  tower_1_SLICE_87 \tower_1.SLICE_87 ( .D1(\tower_1.n20356 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n20356 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n13704 ), .COUT0(\tower_1.n20356 ));
  tower_1_SLICE_88 \tower_1.SLICE_88 ( .DI1(\tower_1.tower1xpos_9__N_51[0] ), 
    .D1(\tower_1.n20428 ), .C1(\tower1xpos[0] ), .B1(VCC_net), 
    .LSR(\tower_1.tower1xpos_0__N_70 ), .CLK(VSYNC_c), .CIN1(\tower_1.n20428 ), 
    .Q1(\tower1xpos[0] ), .F1(\tower_1.tower1xpos_9__N_51[0] ), 
    .COUT1(\tower_1.n13819 ), .COUT0(\tower_1.n20428 ));
  tower_1_SLICE_89 \tower_1.SLICE_89 ( .D1(\tower_1.n20392 ), 
    .D0(\tower_1.n13701 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n13701 ), 
    .CIN1(\tower_1.n20392 ), .F0(\tower_1.n4409[8] ), .COUT0(\tower_1.n20392 ));
  tower_1_SLICE_90 \tower_1.SLICE_90 ( .D1(\tower_1.n20383 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n13699 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n13699 ), .CIN1(\tower_1.n20383 ), 
    .F0(\tower_1.n4409[6] ), .F1(\tower_1.n4409[7] ), .COUT1(\tower_1.n13701 ), 
    .COUT0(\tower_1.n20383 ));
  tower_1_SLICE_91 \tower_1.SLICE_91 ( .D1(\tower_1.n20389 ), 
    .D0(\tower_1.tower1ypos_8__N_79 ), .C0(\tower_1.tower1ypos_9__N_73[8] ), 
    .CIN0(\tower_1.tower1ypos_8__N_79 ), .CIN1(\tower_1.n20389 ), 
    .F0(\tower1ypos[8] ), .F1(\tower1ypos[9] ), .COUT0(\tower_1.n20389 ));
  tower_1_SLICE_92 \tower_1.SLICE_92 ( .D1(\tower_1.n20380 ), 
    .C1(\tower_1.tower1ypos_9__N_73[7] ), .D0(\tower_1.tower1ypos_6__N_90 ), 
    .C0(\tower_1.tower1ypos_9__N_73[6] ), .CIN0(\tower_1.tower1ypos_6__N_90 ), 
    .CIN1(\tower_1.n20380 ), .F0(\tower1ypos[6] ), .F1(\tower1ypos[7] ), 
    .COUT1(\tower_1.tower1ypos_8__N_79 ), .COUT0(\tower_1.n20380 ));
  tower_1_SLICE_93 \tower_1.SLICE_93 ( .D1(\tower_1.n20371 ), 
    .C1(\tower_1.tower1ypos_9__N_73[5] ), .B1(VCC_net), 
    .D0(\tower_1.tower1ypos_4__N_102 ), .C0(\tower_1.tower1ypos_9__N_73[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.tower1ypos_4__N_102 ), 
    .CIN1(\tower_1.n20371 ), .F0(\tower1ypos[4] ), .F1(\tower1ypos[5] ), 
    .COUT1(\tower_1.tower1ypos_6__N_90 ), .COUT0(\tower_1.n20371 ));
  tower_1_SLICE_94 \tower_1.SLICE_94 ( .D1(\tower_1.n20350 ), 
    .C1(\tower_1.tower1ypos_9__N_73[3] ), .D0(\tower_1.tower1ypos_2__N_112 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.tower1ypos_2__N_112 ), 
    .CIN1(\tower_1.n20350 ), .F0(\tower1ypos[2] ), .F1(\tower1ypos[3] ), 
    .COUT1(\tower_1.tower1ypos_4__N_102 ), .COUT0(\tower_1.n20350 ));
  tower_1_SLICE_95 \tower_1.SLICE_95 ( .D1(\tower_1.n20344 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n20344 ), 
    .F1(\tower1ypos[1] ), .COUT1(\tower_1.tower1ypos_2__N_112 ), 
    .COUT0(\tower_1.n20344 ));
  tower_1_SLICE_96 \tower_1.SLICE_96 ( .D1(\tower_1.n20374 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n13697 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n13697 ), .CIN1(\tower_1.n20374 ), .F0(\tower_1.n4409[4] ), 
    .F1(\tower_1.n4409[5] ), .COUT1(\tower_1.n13699 ), 
    .COUT0(\tower_1.n20374 ));
  tower_1_SLICE_97 \tower_1.SLICE_97 ( .D1(\tower_1.n20353 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n20353 ), 
    .F1(\tower_1.n4409[3] ), .COUT1(\tower_1.n13697 ), 
    .COUT0(\tower_1.n20353 ));
  tower_1_SLICE_98 \tower_1.SLICE_98 ( .DI0(\tower_1.counter_9__N_303[9] ), 
    .D1(\tower_1.n20737 ), .D0(\tower_1.n13945 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n13945 ), .CIN1(\tower_1.n20737 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.counter_9__N_303[9] ), 
    .COUT0(\tower_1.n20737 ));
  tower_1_SLICE_99 \tower_1.SLICE_99 ( .DI1(\tower_1.counter_9__N_303[8] ), 
    .DI0(\tower_1.counter_9__N_303[7] ), .D1(\tower_1.n20734 ), 
    .C1(\tower_1.counter[8] ), .B1(n83), .D0(\tower_1.n13943 ), 
    .C0(\tower_1.counter[7] ), .B0(n83), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n13943 ), .CIN1(\tower_1.n20734 ), 
    .Q0(\tower_1.counter[7] ), .Q1(\tower_1.counter[8] ), 
    .F0(\tower_1.counter_9__N_303[7] ), .F1(\tower_1.counter_9__N_303[8] ), 
    .COUT1(\tower_1.n13945 ), .COUT0(\tower_1.n20734 ));
  tower_1_SLICE_100 \tower_1.SLICE_100 ( .DI1(\tower_1.counter_9__N_303[6] ), 
    .DI0(\tower_1.counter_9__N_303[5] ), .D1(\tower_1.n20731 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n13941 ), 
    .C0(\tower_1.counter[5] ), .CLK(VSYNC_c), .CIN0(\tower_1.n13941 ), 
    .CIN1(\tower_1.n20731 ), .Q0(\tower_1.counter[5] ), 
    .Q1(\tower_1.counter[6] ), .F0(\tower_1.counter_9__N_303[5] ), 
    .F1(\tower_1.counter_9__N_303[6] ), .COUT1(\tower_1.n13943 ), 
    .COUT0(\tower_1.n20731 ));
  tower_1_SLICE_101 \tower_1.SLICE_101 ( .DI1(\tower_1.counter_9__N_303[4] ), 
    .DI0(\tower_1.counter_9__N_303[3] ), .D1(\tower_1.n20728 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n13939 ), 
    .C0(\tower_1.counter[3] ), .CLK(VSYNC_c), .CIN0(\tower_1.n13939 ), 
    .CIN1(\tower_1.n20728 ), .Q0(\tower_1.counter[3] ), 
    .Q1(\tower_1.counter[4] ), .F0(\tower_1.counter_9__N_303[3] ), 
    .F1(\tower_1.counter_9__N_303[4] ), .COUT1(\tower_1.n13941 ), 
    .COUT0(\tower_1.n20728 ));
  tower_1_SLICE_102 \tower_1.SLICE_102 ( .DI1(\tower_1.counter_9__N_303[2] ), 
    .DI0(\tower_1.counter_9__N_303[1] ), .D1(\tower_1.n20725 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n13937 ), 
    .C0(\tower_1.counter[1] ), .B0(n83), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n13937 ), .CIN1(\tower_1.n20725 ), 
    .Q0(\tower_1.counter[1] ), .Q1(\tower_1.counter[2] ), 
    .F0(\tower_1.counter_9__N_303[1] ), .F1(\tower_1.counter_9__N_303[2] ), 
    .COUT1(\tower_1.n13939 ), .COUT0(\tower_1.n20725 ));
  tower_1_SLICE_103 \tower_1.SLICE_103 ( .DI1(\tower_1.counter_9__N_303[0] ), 
    .D1(\tower_1.n20443 ), .C1(\counter[0] ), .B1(n83), .CLK(VSYNC_c), 
    .CIN1(\tower_1.n20443 ), .Q1(\counter[0] ), 
    .F1(\tower_1.counter_9__N_303[0] ), .COUT1(\tower_1.n13937 ), 
    .COUT0(\tower_1.n20443 ));
  pattern_gen_1_SLICE_104 \pattern_gen_1.SLICE_104 ( 
    .D1(\pattern_gen_1.n20272 ), .B1(\birdpos[7] ), 
    .D0(\pattern_gen_1.n13854 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n13854 ), .CIN1(\pattern_gen_1.n20272 ), .F0(n13), 
    .F1(n12), .COUT1(\pattern_gen_1.n13856 ), .COUT0(\pattern_gen_1.n20272 ));
  pattern_gen_1_SLICE_105 \pattern_gen_1.SLICE_105 ( 
    .D1(\pattern_gen_1.n20266 ), .C1(VCC_net), .B1(\birdpos[5] ), 
    .D0(\pattern_gen_1.n13852 ), .C0(VCC_net), .B0(\birdpos[4] ), 
    .CIN0(\pattern_gen_1.n13852 ), .CIN1(\pattern_gen_1.n20266 ), 
    .F0(n15_adj_717), .F1(n14), .COUT1(\pattern_gen_1.n13854 ), 
    .COUT0(\pattern_gen_1.n20266 ));
  pattern_gen_1_SLICE_106 \pattern_gen_1.SLICE_106 ( 
    .D1(\pattern_gen_1.n20260 ), .B1(\birdpos[3] ), 
    .D0(\pattern_gen_1.n13850 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n13850 ), .CIN1(\pattern_gen_1.n20260 ), .F0(n17), 
    .F1(n16), .COUT1(\pattern_gen_1.n13852 ), .COUT0(\pattern_gen_1.n20260 ));
  pattern_gen_1_SLICE_107 \pattern_gen_1.SLICE_107 ( 
    .D1(\pattern_gen_1.n20254 ), .C1(VCC_net), .B1(\birdpos[1] ), 
    .CIN1(\pattern_gen_1.n20254 ), .F1(n18), .COUT1(\pattern_gen_1.n13850 ), 
    .COUT0(\pattern_gen_1.n20254 ));
  pattern_gen_1_SLICE_108 \pattern_gen_1.SLICE_108 ( 
    .D1(\pattern_gen_1.n20563 ), .C1(VCC_net), .B1(\tower1xpos[9] ), 
    .D0(\pattern_gen_1.n13846 ), .C0(VCC_net), .B0(\tower1xpos[8] ), 
    .CIN0(\pattern_gen_1.n13846 ), .CIN1(\pattern_gen_1.n20563 ), 
    .F0(\pattern_gen_1.n52_c[7] ), .F1(\pattern_gen_1.n52_c[8] ), 
    .COUT0(\pattern_gen_1.n20563 ));
  pattern_gen_1_SLICE_109 \pattern_gen_1.SLICE_109 ( 
    .D1(\pattern_gen_1.n20557 ), .C1(VCC_net), .B1(\tower1xpos[7] ), 
    .D0(\pattern_gen_1.n13844 ), .C0(VCC_net), .B0(\tower1xpos[6] ), 
    .CIN0(\pattern_gen_1.n13844 ), .CIN1(\pattern_gen_1.n20557 ), 
    .F0(\pattern_gen_1.n52_c[5] ), .F1(\pattern_gen_1.n52_c[6] ), 
    .COUT1(\pattern_gen_1.n13846 ), .COUT0(\pattern_gen_1.n20557 ));
  pattern_gen_1_SLICE_110 \pattern_gen_1.SLICE_110 ( 
    .D1(\pattern_gen_1.n20551 ), .B1(\tower1xpos[5] ), 
    .D0(\pattern_gen_1.n13842 ), .B0(\tower1xpos[4] ), 
    .CIN0(\pattern_gen_1.n13842 ), .CIN1(\pattern_gen_1.n20551 ), 
    .F0(\pattern_gen_1.n52_c[3] ), .F1(\pattern_gen_1.n52_c[4] ), 
    .COUT1(\pattern_gen_1.n13844 ), .COUT0(\pattern_gen_1.n20551 ));
  pattern_gen_1_SLICE_111 \pattern_gen_1.SLICE_111 ( 
    .D1(\pattern_gen_1.n20545 ), .C1(VCC_net), .B1(\tower1xpos[3] ), 
    .D0(\pattern_gen_1.n13840 ), .C0(VCC_net), .B0(\tower1xpos[2] ), 
    .CIN0(\pattern_gen_1.n13840 ), .CIN1(\pattern_gen_1.n20545 ), 
    .F0(\pattern_gen_1.n52_c[1] ), .F1(\pattern_gen_1.n52_c[2] ), 
    .COUT1(\pattern_gen_1.n13842 ), .COUT0(\pattern_gen_1.n20545 ));
  pattern_gen_1_SLICE_112 \pattern_gen_1.SLICE_112 ( 
    .D1(\pattern_gen_1.n20539 ), .C1(VCC_net), .B1(\tower1xpos[1] ), 
    .CIN1(\pattern_gen_1.n20539 ), .F1(\pattern_gen_1.n52_c[0] ), 
    .COUT1(\pattern_gen_1.n13840 ), .COUT0(\pattern_gen_1.n20539 ));
  pattern_gen_1_SLICE_113 \pattern_gen_1.SLICE_113 ( 
    .D1(\pattern_gen_1.n20386 ), .B1(\tower1ypos[9] ), 
    .D0(\pattern_gen_1.n13836 ), .B0(\tower1ypos[8] ), 
    .CIN0(\pattern_gen_1.n13836 ), .CIN1(\pattern_gen_1.n20386 ), 
    .F0(n44_adj_736), .F1(n43_adj_737), .COUT0(\pattern_gen_1.n20386 ));
  pattern_gen_1_SLICE_114 \pattern_gen_1.SLICE_114 ( 
    .D1(\pattern_gen_1.n20377 ), .C1(VCC_net), .B1(\tower1ypos[7] ), 
    .D0(\pattern_gen_1.n13834 ), .B0(\tower1ypos[6] ), 
    .CIN0(\pattern_gen_1.n13834 ), .CIN1(\pattern_gen_1.n20377 ), 
    .F0(n46_adj_734), .F1(n45_adj_735), .COUT1(\pattern_gen_1.n13836 ), 
    .COUT0(\pattern_gen_1.n20377 ));
  pattern_gen_1_SLICE_115 \pattern_gen_1.SLICE_115 ( 
    .D1(\pattern_gen_1.n20368 ), .B1(\tower1ypos[5] ), 
    .D0(\pattern_gen_1.n13832 ), .C0(VCC_net), .B0(\tower1ypos[4] ), 
    .CIN0(\pattern_gen_1.n13832 ), .CIN1(\pattern_gen_1.n20368 ), 
    .F0(n48_adj_732), .F1(n47_adj_733), .COUT1(\pattern_gen_1.n13834 ), 
    .COUT0(\pattern_gen_1.n20368 ));
  pattern_gen_1_SLICE_116 \pattern_gen_1.SLICE_116 ( 
    .D1(\pattern_gen_1.n20347 ), .B1(\tower1ypos[3] ), 
    .D0(\pattern_gen_1.n13830 ), .C0(VCC_net), .B0(\tower1ypos[2] ), 
    .CIN0(\pattern_gen_1.n13830 ), .CIN1(\pattern_gen_1.n20347 ), 
    .F0(n50_adj_730), .F1(n49_adj_731), .COUT1(\pattern_gen_1.n13832 ), 
    .COUT0(\pattern_gen_1.n20347 ));
  pattern_gen_1_SLICE_117 \pattern_gen_1.SLICE_117 ( 
    .D1(\pattern_gen_1.n20341 ), .C1(VCC_net), .B1(\tower1ypos[1] ), 
    .CIN1(\pattern_gen_1.n20341 ), .F1(n51_adj_729), 
    .COUT1(\pattern_gen_1.n13830 ), .COUT0(\pattern_gen_1.n20341 ));
  pattern_gen_1_SLICE_118 \pattern_gen_1.SLICE_118 ( 
    .D1(\pattern_gen_1.n20281 ), .B1(\tower3ypos[9] ), 
    .D0(\pattern_gen_1.n13747 ), .B0(\tower3ypos[8] ), 
    .CIN0(\pattern_gen_1.n13747 ), .CIN1(\pattern_gen_1.n20281 ), .F0(n44), 
    .F1(n43), .COUT0(\pattern_gen_1.n20281 ));
  pattern_gen_1_SLICE_119 \pattern_gen_1.SLICE_119 ( 
    .D1(\pattern_gen_1.n20533 ), .C1(VCC_net), .B1(\tower2xpos[9] ), 
    .D0(\pattern_gen_1.n13815 ), .C0(VCC_net), .B0(\tower2xpos[8] ), 
    .CIN0(\pattern_gen_1.n13815 ), .CIN1(\pattern_gen_1.n20533 ), 
    .F0(\pattern_gen_1.n52_adj_702[7] ), .F1(\pattern_gen_1.n52_adj_702[8] ), 
    .COUT0(\pattern_gen_1.n20533 ));
  pattern_gen_1_SLICE_120 \pattern_gen_1.SLICE_120 ( 
    .D1(\pattern_gen_1.n20275 ), .C1(VCC_net), .B1(\tower3ypos[7] ), 
    .D0(\pattern_gen_1.n13745 ), .B0(\tower3ypos[6] ), 
    .CIN0(\pattern_gen_1.n13745 ), .CIN1(\pattern_gen_1.n20275 ), .F0(n46), 
    .F1(n45), .COUT1(\pattern_gen_1.n13747 ), .COUT0(\pattern_gen_1.n20275 ));
  pattern_gen_1_SLICE_121 \pattern_gen_1.SLICE_121 ( 
    .D1(\pattern_gen_1.n20527 ), .C1(VCC_net), .B1(\tower2xpos[7] ), 
    .D0(\pattern_gen_1.n13813 ), .C0(VCC_net), .B0(\tower2xpos[6] ), 
    .CIN0(\pattern_gen_1.n13813 ), .CIN1(\pattern_gen_1.n20527 ), 
    .F0(\pattern_gen_1.n52_adj_702[5] ), .F1(\pattern_gen_1.n52_adj_702[6] ), 
    .COUT1(\pattern_gen_1.n13815 ), .COUT0(\pattern_gen_1.n20527 ));
  pattern_gen_1_SLICE_122 \pattern_gen_1.SLICE_122 ( 
    .D1(\pattern_gen_1.n20269 ), .B1(\tower3ypos[5] ), 
    .D0(\pattern_gen_1.n13743 ), .C0(VCC_net), .B0(\tower3ypos[4] ), 
    .CIN0(\pattern_gen_1.n13743 ), .CIN1(\pattern_gen_1.n20269 ), .F0(n48), 
    .F1(n47), .COUT1(\pattern_gen_1.n13745 ), .COUT0(\pattern_gen_1.n20269 ));
  pattern_gen_1_SLICE_123 \pattern_gen_1.SLICE_123 ( 
    .D1(\pattern_gen_1.n20521 ), .B1(\tower2xpos[5] ), 
    .D0(\pattern_gen_1.n13811 ), .B0(\tower2xpos[4] ), 
    .CIN0(\pattern_gen_1.n13811 ), .CIN1(\pattern_gen_1.n20521 ), 
    .F0(\pattern_gen_1.n52_adj_702[3] ), .F1(\pattern_gen_1.n52_adj_702[4] ), 
    .COUT1(\pattern_gen_1.n13813 ), .COUT0(\pattern_gen_1.n20521 ));
  pattern_gen_1_SLICE_124 \pattern_gen_1.SLICE_124 ( 
    .D1(\pattern_gen_1.n20263 ), .B1(\tower3ypos[3] ), 
    .D0(\pattern_gen_1.n13741 ), .C0(VCC_net), .B0(\tower3ypos[2] ), 
    .CIN0(\pattern_gen_1.n13741 ), .CIN1(\pattern_gen_1.n20263 ), .F0(n50), 
    .F1(n49), .COUT1(\pattern_gen_1.n13743 ), .COUT0(\pattern_gen_1.n20263 ));
  pattern_gen_1_SLICE_125 \pattern_gen_1.SLICE_125 ( 
    .D1(\pattern_gen_1.n20515 ), .C1(VCC_net), .B1(\tower2xpos[3] ), 
    .D0(\pattern_gen_1.n13809 ), .C0(VCC_net), .B0(\tower2xpos[2] ), 
    .CIN0(\pattern_gen_1.n13809 ), .CIN1(\pattern_gen_1.n20515 ), 
    .F0(\pattern_gen_1.n52_adj_702[1] ), .F1(\pattern_gen_1.n52_adj_702[2] ), 
    .COUT1(\pattern_gen_1.n13811 ), .COUT0(\pattern_gen_1.n20515 ));
  pattern_gen_1_SLICE_126 \pattern_gen_1.SLICE_126 ( 
    .D1(\pattern_gen_1.n20509 ), .C1(VCC_net), .B1(\tower2xpos[1] ), 
    .CIN1(\pattern_gen_1.n20509 ), .F1(\pattern_gen_1.n52_adj_702[0] ), 
    .COUT1(\pattern_gen_1.n13809 ), .COUT0(\pattern_gen_1.n20509 ));
  pattern_gen_1_SLICE_127 \pattern_gen_1.SLICE_127 ( 
    .D1(\pattern_gen_1.n20257 ), .C1(VCC_net), .B1(\tower3ypos[1] ), 
    .CIN1(\pattern_gen_1.n20257 ), .F1(n51), .COUT1(\pattern_gen_1.n13741 ), 
    .COUT0(\pattern_gen_1.n20257 ));
  pattern_gen_1_SLICE_128 \pattern_gen_1.SLICE_128 ( 
    .DI1(\pattern_gen_1.player_x_5__N_370[6] ), 
    .DI0(\pattern_gen_1.player_x_5__N_370[5] ), .D1(\pattern_gen_1.n20401 ), 
    .C1(\pattern_gen_1.n1[5] ), .B1(\column[5] ), .D0(\pattern_gen_1.n13950 ), 
    .C0(\pattern_gen_1.n1[4] ), .B0(\column[4] ), .CLK(vga_clk), 
    .CIN0(\pattern_gen_1.n13950 ), .CIN1(\pattern_gen_1.n20401 ), 
    .Q0(\pattern_gen_1.player_x[4] ), .Q1(\pattern_gen_1.player_x[5] ), 
    .F0(\pattern_gen_1.player_x_5__N_370[5] ), 
    .F1(\pattern_gen_1.player_x_5__N_370[6] ), .COUT0(\pattern_gen_1.n20401 ));
  pattern_gen_1_SLICE_129 \pattern_gen_1.SLICE_129 ( 
    .DI1(\pattern_gen_1.player_x_5__N_370[4] ), 
    .DI0(\pattern_gen_1.player_x_5__N_370[3] ), .D1(\pattern_gen_1.n20398 ), 
    .C1(\pattern_gen_1.n1[3] ), .B1(\column[3] ), .D0(\pattern_gen_1.n13948 ), 
    .C0(\pattern_gen_1.n1[2] ), .B0(\column[2] ), .CLK(vga_clk), 
    .CIN0(\pattern_gen_1.n13948 ), .CIN1(\pattern_gen_1.n20398 ), 
    .Q0(\pattern_gen_1.player_x[2] ), .Q1(\pattern_gen_1.player_x[3] ), 
    .F0(\pattern_gen_1.player_x_5__N_370[3] ), 
    .F1(\pattern_gen_1.player_x_5__N_370[4] ), .COUT1(\pattern_gen_1.n13950 ), 
    .COUT0(\pattern_gen_1.n20398 ));
  pattern_gen_1_SLICE_130 \pattern_gen_1.SLICE_130 ( 
    .D1(\pattern_gen_1.n20338 ), .B1(\tower2ypos[9] ), 
    .D0(\pattern_gen_1.n13785 ), .B0(\tower2ypos[8] ), 
    .CIN0(\pattern_gen_1.n13785 ), .CIN1(\pattern_gen_1.n20338 ), 
    .F0(n44_adj_727), .F1(n43_adj_728), .COUT0(\pattern_gen_1.n20338 ));
  pattern_gen_1_SLICE_131 \pattern_gen_1.SLICE_131 ( 
    .DI1(\pattern_gen_1.player_x_5__N_370[2] ), .D1(\pattern_gen_1.n20206 ), 
    .C1(\pattern_gen_1.n1[1] ), .B1(\column[1] ), .C0(\pattern_gen_1.n1[0] ), 
    .B0(\column[0] ), .CLK(vga_clk), .CIN1(\pattern_gen_1.n20206 ), 
    .Q1(\pattern_gen_1.player_x[1] ), 
    .F1(\pattern_gen_1.player_x_5__N_370[2] ), .COUT1(\pattern_gen_1.n13948 ), 
    .COUT0(\pattern_gen_1.n20206 ));
  pattern_gen_1_SLICE_132 \pattern_gen_1.SLICE_132 ( 
    .D1(\pattern_gen_1.n20335 ), .C1(VCC_net), .B1(\tower2ypos[7] ), 
    .D0(\pattern_gen_1.n13783 ), .B0(\tower2ypos[6] ), 
    .CIN0(\pattern_gen_1.n13783 ), .CIN1(\pattern_gen_1.n20335 ), 
    .F0(n46_adj_725), .F1(n45_adj_726), .COUT1(\pattern_gen_1.n13785 ), 
    .COUT0(\pattern_gen_1.n20335 ));
  pattern_gen_1_SLICE_133 \pattern_gen_1.SLICE_133 ( 
    .D1(\pattern_gen_1.n20332 ), .B1(\tower2ypos[5] ), 
    .D0(\pattern_gen_1.n13781 ), .C0(VCC_net), .B0(\tower2ypos[4] ), 
    .CIN0(\pattern_gen_1.n13781 ), .CIN1(\pattern_gen_1.n20332 ), 
    .F0(n48_adj_723), .F1(n47_adj_724), .COUT1(\pattern_gen_1.n13783 ), 
    .COUT0(\pattern_gen_1.n20332 ));
  pattern_gen_1_SLICE_134 \pattern_gen_1.SLICE_134 ( 
    .D1(\pattern_gen_1.n20560 ), .C1(n19), .B1(\pattern_gen_1.n52_c[8] ), 
    .D0(\pattern_gen_1.n13934 ), .C0(\pattern_gen_1.n1_adj_704[8] ), 
    .B0(\pattern_gen_1.n52_c[7] ), .CIN0(\pattern_gen_1.n13934 ), 
    .CIN1(\pattern_gen_1.n20560 ), .COUT1(\pattern_gen_1.cout ), 
    .COUT0(\pattern_gen_1.n20560 ));
  pattern_gen_1_SLICE_135 \pattern_gen_1.SLICE_135 ( 
    .D1(\pattern_gen_1.n20329 ), .B1(\tower2ypos[3] ), 
    .D0(\pattern_gen_1.n13779 ), .C0(VCC_net), .B0(\tower2ypos[2] ), 
    .CIN0(\pattern_gen_1.n13779 ), .CIN1(\pattern_gen_1.n20329 ), 
    .F0(n50_adj_721), .F1(n49_adj_722), .COUT1(\pattern_gen_1.n13781 ), 
    .COUT0(\pattern_gen_1.n20329 ));
  pattern_gen_1_SLICE_136 \pattern_gen_1.SLICE_136 ( 
    .D1(\pattern_gen_1.n20554 ), .C1(n15), .B1(\pattern_gen_1.n52_c[6] ), 
    .D0(\pattern_gen_1.n13932 ), .C0(n13_adj_738), 
    .B0(\pattern_gen_1.n52_c[5] ), .CIN0(\pattern_gen_1.n13932 ), 
    .CIN1(\pattern_gen_1.n20554 ), .COUT1(\pattern_gen_1.n13934 ), 
    .COUT0(\pattern_gen_1.n20554 ));
  pattern_gen_1_SLICE_137 \pattern_gen_1.SLICE_137 ( 
    .D1(\pattern_gen_1.n20548 ), .C1(n11_adj_739), 
    .B1(\pattern_gen_1.n52_c[4] ), .D0(\pattern_gen_1.n13930 ), 
    .C0(\pattern_gen_1.n1_adj_704[4] ), .B0(\pattern_gen_1.n52_c[3] ), 
    .CIN0(\pattern_gen_1.n13930 ), .CIN1(\pattern_gen_1.n20548 ), 
    .COUT1(\pattern_gen_1.n13932 ), .COUT0(\pattern_gen_1.n20548 ));
  pattern_gen_1_SLICE_138 \pattern_gen_1.SLICE_138 ( 
    .D1(\pattern_gen_1.n20542 ), .C1(\pattern_gen_1.n1_adj_704[3] ), 
    .B1(\pattern_gen_1.n52_c[2] ), .D0(\pattern_gen_1.n13928 ), .C0(n5), 
    .B0(\pattern_gen_1.n52_c[1] ), .CIN0(\pattern_gen_1.n13928 ), 
    .CIN1(\pattern_gen_1.n20542 ), .COUT1(\pattern_gen_1.n13930 ), 
    .COUT0(\pattern_gen_1.n20542 ));
  pattern_gen_1_SLICE_139 \pattern_gen_1.SLICE_139 ( 
    .D1(\pattern_gen_1.n20326 ), .C1(VCC_net), .B1(\tower2ypos[1] ), 
    .CIN1(\pattern_gen_1.n20326 ), .F1(n51_adj_720), 
    .COUT1(\pattern_gen_1.n13779 ), .COUT0(\pattern_gen_1.n20326 ));
  pattern_gen_1_SLICE_140 \pattern_gen_1.SLICE_140 ( 
    .D1(\pattern_gen_1.n20536 ), .C1(n10_adj_718), 
    .B1(\pattern_gen_1.n52_c[0] ), .C0(\pattern_gen_1.n1_adj_704[0] ), 
    .B0(\tower1xpos[0] ), .CIN1(\pattern_gen_1.n20536 ), 
    .COUT1(\pattern_gen_1.n13928 ), .COUT0(\pattern_gen_1.n20536 ));
  pattern_gen_1_SLICE_141 \pattern_gen_1.SLICE_141 ( 
    .D1(\pattern_gen_1.n20593 ), .C1(VCC_net), .B1(\tower3xpos[9] ), 
    .D0(\pattern_gen_1.n13775 ), .C0(VCC_net), .B0(\tower3xpos[8] ), 
    .CIN0(\pattern_gen_1.n13775 ), .CIN1(\pattern_gen_1.n20593 ), 
    .F0(\pattern_gen_1.n52_adj_705[7] ), .F1(\pattern_gen_1.n52_adj_705[8] ), 
    .COUT0(\pattern_gen_1.n20593 ));
  pattern_gen_1_SLICE_142 \pattern_gen_1.SLICE_142 ( 
    .D1(\pattern_gen_1.n20530 ), .C1(n19), .B1(\pattern_gen_1.n52_adj_702[8] ), 
    .D0(\pattern_gen_1.n13925 ), .C0(\pattern_gen_1.n1_adj_704[8] ), 
    .B0(\pattern_gen_1.n52_adj_702[7] ), .CIN0(\pattern_gen_1.n13925 ), 
    .CIN1(\pattern_gen_1.n20530 ), .COUT1(\pattern_gen_1.cout_adj_594 ), 
    .COUT0(\pattern_gen_1.n20530 ));
  pattern_gen_1_SLICE_143 \pattern_gen_1.SLICE_143 ( 
    .D1(\pattern_gen_1.n20524 ), .C1(n15), .B1(\pattern_gen_1.n52_adj_702[6] ), 
    .D0(\pattern_gen_1.n13923 ), .C0(n13_adj_738), 
    .B0(\pattern_gen_1.n52_adj_702[5] ), .CIN0(\pattern_gen_1.n13923 ), 
    .CIN1(\pattern_gen_1.n20524 ), .COUT1(\pattern_gen_1.n13925 ), 
    .COUT0(\pattern_gen_1.n20524 ));
  pattern_gen_1_SLICE_144 \pattern_gen_1.SLICE_144 ( 
    .D1(\pattern_gen_1.n20587 ), .C1(VCC_net), .B1(\tower3xpos[7] ), 
    .D0(\pattern_gen_1.n13773 ), .C0(VCC_net), .B0(\tower3xpos[6] ), 
    .CIN0(\pattern_gen_1.n13773 ), .CIN1(\pattern_gen_1.n20587 ), 
    .F0(\pattern_gen_1.n52_adj_705[5] ), .F1(\pattern_gen_1.n52_adj_705[6] ), 
    .COUT1(\pattern_gen_1.n13775 ), .COUT0(\pattern_gen_1.n20587 ));
  pattern_gen_1_SLICE_145 \pattern_gen_1.SLICE_145 ( 
    .D1(\pattern_gen_1.n20581 ), .B1(\tower3xpos[5] ), 
    .D0(\pattern_gen_1.n13771 ), .B0(\tower3xpos[4] ), 
    .CIN0(\pattern_gen_1.n13771 ), .CIN1(\pattern_gen_1.n20581 ), 
    .F0(\pattern_gen_1.n52_adj_705[3] ), .F1(\pattern_gen_1.n52_adj_705[4] ), 
    .COUT1(\pattern_gen_1.n13773 ), .COUT0(\pattern_gen_1.n20581 ));
  pattern_gen_1_SLICE_146 \pattern_gen_1.SLICE_146 ( 
    .D1(\pattern_gen_1.n20518 ), .C1(n11_adj_739), 
    .B1(\pattern_gen_1.n52_adj_702[4] ), .D0(\pattern_gen_1.n13921 ), 
    .C0(\pattern_gen_1.n1_adj_704[4] ), .B0(\pattern_gen_1.n52_adj_702[3] ), 
    .CIN0(\pattern_gen_1.n13921 ), .CIN1(\pattern_gen_1.n20518 ), 
    .COUT1(\pattern_gen_1.n13923 ), .COUT0(\pattern_gen_1.n20518 ));
  pattern_gen_1_SLICE_147 \pattern_gen_1.SLICE_147 ( 
    .D1(\pattern_gen_1.n20512 ), .C1(\pattern_gen_1.n1_adj_704[3] ), 
    .B1(\pattern_gen_1.n52_adj_702[2] ), .D0(\pattern_gen_1.n13919 ), .C0(n5), 
    .B0(\pattern_gen_1.n52_adj_702[1] ), .CIN0(\pattern_gen_1.n13919 ), 
    .CIN1(\pattern_gen_1.n20512 ), .COUT1(\pattern_gen_1.n13921 ), 
    .COUT0(\pattern_gen_1.n20512 ));
  pattern_gen_1_SLICE_148 \pattern_gen_1.SLICE_148 ( 
    .D1(\pattern_gen_1.n20575 ), .C1(VCC_net), .B1(\tower3xpos[3] ), 
    .D0(\pattern_gen_1.n13769 ), .C0(VCC_net), .B0(\tower3xpos[2] ), 
    .CIN0(\pattern_gen_1.n13769 ), .CIN1(\pattern_gen_1.n20575 ), 
    .F0(\pattern_gen_1.n52_adj_705[1] ), .F1(\pattern_gen_1.n52_adj_705[2] ), 
    .COUT1(\pattern_gen_1.n13771 ), .COUT0(\pattern_gen_1.n20575 ));
  pattern_gen_1_SLICE_149 \pattern_gen_1.SLICE_149 ( 
    .D1(\pattern_gen_1.n20506 ), .C1(n10_adj_718), 
    .B1(\pattern_gen_1.n52_adj_702[0] ), .C0(\pattern_gen_1.n1_adj_704[0] ), 
    .B0(\tower2xpos[0] ), .CIN1(\pattern_gen_1.n20506 ), 
    .COUT1(\pattern_gen_1.n13919 ), .COUT0(\pattern_gen_1.n20506 ));
  pattern_gen_1_SLICE_150 \pattern_gen_1.SLICE_150 ( 
    .D1(\pattern_gen_1.n20590 ), .C1(n19), .B1(\pattern_gen_1.n52_adj_705[8] ), 
    .D0(\pattern_gen_1.n13916 ), .C0(\pattern_gen_1.n1_adj_704[8] ), 
    .B0(\pattern_gen_1.n52_adj_705[7] ), .CIN0(\pattern_gen_1.n13916 ), 
    .CIN1(\pattern_gen_1.n20590 ), .COUT1(\pattern_gen_1.cout_adj_601 ), 
    .COUT0(\pattern_gen_1.n20590 ));
  pattern_gen_1_SLICE_151 \pattern_gen_1.SLICE_151 ( 
    .D1(\pattern_gen_1.n20569 ), .C1(VCC_net), .B1(\tower3xpos[1] ), 
    .CIN1(\pattern_gen_1.n20569 ), .F1(\pattern_gen_1.n52_adj_705[0] ), 
    .COUT1(\pattern_gen_1.n13769 ), .COUT0(\pattern_gen_1.n20569 ));
  pattern_gen_1_SLICE_152 \pattern_gen_1.SLICE_152 ( 
    .D1(\pattern_gen_1.n20584 ), .C1(n15), .B1(\pattern_gen_1.n52_adj_705[6] ), 
    .D0(\pattern_gen_1.n13914 ), .C0(n13_adj_738), 
    .B0(\pattern_gen_1.n52_adj_705[5] ), .CIN0(\pattern_gen_1.n13914 ), 
    .CIN1(\pattern_gen_1.n20584 ), .COUT1(\pattern_gen_1.n13916 ), 
    .COUT0(\pattern_gen_1.n20584 ));
  pattern_gen_1_SLICE_153 \pattern_gen_1.SLICE_153 ( 
    .D1(\pattern_gen_1.n20578 ), .C1(n11_adj_739), 
    .B1(\pattern_gen_1.n52_adj_705[4] ), .D0(\pattern_gen_1.n13912 ), 
    .C0(\pattern_gen_1.n1_adj_704[4] ), .B0(\pattern_gen_1.n52_adj_705[3] ), 
    .CIN0(\pattern_gen_1.n13912 ), .CIN1(\pattern_gen_1.n20578 ), 
    .COUT1(\pattern_gen_1.n13914 ), .COUT0(\pattern_gen_1.n20578 ));
  pattern_gen_1_SLICE_154 \pattern_gen_1.SLICE_154 ( 
    .D1(\pattern_gen_1.n20572 ), .C1(\pattern_gen_1.n1_adj_704[3] ), 
    .B1(\pattern_gen_1.n52_adj_705[2] ), .D0(\pattern_gen_1.n13910 ), .C0(n5), 
    .B0(\pattern_gen_1.n52_adj_705[1] ), .CIN0(\pattern_gen_1.n13910 ), 
    .CIN1(\pattern_gen_1.n20572 ), .COUT1(\pattern_gen_1.n13912 ), 
    .COUT0(\pattern_gen_1.n20572 ));
  pattern_gen_1_SLICE_155 \pattern_gen_1.SLICE_155 ( 
    .D1(\pattern_gen_1.n20566 ), .C1(n10_adj_718), 
    .B1(\pattern_gen_1.n52_adj_705[0] ), .C0(\pattern_gen_1.n1_adj_704[0] ), 
    .B0(\tower3xpos[0] ), .CIN1(\pattern_gen_1.n20566 ), 
    .COUT1(\pattern_gen_1.n13910 ), .COUT0(\pattern_gen_1.n20566 ));
  pattern_gen_1_SLICE_156 \pattern_gen_1.SLICE_156 ( 
    .D1(\pattern_gen_1.n20278 ), .B1(\birdpos[9] ), 
    .D0(\pattern_gen_1.n13856 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n13856 ), .CIN1(\pattern_gen_1.n20278 ), .F0(n11), 
    .F1(n10), .COUT0(\pattern_gen_1.n20278 ));
  score_1_SLICE_157 \score_1.SLICE_157 ( .DI0(\score_1.scoreout_c_9_N_406[9] ), 
    .D1(\score_1.n20461 ), .D0(\score_1.n13683 ), .C0(scoreout_c_9), 
    .CE(\score_1.scoreout_c_0_N_434 ), .LSR(\score_1.scoreout_c_0_N_435 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n13683 ), .CIN1(\score_1.n20461 ), 
    .Q0(scoreout_c_9), .F0(\score_1.scoreout_c_9_N_406[9] ), 
    .COUT0(\score_1.n20461 ));
  score_1_SLICE_158 \score_1.SLICE_158 ( .DI1(\score_1.scoreout_c_9_N_406[8] ), 
    .DI0(\score_1.scoreout_c_9_N_406[7] ), .D1(\score_1.n20449 ), 
    .C1(scoreout_c_8), .D0(\score_1.n13681 ), .C0(scoreout_c_7), 
    .CE(\score_1.scoreout_c_0_N_434 ), .LSR(\score_1.scoreout_c_0_N_435 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n13681 ), .CIN1(\score_1.n20449 ), 
    .Q0(scoreout_c_7), .Q1(scoreout_c_8), .F0(\score_1.scoreout_c_9_N_406[7] ), 
    .F1(\score_1.scoreout_c_9_N_406[8] ), .COUT1(\score_1.n13683 ), 
    .COUT0(\score_1.n20449 ));
  score_1_SLICE_159 \score_1.SLICE_159 ( .DI1(\score_1.scoreout_c_9_N_406[6] ), 
    .DI0(\score_1.scoreout_c_9_N_406[5] ), .D1(\score_1.n20434 ), 
    .C1(scoreout_c_6), .D0(\score_1.n13679 ), .C0(scoreout_c_5), 
    .CE(\score_1.scoreout_c_0_N_434 ), .LSR(\score_1.scoreout_c_0_N_435 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n13679 ), .CIN1(\score_1.n20434 ), 
    .Q0(scoreout_c_5), .Q1(scoreout_c_6), .F0(\score_1.scoreout_c_9_N_406[5] ), 
    .F1(\score_1.scoreout_c_9_N_406[6] ), .COUT1(\score_1.n13681 ), 
    .COUT0(\score_1.n20434 ));
  score_1_SLICE_160 \score_1.SLICE_160 ( .DI1(\score_1.scoreout_c_9_N_406[4] ), 
    .DI0(\score_1.scoreout_c_9_N_406[3] ), .D1(\score_1.n20431 ), 
    .C1(scoreout_c_4), .D0(\score_1.n13677 ), .C0(scoreout_c_3), 
    .CE(\score_1.scoreout_c_0_N_434 ), .LSR(\score_1.scoreout_c_0_N_435 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n13677 ), .CIN1(\score_1.n20431 ), 
    .Q0(scoreout_c_3), .Q1(scoreout_c_4), .F0(\score_1.scoreout_c_9_N_406[3] ), 
    .F1(\score_1.scoreout_c_9_N_406[4] ), .COUT1(\score_1.n13679 ), 
    .COUT0(\score_1.n20431 ));
  score_1_SLICE_161 \score_1.SLICE_161 ( .DI1(\score_1.scoreout_c_9_N_406[2] ), 
    .DI0(\score_1.scoreout_c_9_N_406[1] ), .D1(\score_1.n20422 ), 
    .C1(scoreout_c_2), .D0(\score_1.n13675 ), .C0(scoreout_c_1), 
    .CE(\score_1.scoreout_c_0_N_434 ), .LSR(\score_1.scoreout_c_0_N_435 ), 
    .CLK(VSYNC_c), .CIN0(\score_1.n13675 ), .CIN1(\score_1.n20422 ), 
    .Q0(scoreout_c_1), .Q1(scoreout_c_2), .F0(\score_1.scoreout_c_9_N_406[1] ), 
    .F1(\score_1.scoreout_c_9_N_406[2] ), .COUT1(\score_1.n13677 ), 
    .COUT0(\score_1.n20422 ));
  score_1_SLICE_162 \score_1.SLICE_162 ( .DI1(\score_1.scoreout_c_9_N_406[0] ), 
    .D1(\score_1.n20419 ), .C1(scoreout_c_0), .B1(VCC_net), 
    .CE(\score_1.scoreout_c_0_N_434 ), .LSR(\score_1.scoreout_c_0_N_435 ), 
    .CLK(VSYNC_c), .CIN1(\score_1.n20419 ), .Q1(scoreout_c_0), 
    .F1(\score_1.scoreout_c_9_N_406[0] ), .COUT1(\score_1.n13675 ), 
    .COUT0(\score_1.n20419 ));
  gravity_1_SLICE_163 \gravity_1.SLICE_163 ( 
    .DI1(\gravity_1.birdpos_9__N_250[21] ), 
    .DI0(\gravity_1.birdpos_9__N_250[20] ), .D1(\gravity_1.n20653 ), 
    .C1(\birdpos[9] ), .B1(\gravity_1.dt[21] ), .D0(\gravity_1.n13986 ), 
    .C0(\birdpos[8] ), .B0(\gravity_1.dt[20] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13986 ), .CIN1(\gravity_1.n20653 ), 
    .Q0(\birdpos[8] ), .Q1(\birdpos[9] ), 
    .F0(\gravity_1.birdpos_9__N_250[20] ), 
    .F1(\gravity_1.birdpos_9__N_250[21] ), .COUT0(\gravity_1.n20653 ));
  gravity_1_SLICE_164 \gravity_1.SLICE_164 ( 
    .DI1(\gravity_1.birdpos_9__N_250[19] ), 
    .DI0(\gravity_1.birdpos_9__N_250[18] ), .D1(\gravity_1.n20650 ), 
    .C1(\birdpos[7] ), .B1(\gravity_1.dt[19] ), .D0(\gravity_1.n13984 ), 
    .C0(\birdpos[6] ), .B0(\gravity_1.dt[18] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13984 ), .CIN1(\gravity_1.n20650 ), 
    .Q0(\birdpos[6] ), .Q1(\birdpos[7] ), 
    .F0(\gravity_1.birdpos_9__N_250[18] ), 
    .F1(\gravity_1.birdpos_9__N_250[19] ), .COUT1(\gravity_1.n13986 ), 
    .COUT0(\gravity_1.n20650 ));
  gravity_1_SLICE_165 \gravity_1.SLICE_165 ( .D1(\gravity_1.n20503 ), 
    .B1(\gravity_1.velocity[15] ), .D0(\gravity_1.n13737 ), 
    .B0(\gravity_1.velocity[14] ), .CIN0(\gravity_1.n13737 ), 
    .CIN1(\gravity_1.n20503 ), .F0(\gravity_1.velocity_8__N_274[9] ), 
    .F1(\gravity_1.velocity_8__N_274[10] ), .COUT0(\gravity_1.n20503 ));
  gravity_1_SLICE_166 \gravity_1.SLICE_166 ( 
    .DI1(\gravity_1.birdpos_9__N_250[17] ), 
    .DI0(\gravity_1.birdpos_9__N_250[16] ), .D1(\gravity_1.n20647 ), 
    .C1(\birdpos[5] ), .B1(\gravity_1.dt[17] ), .D0(\gravity_1.n13982 ), 
    .C0(\birdpos[4] ), .B0(\gravity_1.dt[16] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13982 ), .CIN1(\gravity_1.n20647 ), 
    .Q0(\birdpos[4] ), .Q1(\birdpos[5] ), 
    .F0(\gravity_1.birdpos_9__N_250[16] ), 
    .F1(\gravity_1.birdpos_9__N_250[17] ), .COUT1(\gravity_1.n13984 ), 
    .COUT0(\gravity_1.n20647 ));
  gravity_1_SLICE_167 \gravity_1.SLICE_167 ( 
    .DI1(\gravity_1.birdpos_9__N_250[15] ), 
    .DI0(\gravity_1.birdpos_9__N_250[14] ), .D1(\gravity_1.n20644 ), 
    .C1(\birdpos[3] ), .B1(\gravity_1.dt[15] ), .D0(\gravity_1.n13980 ), 
    .C0(\birdpos[2] ), .B0(\gravity_1.dt[14] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13980 ), .CIN1(\gravity_1.n20644 ), 
    .Q0(\birdpos[2] ), .Q1(\birdpos[3] ), 
    .F0(\gravity_1.birdpos_9__N_250[14] ), 
    .F1(\gravity_1.birdpos_9__N_250[15] ), .COUT1(\gravity_1.n13982 ), 
    .COUT0(\gravity_1.n20644 ));
  gravity_1_SLICE_168 \gravity_1.SLICE_168 ( 
    .DI1(\gravity_1.birdpos_9__N_250[13] ), 
    .DI0(\gravity_1.birdpos_9__N_250[12] ), .D1(\gravity_1.n20641 ), 
    .C1(\birdpos[1] ), .B1(\gravity_1.dt[13] ), .D0(\gravity_1.n13978 ), 
    .C0(\birdpos[0] ), .B0(\gravity_1.dt[12] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13978 ), .CIN1(\gravity_1.n20641 ), 
    .Q0(\birdpos[0] ), .Q1(\birdpos[1] ), 
    .F0(\gravity_1.birdpos_9__N_250[12] ), 
    .F1(\gravity_1.birdpos_9__N_250[13] ), .COUT1(\gravity_1.n13980 ), 
    .COUT0(\gravity_1.n20641 ));
  gravity_1_SLICE_169 \gravity_1.SLICE_169 ( 
    .DI1(\gravity_1.birdpos_9__N_250[11] ), 
    .DI0(\gravity_1.birdpos_9__N_250[10] ), .D1(\gravity_1.n20638 ), 
    .C1(\gravity_1.n11 ), .B1(\gravity_1.dt[11] ), .D0(\gravity_1.n13976 ), 
    .C0(\gravity_1.n12 ), .B0(\gravity_1.dt[10] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13976 ), .CIN1(\gravity_1.n20638 ), 
    .Q0(\gravity_1.n12 ), .Q1(\gravity_1.n11 ), 
    .F0(\gravity_1.birdpos_9__N_250[10] ), 
    .F1(\gravity_1.birdpos_9__N_250[11] ), .COUT1(\gravity_1.n13978 ), 
    .COUT0(\gravity_1.n20638 ));
  gravity_1_SLICE_170 \gravity_1.SLICE_170 ( 
    .DI1(\gravity_1.birdpos_9__N_250[9] ), 
    .DI0(\gravity_1.birdpos_9__N_250[8] ), .D1(\gravity_1.n20635 ), 
    .C1(\gravity_1.n13 ), .B1(\gravity_1.dt[9] ), .D0(\gravity_1.n13974 ), 
    .C0(\gravity_1.n14 ), .B0(\gravity_1.dt[8] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13974 ), .CIN1(\gravity_1.n20635 ), 
    .Q0(\gravity_1.n14 ), .Q1(\gravity_1.n13 ), 
    .F0(\gravity_1.birdpos_9__N_250[8] ), .F1(\gravity_1.birdpos_9__N_250[9] ), 
    .COUT1(\gravity_1.n13976 ), .COUT0(\gravity_1.n20635 ));
  gravity_1_SLICE_171 \gravity_1.SLICE_171 ( 
    .DI1(\gravity_1.birdpos_9__N_250[7] ), 
    .DI0(\gravity_1.birdpos_9__N_250[6] ), .D1(\gravity_1.n20632 ), 
    .C1(\gravity_1.n15 ), .B1(\gravity_1.dt[7] ), .D0(\gravity_1.n13972 ), 
    .C0(\gravity_1.n16 ), .B0(\gravity_1.dt[6] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13972 ), .CIN1(\gravity_1.n20632 ), 
    .Q0(\gravity_1.n16 ), .Q1(\gravity_1.n15 ), 
    .F0(\gravity_1.birdpos_9__N_250[6] ), .F1(\gravity_1.birdpos_9__N_250[7] ), 
    .COUT1(\gravity_1.n13974 ), .COUT0(\gravity_1.n20632 ));
  gravity_1_SLICE_172 \gravity_1.SLICE_172 ( 
    .DI1(\gravity_1.birdpos_9__N_250[5] ), 
    .DI0(\gravity_1.birdpos_9__N_250[4] ), .D1(\gravity_1.n20629 ), 
    .C1(\gravity_1.n17 ), .B1(\gravity_1.dt[5] ), .D0(\gravity_1.n13970 ), 
    .C0(\gravity_1.n18 ), .B0(\gravity_1.dt[4] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13970 ), .CIN1(\gravity_1.n20629 ), 
    .Q0(\gravity_1.n18 ), .Q1(\gravity_1.n17 ), 
    .F0(\gravity_1.birdpos_9__N_250[4] ), .F1(\gravity_1.birdpos_9__N_250[5] ), 
    .COUT1(\gravity_1.n13972 ), .COUT0(\gravity_1.n20629 ));
  gravity_1_SLICE_173 \gravity_1.SLICE_173 ( 
    .DI1(\gravity_1.birdpos_9__N_250[3] ), 
    .DI0(\gravity_1.birdpos_9__N_250[2] ), .D1(\gravity_1.n20626 ), 
    .C1(\gravity_1.n19 ), .B1(\gravity_1.dt[3] ), .D0(\gravity_1.n13968 ), 
    .C0(\gravity_1.n20 ), .B0(\gravity_1.dt[2] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13968 ), .CIN1(\gravity_1.n20626 ), 
    .Q0(\gravity_1.n20 ), .Q1(\gravity_1.n19 ), 
    .F0(\gravity_1.birdpos_9__N_250[2] ), .F1(\gravity_1.birdpos_9__N_250[3] ), 
    .COUT1(\gravity_1.n13970 ), .COUT0(\gravity_1.n20626 ));
  gravity_1_SLICE_174 \gravity_1.SLICE_174 ( 
    .DI1(\gravity_1.birdpos_9__N_250[1] ), .D1(\gravity_1.n20623 ), 
    .C1(\gravity_1.n21 ), .B1(\gravity_1.dt[1] ), .LSR(\gravity_1.s ), 
    .CLK(VSYNC_c), .CIN1(\gravity_1.n20623 ), .Q1(\gravity_1.n21 ), 
    .F1(\gravity_1.birdpos_9__N_250[1] ), .COUT1(\gravity_1.n13968 ), 
    .COUT0(\gravity_1.n20623 ));
  gravity_1_SLICE_175 \gravity_1.SLICE_175 ( .D1(\gravity_1.n20500 ), 
    .B1(\gravity_1.velocity[13] ), .D0(\gravity_1.n13735 ), 
    .B0(\gravity_1.velocity[12] ), .CIN0(\gravity_1.n13735 ), 
    .CIN1(\gravity_1.n20500 ), .F0(\gravity_1.velocity_8__N_274[7] ), 
    .F1(\gravity_1.velocity_8__N_274[8] ), .COUT1(\gravity_1.n13737 ), 
    .COUT0(\gravity_1.n20500 ));
  gravity_1_SLICE_176 \gravity_1.SLICE_176 ( .D1(\gravity_1.n20497 ), 
    .B1(\gravity_1.velocity[11] ), .D0(\gravity_1.n13733 ), 
    .B0(\gravity_1.velocity[10] ), .CIN0(\gravity_1.n13733 ), 
    .CIN1(\gravity_1.n20497 ), .F0(\gravity_1.velocity_8__N_274[5] ), 
    .F1(\gravity_1.velocity_8__N_274[6] ), .COUT1(\gravity_1.n13735 ), 
    .COUT0(\gravity_1.n20497 ));
  gravity_1_SLICE_177 \gravity_1.SLICE_177 ( 
    .DI0(\gravity_1.velocity_8__N_274[3] ), .D1(\gravity_1.n20494 ), 
    .B1(\gravity_1.velocity[9] ), .D0(\gravity_1.n13731 ), 
    .B0(\gravity_1.velocity[8] ), .LSR(\gravity_1.velocity_5__N_281 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13731 ), .CIN1(\gravity_1.n20494 ), 
    .Q0(\gravity_1.velocity[8] ), .F0(\gravity_1.velocity_8__N_274[3] ), 
    .F1(\gravity_1.velocity_8__N_274[4] ), .COUT1(\gravity_1.n13733 ), 
    .COUT0(\gravity_1.n20494 ));
  gravity_1_SLICE_178 \gravity_1.SLICE_178 ( 
    .DI1(\gravity_1.velocity_8__N_274[2] ), 
    .DI0(\gravity_1.velocity_8__N_274[1] ), .D1(\gravity_1.n20491 ), 
    .B1(\gravity_1.velocity[7] ), .D0(\gravity_1.n13729 ), 
    .B0(\gravity_1.velocity[6] ), .LSR(\gravity_1.velocity_5__N_281 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n13729 ), .CIN1(\gravity_1.n20491 ), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[7] ), 
    .F0(\gravity_1.velocity_8__N_274[1] ), 
    .F1(\gravity_1.velocity_8__N_274[2] ), .COUT1(\gravity_1.n13731 ), 
    .COUT0(\gravity_1.n20491 ));
  gravity_1_SLICE_179 \gravity_1.SLICE_179 ( 
    .DI1(\gravity_1.velocity_8__N_274[0] ), .D1(\gravity_1.n20488 ), 
    .C1(VCC_net), .B1(\gravity_1.velocity[5] ), 
    .LSR(\gravity_1.velocity_5__N_281 ), .CLK(VSYNC_c), 
    .CIN1(\gravity_1.n20488 ), .Q1(\gravity_1.velocity[5] ), 
    .F1(\gravity_1.velocity_8__N_274[0] ), .COUT1(\gravity_1.n13729 ), 
    .COUT0(\gravity_1.n20488 ));
  nes_1_SLICE_180 \nes_1.SLICE_180 ( .DI1(\nes_1.shiftReg_0__N_389 ), 
    .DI0(\nes_1.shiftReg[0].sig_000.FeedThruLUT ), .D1(nes_data_c), 
    .D0(\nes_1.shiftReg[0] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[1] ), 
    .Q1(\nes_1.shiftReg[0] ), .F0(\nes_1.shiftReg[0].sig_000.FeedThruLUT ), 
    .F1(\nes_1.shiftReg_0__N_389 ));
  nes_1_SLICE_181 \nes_1.SLICE_181 ( 
    .DI1(\nes_1.shiftReg[2].sig_002.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[1].sig_001.FeedThruLUT ), .D1(\nes_1.shiftReg[2] ), 
    .D0(\nes_1.shiftReg[1] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[2] ), 
    .Q1(\nes_1.shiftReg[3] ), .F0(\nes_1.shiftReg[1].sig_001.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[2].sig_002.FeedThruLUT ));
  nes_1_SLICE_183 \nes_1.SLICE_183 ( 
    .DI1(\nes_1.shiftReg[4].sig_004.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[3].sig_003.FeedThruLUT ), .D1(\nes_1.shiftReg[4] ), 
    .D0(\nes_1.shiftReg[3] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[4] ), 
    .Q1(\nes_1.shiftReg[5] ), .F0(\nes_1.shiftReg[3].sig_003.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[4].sig_004.FeedThruLUT ));
  nes_1_SLICE_185 \nes_1.SLICE_185 ( 
    .DI1(\nes_1.shiftReg[6].sig_006.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[5].sig_005.FeedThruLUT ), .D1(\nes_1.shiftReg[6] ), 
    .D0(\nes_1.shiftReg[5] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[6] ), 
    .Q1(\nes_1.shiftReg[7] ), .F0(\nes_1.shiftReg[5].sig_005.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[6].sig_006.FeedThruLUT ));
  SLICE_190 SLICE_190( .DI1(\player_y_5__N_375[2] ), 
    .DI0(\player_y_5__N_375[1] ), .D1(\row[2] ), .C1(\row[1] ), .A1(\row[0] ), 
    .D0(\row[1] ), .B0(\row[0] ), .CLK(vga_clk), 
    .Q0(\pattern_gen_1.player_y[1] ), .Q1(\pattern_gen_1.player_y[2] ), 
    .F0(\player_y_5__N_375[1] ), .F1(\player_y_5__N_375[2] ));
  pattern_gen_1_SLICE_192 \pattern_gen_1.SLICE_192 ( 
    .DI1(\pattern_gen_1.rgb_c_4_N_394[4] ), 
    .DI0(\pattern_gen_1.rgb_c_5_N_392[5] ), .D1(\pattern_gen_1.n101 ), 
    .C1(\pattern_gen_1.player_color[2] ), .B1(\pattern_gen_1.n102 ), 
    .A1(gameover), .D0(\pattern_gen_1.player_color[3] ), 
    .C0(\pattern_gen_1.n101 ), .B0(gameover), .A0(\pattern_gen_1.n102 ), 
    .LSR(rgb_c_0_N_403), .CLK(vga_clk), .Q0(rgb_c_5), .Q1(rgb_c_4), 
    .F0(\pattern_gen_1.rgb_c_5_N_392[5] ), 
    .F1(\pattern_gen_1.rgb_c_4_N_394[4] ));
  pattern_gen_1_SLICE_193 \pattern_gen_1.SLICE_193 ( 
    .DI1(\pattern_gen_1.rgb_c_5_N_392[1] ), 
    .DI0(\pattern_gen_1.rgb_c_5_N_392[0] ), 
    .D1(\pattern_gen_1.player_color[1] ), .C1(\pattern_gen_1.n2447[1] ), 
    .B1(\pattern_gen_1.n101 ), .A1(gameover), 
    .D0(\pattern_gen_1.player_color[0] ), .C0(\pattern_gen_1.n15201 ), 
    .B0(gameover), .A0(\pattern_gen_1.n101 ), .LSR(rgb_c_0_N_403), 
    .CLK(vga_clk), .Q0(rgb_c_0), .Q1(rgb_c_1), 
    .F0(\pattern_gen_1.rgb_c_5_N_392[0] ), 
    .F1(\pattern_gen_1.rgb_c_5_N_392[1] ));
  pattern_gen_1_SLICE_195 \pattern_gen_1.SLICE_195 ( 
    .DI1(\pattern_gen_1.rgb_c_5_N_392[3] ), 
    .DI0(\pattern_gen_1.rgb_c_2_N_398 ), .D1(\pattern_gen_1.n101 ), 
    .C1(\pattern_gen_1.player_color[3] ), .B1(gameover), 
    .A1(\pattern_gen_1.n2447[1] ), .D0(\pattern_gen_1.player_color[2] ), 
    .C0(\pattern_gen_1.n101 ), .B0(gameover), .LSR(rgb_c_0_N_403), 
    .CLK(vga_clk), .Q0(rgb_c_2), .Q1(rgb_c_3), 
    .F0(\pattern_gen_1.rgb_c_2_N_398 ), .F1(\pattern_gen_1.rgb_c_5_N_392[3] ));
  pattern_gen_1_SLICE_198 \pattern_gen_1.SLICE_198 ( 
    .DI1(\pattern_gen_1.player_y_4__N_376 ), 
    .DI0(\pattern_gen_1.player_y_3__N_377 ), .D1(\row[4] ), .C1(n3382), 
    .B1(\row[3] ), .D0(\row[1] ), .C0(\row[3] ), .B0(\row[0] ), .A0(\row[2] ), 
    .CLK(vga_clk), .Q0(\pattern_gen_1.player_y[3] ), 
    .Q1(\pattern_gen_1.player_y[4] ), .F0(\pattern_gen_1.player_y_3__N_377 ), 
    .F1(\pattern_gen_1.player_y_4__N_376 ));
  pattern_gen_1_player_SLICE_201 \pattern_gen_1.player.SLICE_201 ( 
    .DI1(\pattern_gen_1.player.player_color_3__N_362[3] ), 
    .DI0(\pattern_gen_1.player.player_color_3__N_362[1] ), 
    .D1(\pattern_gen_1.player.n2957 ), .C1(\pattern_gen_1.player.n8457 ), 
    .B1(\pattern_gen_1.player.player_color_2__N_364[3] ), 
    .D0(\pattern_gen_1.player.n8457 ), .C0(\pattern_gen_1.player.n2957 ), 
    .B0(\pattern_gen_1.player.player_color_2__N_364[1] ), 
    .LSR(\pattern_gen_1.player.player_color_1__N_367 ), .CLK(vga_clk), 
    .Q0(\pattern_gen_1.player_color[1] ), .Q1(\pattern_gen_1.player_color[3] ), 
    .F0(\pattern_gen_1.player.player_color_3__N_362[1] ), 
    .F1(\pattern_gen_1.player.player_color_3__N_362[3] ));
  pattern_gen_1_player_SLICE_202 \pattern_gen_1.player.SLICE_202 ( 
    .DI0(\pattern_gen_1.player.player_color_2__N_364[2] ), 
    .D0(\pattern_gen_1.player.n1323[2] ), .C0(\pattern_gen_1.player.n6925 ), 
    .B0(\pattern_gen_1.player.n6_adj_529 ), 
    .A0(\pattern_gen_1.player.n2102[2] ), 
    .LSR(\pattern_gen_1.player.player_color_0__N_369 ), .CLK(vga_clk), 
    .Q0(\pattern_gen_1.player_color[2] ), 
    .F0(\pattern_gen_1.player.player_color_2__N_364[2] ));
  gamestate_1_SLICE_205 \gamestate_1.SLICE_205 ( 
    .DI1(\gameover.sig_007.FeedThruLUT ), .DI0(\gamestate_1.nextstate ), 
    .D1(gameover), .D0(\gamestate_1.nextstate_N_440 ), 
    .C0(\gamestate_1.nextstate_N_441 ), .B0(leds_c_4), .A0(gameover), 
    .CLK(VSYNC_c), .Q0(gameover), .Q1(\gravity_1.s ), 
    .F0(\gamestate_1.nextstate ), .F1(\gameover.sig_007.FeedThruLUT ));
  gravity_1_SLICE_207 \gravity_1.SLICE_207 ( 
    .DI1(\gravity_1.dt_21__N_282[2].sig_009.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[1].sig_008.FeedThruLUT ), 
    .C1(\gravity_1.dt_21__N_282[2] ), .D0(\gravity_1.dt_21__N_282[1] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[1] ), .Q1(\gravity_1.dt[2] ), 
    .F0(\gravity_1.dt_21__N_282[1].sig_008.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[2].sig_009.FeedThruLUT ));
  gravity_1_SLICE_208 \gravity_1.SLICE_208 ( 
    .DI0(\gravity_1.velocity_15__N_260[15] ), .D0(\gravity_1.n5 ), 
    .C0(\gravity_1.velocity_8__N_274[10] ), .B0(\gravity_1.n6 ), 
    .LSR(\gravity_1.was_jump_N_439 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[15] ), .F0(\gravity_1.velocity_15__N_260[15] ));
  gravity_1_SLICE_209 \gravity_1.SLICE_209 ( 
    .DI1(\gravity_1.velocity_15__N_260[13] ), 
    .DI0(\gravity_1.velocity_15__N_260[14] ), 
    .D1(\gravity_1.velocity_8__N_274[8] ), .C1(\gravity_1.n5 ), 
    .A1(\gravity_1.n6 ), .D0(\gravity_1.n6 ), 
    .C0(\gravity_1.velocity_8__N_274[9] ), .B0(\gravity_1.n5 ), 
    .LSR(\gravity_1.was_jump_N_439 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[14] ), .Q1(\gravity_1.velocity[13] ), 
    .F0(\gravity_1.velocity_15__N_260[14] ), 
    .F1(\gravity_1.velocity_15__N_260[13] ));
  gravity_1_SLICE_211 \gravity_1.SLICE_211 ( 
    .DI1(\gravity_1.velocity_15__N_260[11] ), 
    .DI0(\gravity_1.velocity_15__N_260[12] ), 
    .D1(\gravity_1.velocity_8__N_274[6] ), .C1(\gravity_1.n5 ), 
    .B1(\gravity_1.n6 ), .D0(\gravity_1.velocity_8__N_274[7] ), 
    .C0(\gravity_1.n6 ), .B0(\gravity_1.n5 ), .LSR(\gravity_1.was_jump_N_439 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[12] ), 
    .Q1(\gravity_1.velocity[11] ), .F0(\gravity_1.velocity_15__N_260[12] ), 
    .F1(\gravity_1.velocity_15__N_260[11] ));
  gravity_1_SLICE_213 \gravity_1.SLICE_213 ( 
    .DI1(\gravity_1.velocity_15__N_260[9] ), 
    .DI0(\gravity_1.velocity_15__N_260[10] ), 
    .D1(\gravity_1.velocity_8__N_274[4] ), .C1(\gravity_1.n5 ), 
    .B1(\gravity_1.n6 ), .D0(\gravity_1.velocity_8__N_274[5] ), 
    .C0(\gravity_1.n6 ), .B0(\gravity_1.n5 ), .LSR(\gravity_1.was_jump_N_439 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[10] ), .Q1(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.velocity_15__N_260[10] ), 
    .F1(\gravity_1.velocity_15__N_260[9] ));
  gravity_1_SLICE_216 \gravity_1.SLICE_216 ( 
    .DI1(\gravity_1.dt_21__N_282[4].sig_011.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[3].sig_010.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[4] ), .D0(\gravity_1.dt_21__N_282[3] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[3] ), .Q1(\gravity_1.dt[4] ), 
    .F0(\gravity_1.dt_21__N_282[3].sig_010.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[4].sig_011.FeedThruLUT ));
  gravity_1_SLICE_218 \gravity_1.SLICE_218 ( 
    .DI1(\gravity_1.dt_21__N_282[6].sig_013.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[5].sig_012.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[6] ), .D0(\gravity_1.dt_21__N_282[5] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[5] ), .Q1(\gravity_1.dt[6] ), 
    .F0(\gravity_1.dt_21__N_282[5].sig_012.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[6].sig_013.FeedThruLUT ));
  gravity_1_SLICE_220 \gravity_1.SLICE_220 ( 
    .DI1(\gravity_1.dt_21__N_282[8].sig_015.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[7].sig_014.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[8] ), .D0(\gravity_1.dt_21__N_282[7] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[7] ), .Q1(\gravity_1.dt[8] ), 
    .F0(\gravity_1.dt_21__N_282[7].sig_014.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[8].sig_015.FeedThruLUT ));
  gravity_1_SLICE_222 \gravity_1.SLICE_222 ( 
    .DI1(\gravity_1.dt_21__N_282[10].sig_017.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[9].sig_016.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[10] ), .C0(\gravity_1.dt_21__N_282[9] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[9] ), .Q1(\gravity_1.dt[10] ), 
    .F0(\gravity_1.dt_21__N_282[9].sig_016.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[10].sig_017.FeedThruLUT ));
  gravity_1_SLICE_224 \gravity_1.SLICE_224 ( 
    .DI1(\gravity_1.dt_21__N_282[12].sig_019.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[11].sig_018.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[12] ), .D0(\gravity_1.dt_21__N_282[11] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[11] ), .Q1(\gravity_1.dt[12] ), 
    .F0(\gravity_1.dt_21__N_282[11].sig_018.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[12].sig_019.FeedThruLUT ));
  gravity_1_SLICE_226 \gravity_1.SLICE_226 ( 
    .DI1(\gravity_1.dt_21__N_282[14].sig_021.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[13].sig_020.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[14] ), .D0(\gravity_1.dt_21__N_282[13] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[13] ), .Q1(\gravity_1.dt[14] ), 
    .F0(\gravity_1.dt_21__N_282[13].sig_020.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[14].sig_021.FeedThruLUT ));
  gravity_1_SLICE_228 \gravity_1.SLICE_228 ( 
    .DI1(\gravity_1.dt_21__N_282[16].sig_023.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[15].sig_022.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[16] ), .D0(\gravity_1.dt_21__N_282[15] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[15] ), .Q1(\gravity_1.dt[16] ), 
    .F0(\gravity_1.dt_21__N_282[15].sig_022.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[16].sig_023.FeedThruLUT ));
  gravity_1_SLICE_230 \gravity_1.SLICE_230 ( 
    .DI1(\gravity_1.dt_21__N_282[18].sig_025.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[17].sig_024.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[18] ), .C0(\gravity_1.dt_21__N_282[17] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[17] ), .Q1(\gravity_1.dt[18] ), 
    .F0(\gravity_1.dt_21__N_282[17].sig_024.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[18].sig_025.FeedThruLUT ));
  gravity_1_SLICE_232 \gravity_1.SLICE_232 ( 
    .DI1(\gravity_1.dt_21__N_282[20].sig_027.FeedThruLUT ), 
    .DI0(\gravity_1.dt_21__N_282[19].sig_026.FeedThruLUT ), 
    .D1(\gravity_1.dt_21__N_282[20] ), .D0(\gravity_1.dt_21__N_282[19] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[19] ), .Q1(\gravity_1.dt[20] ), 
    .F0(\gravity_1.dt_21__N_282[19].sig_026.FeedThruLUT ), 
    .F1(\gravity_1.dt_21__N_282[20].sig_027.FeedThruLUT ));
  gravity_1_SLICE_234 \gravity_1.SLICE_234 ( 
    .DI0(\gravity_1.dt_21__N_282[21].sig_028.FeedThruLUT ), 
    .D0(\gravity_1.dt_21__N_282[21] ), .CLK(VSYNC_c), .Q0(\gravity_1.dt[21] ), 
    .F0(\gravity_1.dt_21__N_282[21].sig_028.FeedThruLUT ));
  pattern_gen_1_player_SLICE_236 \pattern_gen_1.player.SLICE_236 ( 
    .D1(\pattern_gen_1.player.n8 ), .C1(\pattern_gen_1.player.n8_adj_530 ), 
    .B1(\pattern_gen_1.player_y[1] ), .A1(\pattern_gen_1.player_y[2] ), 
    .D0(\pattern_gen_1.player_y[4] ), .C0(\pattern_gen_1.player_y[5] ), 
    .A0(\pattern_gen_1.player_y[3] ), .F0(\pattern_gen_1.player.n8_adj_530 ), 
    .F1(\pattern_gen_1.player.n8190 ));
  pattern_gen_1_player_SLICE_237 \pattern_gen_1.player.SLICE_237 ( 
    .D1(\pattern_gen_1.player.n8118 ), .C1(\pattern_gen_1.player.n17017 ), 
    .B1(\pattern_gen_1.player.n7 ), .A1(\pattern_gen_1.player.n6_adj_525 ), 
    .D0(\pattern_gen_1.player.n8_adj_530 ), .C0(\pattern_gen_1.player_y[5] ), 
    .B0(\pattern_gen_1.player_y[4] ), .A0(\pattern_gen_1.player_y[3] ), 
    .F0(\pattern_gen_1.player.n17017 ), .F1(\pattern_gen_1.player.n8203 ));
  pattern_gen_1_player_SLICE_239 \pattern_gen_1.player.SLICE_239 ( 
    .D1(\pattern_gen_1.player.n8_adj_530 ), .C1(\pattern_gen_1.player.n8394 ), 
    .B1(\pattern_gen_1.player.n72 ), .A1(\pattern_gen_1.player_y[2] ), 
    .D0(\pattern_gen_1.player.n7 ), .C0(\pattern_gen_1.player.n8190 ), 
    .B0(\pattern_gen_1.player_y[2] ), .A0(\pattern_gen_1.player_y[1] ), 
    .F0(\pattern_gen_1.player.n8394 ), .F1(\pattern_gen_1.player.n2102[3] ));
  nes_1_SLICE_240 \nes_1.SLICE_240 ( .D1(leds_c_7), .C1(nes_latch_c), 
    .B1(\nes_1.shiftReg[7] ), .D0(\nes_1.NEScount[0] ), 
    .C0(\nes_1.nes_latch_c_N_404 ), .B0(\nes_1.NEScount[3] ), 
    .A0(\nes_1.NEScount[2] ), .F0(nes_latch_c), .F1(leds_c_7));
  gravity_1_SLICE_241 \gravity_1.SLICE_241 ( .D0(\gravity_1.was_jump ), 
    .C0(leds_c_7), .B0(\gravity_1.n6 ), .A0(\gravity_1.n5 ), 
    .F0(\gravity_1.velocity_5__N_281 ));
  vga_1_SLICE_242 \vga_1.SLICE_242 ( .D1(\column[3] ), .C1(\vga_1.n17697 ), 
    .B1(n3), .A1(\column[4] ), .D0(\column[2] ), .C0(\column[0] ), 
    .B0(\column[1] ), .F0(\vga_1.n17697 ), .F1(n17694));
  pattern_gen_1_SLICE_243 \pattern_gen_1.SLICE_243 ( 
    .D1(\pattern_gen_1.n4_adj_605 ), .C1(\pattern_gen_1.n102 ), 
    .D0(\column[5] ), .C0(n17694), .B0(\column[9] ), .A0(n3), 
    .F0(\pattern_gen_1.n102 ), .F1(\pattern_gen_1.n15201 ));
  tower_2_SLICE_244 \tower_2.SLICE_244 ( .D1(\tower_2.counter[3] ), 
    .C1(\tower_2.n461 ), .B1(\tower_2.n459 ), .D0(\tower_2.counter[4] ), 
    .C0(\tower_2.n8398 ), .B0(\tower_2.n445[4] ), .A0(\tower_2.counter[9] ), 
    .F0(\tower_2.n461 ), .F1(\tower_2.n5 ));
  tower_2_SLICE_245 \tower_2.SLICE_245 ( .D1(\tower_2.counter[7] ), 
    .C1(\tower_2.n6_adj_710 ), .B1(\tower_2.counter[5] ), 
    .A1(\tower_2.counter[4] ), .D0(\tower_2.counter[8] ), 
    .C0(\tower_2.counter[6] ), .F0(\tower_2.n6_adj_710 ), .F1(\tower_2.n8398 ));
  tower_3_SLICE_246 \tower_3.SLICE_246 ( .D1(\tower_3.n467 ), 
    .C1(\tower_3.n458 ), .A1(\tower_3.n4788[7] ), .D0(\tower_3.counter[7] ), 
    .C0(\tower_3.n445[7] ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n8360 ), 
    .F0(\tower_3.n458 ), .F1(\tower_3.tower3ypos_9__N_206[7] ));
  tower_3_SLICE_247 \tower_3.SLICE_247 ( .D1(\tower_3.counter[5] ), 
    .C1(\tower_3.n6_adj_708 ), .B1(\tower_3.counter[7] ), 
    .A1(\tower_3.counter[4] ), .D0(\tower_3.counter[8] ), 
    .C0(\tower_3.counter[6] ), .F0(\tower_3.n6_adj_708 ), .F1(\tower_3.n8360 ));
  tower_1_SLICE_248 \tower_1.SLICE_248 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n458 ), .B1(\tower_1.n4409[7] ), .D0(\tower_1.n8406 ), 
    .C0(\tower_1.n445[7] ), .B0(\tower_1.counter[7] ), 
    .A0(\tower_1.counter[9] ), .F0(\tower_1.n458 ), 
    .F1(\tower_1.tower1ypos_9__N_73[7] ));
  tower_1_SLICE_249 \tower_1.SLICE_249 ( .D1(\tower_1.counter[7] ), 
    .C1(\tower_1.n6 ), .B1(\tower_1.counter[5] ), .A1(\tower_1.counter[4] ), 
    .D0(\tower_1.counter[8] ), .C0(\tower_1.counter[6] ), .F0(\tower_1.n6 ), 
    .F1(\tower_1.n8406 ));
  pattern_gen_1_SLICE_250 \pattern_gen_1.SLICE_250 ( .D1(\column[9] ), 
    .C1(\pattern_gen_1.n174 ), .B1(\tower2ypos[9] ), 
    .A1(\pattern_gen_1.n18_adj_661 ), .D0(n43_adj_728), 
    .C0(\pattern_gen_1.n18_adj_659 ), .A0(\column[9] ), 
    .F0(\pattern_gen_1.n174 ), .F1(\pattern_gen_1.n175 ));
  pattern_gen_1_SLICE_252 \pattern_gen_1.SLICE_252 ( 
    .D1(\pattern_gen_1.n18_adj_669 ), .C1(\pattern_gen_1.n137 ), 
    .B1(\tower1ypos[9] ), .A1(\column[9] ), .D0(\column[9] ), 
    .C0(\pattern_gen_1.n18_adj_613 ), .B0(n43_adj_737), 
    .F0(\pattern_gen_1.n137 ), .F1(\pattern_gen_1.n138 ));
  pattern_gen_1_SLICE_254 \pattern_gen_1.SLICE_254 ( 
    .D1(\pattern_gen_1.n18_adj_677 ), .C1(\pattern_gen_1.n211 ), 
    .B1(\tower3ypos[9] ), .A1(\column[9] ), .D0(\column[9] ), 
    .C0(\pattern_gen_1.n18_adj_637 ), .B0(n43), .F0(\pattern_gen_1.n211 ), 
    .F1(\pattern_gen_1.n212 ));
  pattern_gen_1_player_SLICE_256 \pattern_gen_1.player.SLICE_256 ( 
    .D1(\pattern_gen_1.player.n4 ), .C1(\pattern_gen_1.player.n6952 ), 
    .B1(\pattern_gen_1.player.n6629 ), .A1(\pattern_gen_1.player.n9 ), 
    .D0(\pattern_gen_1.player_x[3] ), .C0(\pattern_gen_1.player.n1533 ), 
    .B0(\pattern_gen_1.player_x[4] ), .A0(\pattern_gen_1.player_x[5] ), 
    .F0(\pattern_gen_1.player.n6952 ), .F1(\pattern_gen_1.player.n2861 ));
  pattern_gen_1_player_SLICE_257 \pattern_gen_1.player.SLICE_257 ( 
    .D1(\pattern_gen_1.player.n9_adj_517 ), .C1(\pattern_gen_1.player.n2855 ), 
    .B1(\pattern_gen_1.player.n2861 ), .A1(\pattern_gen_1.player.n9 ), 
    .D0(\pattern_gen_1.player.n8_adj_537 ), .C0(\pattern_gen_1.player.n1533 ), 
    .B0(\pattern_gen_1.player_x[2] ), .A0(\pattern_gen_1.player_x[1] ), 
    .F0(\pattern_gen_1.player.n2855 ), .F1(\pattern_gen_1.player.n4_adj_547 ));
  pattern_gen_1_player_SLICE_258 \pattern_gen_1.player.SLICE_258 ( 
    .D1(\pattern_gen_1.player.n8410 ), .C1(\pattern_gen_1.player.n4_adj_519 ), 
    .B1(\pattern_gen_1.player.n1533 ), .A1(\pattern_gen_1.player.n6_adj_529 ), 
    .D0(\pattern_gen_1.player.n8382 ), .C0(\pattern_gen_1.player.n9_adj_518 ), 
    .B0(\pattern_gen_1.player.n6 ), .A0(\pattern_gen_1.player.n1533 ), 
    .F0(\pattern_gen_1.player.n4_adj_519 ), 
    .F1(\pattern_gen_1.player.n4_adj_548 ));
  pattern_gen_1_player_SLICE_260 \pattern_gen_1.player.SLICE_260 ( 
    .D1(\pattern_gen_1.player_y[2] ), .C1(\pattern_gen_1.player.n9_adj_517 ), 
    .B1(\pattern_gen_1.player.n8_adj_534 ), .A1(\pattern_gen_1.player_y[1] ), 
    .D0(\pattern_gen_1.player.n6_adj_525 ), .C0(\pattern_gen_1.player_y[5] ), 
    .B0(\pattern_gen_1.player_y[4] ), .A0(\pattern_gen_1.player_y[3] ), 
    .F0(\pattern_gen_1.player.n9_adj_517 ), .F1(\pattern_gen_1.player.n8177 ));
  pattern_gen_1_player_SLICE_261 \pattern_gen_1.player.SLICE_261 ( 
    .D1(\pattern_gen_1.player.n9_adj_517 ), .C1(\pattern_gen_1.player.n8091 ), 
    .B1(\pattern_gen_1.player.n8_adj_534 ), 
    .A1(\pattern_gen_1.player.n6_adj_525 ), .D0(\pattern_gen_1.player_y[4] ), 
    .C0(\pattern_gen_1.player_y[5] ), .B0(\pattern_gen_1.player_y[2] ), 
    .A0(\pattern_gen_1.player_y[3] ), .F0(\pattern_gen_1.player.n8091 ), 
    .F1(\pattern_gen_1.player.n8410 ));
  pattern_gen_1_player_SLICE_262 \pattern_gen_1.player.SLICE_262 ( 
    .D0(\pattern_gen_1.player.n8177 ), .C0(\pattern_gen_1.player.n6904 ), 
    .B0(\pattern_gen_1.player.n8_adj_524 ), .A0(\pattern_gen_1.player_y[2] ), 
    .F0(\pattern_gen_1.player.n2051 ));
  pattern_gen_1_player_SLICE_264 \pattern_gen_1.player.SLICE_264 ( 
    .D1(\pattern_gen_1.player.n8335 ), .C1(\pattern_gen_1.player.n8_adj_524 ), 
    .B1(\pattern_gen_1.player_y[2] ), .A1(\pattern_gen_1.player.n8177 ), 
    .D0(\pattern_gen_1.player_y[5] ), .C0(\pattern_gen_1.player_y[4] ), 
    .B0(\pattern_gen_1.player_y[3] ), .F0(\pattern_gen_1.player.n8_adj_524 ), 
    .F1(\pattern_gen_1.player.n8499 ));
  pattern_gen_1_player_SLICE_265 \pattern_gen_1.player.SLICE_265 ( 
    .D1(\pattern_gen_1.player.n6_adj_528 ), .C1(\pattern_gen_1.player.n8335 ), 
    .B1(\pattern_gen_1.player.n1533 ), .A1(\pattern_gen_1.player.n8_adj_524 ), 
    .D0(\pattern_gen_1.player.n8_adj_534 ), .C0(\pattern_gen_1.player_y[2] ), 
    .B0(\pattern_gen_1.player_y[1] ), .F0(\pattern_gen_1.player.n8335 ), 
    .F1(\pattern_gen_1.player.n6904 ));
  pattern_gen_1_player_SLICE_266 \pattern_gen_1.player.SLICE_266 ( 
    .D0(\pattern_gen_1.player.n7518 ), .C0(\pattern_gen_1.player.n8424 ), 
    .B0(\pattern_gen_1.player.n4286 ), .A0(\pattern_gen_1.player.n1533 ), 
    .F0(\pattern_gen_1.player.n17662 ));
  pattern_gen_1_player_SLICE_267 \pattern_gen_1.player.SLICE_267 ( 
    .D1(\pattern_gen_1.player.n8177 ), .C1(\pattern_gen_1.player_y[2] ), 
    .B1(\pattern_gen_1.player.n8_adj_524 ), .D0(\pattern_gen_1.player_y[1] ), 
    .C0(\pattern_gen_1.player.n8424 ), .B0(\pattern_gen_1.player_y[2] ), 
    .A0(\pattern_gen_1.player.n8_adj_534 ), .F0(\pattern_gen_1.player.n7518 ), 
    .F1(\pattern_gen_1.player.n8424 ));
  pattern_gen_1_player_SLICE_268 \pattern_gen_1.player.SLICE_268 ( 
    .D1(\pattern_gen_1.player.n4273 ), .C1(\pattern_gen_1.player.n17669 ), 
    .B1(\pattern_gen_1.player.n17778 ), .A1(\pattern_gen_1.player.n1533 ), 
    .D0(\pattern_gen_1.player.n1533 ), .C0(\pattern_gen_1.player.n17664 ), 
    .B0(\pattern_gen_1.player.n8410 ), .A0(\pattern_gen_1.player.n8_adj_531 ), 
    .F0(\pattern_gen_1.player.n17669 ), .F1(\pattern_gen_1.player.n17670 ));
  pattern_gen_1_player_SLICE_270 \pattern_gen_1.player.SLICE_270 ( 
    .D1(\pattern_gen_1.player.n8_adj_531 ), .C1(\pattern_gen_1.player.n17667 ), 
    .B1(\pattern_gen_1.player.n8410 ), .A1(\pattern_gen_1.player.n1533 ), 
    .D0(\pattern_gen_1.player.n17662 ), .C0(\pattern_gen_1.player.n17666 ), 
    .B0(\pattern_gen_1.player.n2912 ), .A0(\pattern_gen_1.player.n2952 ), 
    .F0(\pattern_gen_1.player.n17667 ), .F1(\pattern_gen_1.player.n17672 ));
  pattern_gen_1_player_SLICE_271 \pattern_gen_1.player.SLICE_271 ( 
    .D1(\pattern_gen_1.player.n6144 ), .C1(\pattern_gen_1.player.n17673 ), 
    .B1(\pattern_gen_1.player.n1969[5] ), .A1(\pattern_gen_1.player.n8499 ), 
    .D0(\pattern_gen_1.player.n4273 ), .C0(\pattern_gen_1.player.n17672 ), 
    .B0(\pattern_gen_1.player.n17778 ), .A0(\pattern_gen_1.player.n1533 ), 
    .F0(\pattern_gen_1.player.n17673 ), .F1(\pattern_gen_1.player.n1271[1] ));
  pattern_gen_1_player_SLICE_272 \pattern_gen_1.player.SLICE_272 ( 
    .D1(\pattern_gen_1.player_y[1] ), .C1(\pattern_gen_1.player.n9_adj_517 ), 
    .B1(\pattern_gen_1.player_y[2] ), .A1(\pattern_gen_1.player.n8_adj_534 ), 
    .D0(\pattern_gen_1.player.n6_adj_522 ), .C0(\pattern_gen_1.player.n17783 ), 
    .B0(\pattern_gen_1.player.n8382 ), .A0(\pattern_gen_1.player.n8_adj_534 ), 
    .F0(\pattern_gen_1.player.n17778 ), .F1(\pattern_gen_1.player.n8382 ));
  pattern_gen_1_player_SLICE_274 \pattern_gen_1.player.SLICE_274 ( 
    .D1(\pattern_gen_1.player.n11 ), .C1(\pattern_gen_1.player.n1141[1] ), 
    .B1(\pattern_gen_1.player.n8471 ), .A1(\pattern_gen_1.player.n4286 ), 
    .D0(\pattern_gen_1.player.n9_adj_544 ), 
    .C0(\pattern_gen_1.player.n4_adj_547 ), .B0(\pattern_gen_1.player.n8547 ), 
    .A0(\pattern_gen_1.player.n8471 ), .F0(\pattern_gen_1.player.n1141[1] ), 
    .F1(\pattern_gen_1.player.n17666 ));
  nes_1_SLICE_276 \nes_1.SLICE_276 ( .D1(\nes_1.NEScount[1] ), 
    .C1(\nes_1.nes_clk_c_N_405 ), .D0(\nes_1.NEScount[4] ), 
    .C0(\nes_1.NEScount[5] ), .B0(\nes_1.NEScount[6] ), 
    .A0(\nes_1.NEScount[7] ), .F0(\nes_1.nes_clk_c_N_405 ), 
    .F1(\nes_1.nes_latch_c_N_404 ));
  nes_1_SLICE_279 \nes_1.SLICE_279 ( .D0(leds_c_4), .C0(\nes_1.shiftReg[4] ), 
    .B0(nes_latch_c), .F0(leds_c_4));
  vga_1_SLICE_280 \vga_1.SLICE_280 ( .D1(\column[4] ), .C1(n3), 
    .B1(\column[5] ), .D0(\column[6] ), .C0(\column[8] ), .B0(\column[7] ), 
    .F0(n3), .F1(\vga_1.n6 ));
  vga_1_SLICE_282 \vga_1.SLICE_282 ( .D0(\column[2] ), .C0(\column[4] ), 
    .F0(\vga_1.n12 ));
  vga_1_SLICE_283 \vga_1.SLICE_283 ( .D1(\column[8] ), .C1(\vga_1.n14 ), 
    .B1(\vga_1.n10_c ), .A1(\column[3] ), .D0(\vga_1.n12 ), 
    .C0(\vga_1.column_0__N_49 ), .B0(\column[9] ), .A0(\column[1] ), 
    .F0(\vga_1.n14 ), .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_284 \vga_1.SLICE_284 ( .D0(\column[5] ), .C0(\column[7] ), 
    .B0(\column[6] ), .A0(\column[0] ), .F0(\vga_1.n10_c ));
  vga_1_SLICE_286 \vga_1.SLICE_286 ( .D1(\row[8] ), .C1(\vga_1.n10_adj_711 ), 
    .A1(\row[1] ), .D0(\row[4] ), .C0(n15_adj_740), .B0(\row[9] ), 
    .A0(\row[2] ), .F0(\vga_1.n10_adj_711 ), .F1(\vga_1.column_0__N_49 ));
  pattern_gen_1_SLICE_287 \pattern_gen_1.SLICE_287 ( .D1(\row[5] ), 
    .C1(\pattern_gen_1.n6955 ), .B1(\row[3] ), .A1(\row[0] ), .D0(\row[6] ), 
    .B0(\row[7] ), .F0(\pattern_gen_1.n6955 ), .F1(n15_adj_740));
  vga_1_SLICE_288 \vga_1.SLICE_288 ( .D1(\row[6] ), .C1(\vga_1.n8 ), 
    .B1(\row[5] ), .A1(\row[4] ), .D0(\row[3] ), .B0(\row[2] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.n17 ));
  vga_1_SLICE_290 \vga_1.SLICE_290 ( .D1(\row[8] ), .C1(n19_adj_719), 
    .B1(\row[5] ), .A1(\pattern_gen_1.n6955 ), .D0(\row[4] ), .C0(\row[3] ), 
    .F0(n19_adj_719), .F1(\pattern_gen_1.n18_adj_696 ));
  tower_2_SLICE_292 \tower_2.SLICE_292 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n460 ), .B1(\tower_2.n4552[5] ), .D0(\tower_2.counter[5] ), 
    .C0(\tower_2.n445[5] ), .B0(\tower_2.counter[9] ), .A0(\tower_2.n8398 ), 
    .F0(\tower_2.n460 ), .F1(\tower_2.tower2ypos_9__N_139[5] ));
  tower_2_SLICE_293 \tower_2.SLICE_293 ( .D1(\tower_2.n445[9] ), 
    .C1(\tower_2.n8511 ), .B1(\tower_2.counter[9] ), .A1(\tower_2.n8398 ), 
    .D0(\tower_2.n458 ), .C0(\tower_2.n5 ), .B0(\tower_2.n460 ), 
    .A0(\tower_2.n457 ), .F0(\tower_2.n8511 ), .F1(\tower_2.n467 ));
  tower_2_SLICE_294 \tower_2.SLICE_294 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n459 ), .B1(\tower_2.n4552[6] ), .D0(\tower_2.counter[6] ), 
    .C0(\tower_2.counter[9] ), .B0(\tower_2.n445[6] ), .A0(\tower_2.n8398 ), 
    .F0(\tower_2.n459 ), .F1(\tower_2.tower2ypos_9__N_139[6] ));
  tower_2_SLICE_296 \tower_2.SLICE_296 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n457 ), .B1(\tower_2.n4552[8] ), .D0(\tower_2.counter[8] ), 
    .C0(\tower_2.n445[8] ), .B0(\tower_2.n8398 ), .A0(\tower_2.counter[9] ), 
    .F0(\tower_2.n457 ), .F1(\tower_2.tower2ypos_9__N_139[8] ));
  tower_2_SLICE_298 \tower_2.SLICE_298 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n458 ), .B1(\tower_2.n4552[7] ), .D0(\tower_2.counter[7] ), 
    .C0(\tower_2.n445[7] ), .B0(\tower_2.counter[9] ), .A0(\tower_2.n8398 ), 
    .F0(\tower_2.n458 ), .F1(\tower_2.tower2ypos_9__N_139[7] ));
  tower_2_SLICE_300 \tower_2.SLICE_300 ( .D1(\tower2xpos[9] ), .C1(n6946), 
    .B1(\tower2xpos[8] ), .A1(n6978), .D0(\tower2xpos[2] ), 
    .C0(\tower2xpos[3] ), .F0(n6946), .F1(\tower_2.n10 ));
  score_1_SLICE_301 \score_1.SLICE_301 ( .D1(\tower2xpos[8] ), 
    .C1(\tower2xpos[6] ), .A1(\tower2xpos[5] ), .D0(\tower2xpos[6] ), 
    .C0(\tower2xpos[1] ), .B0(\tower2xpos[5] ), .A0(\tower2xpos[0] ), 
    .F0(n6978), .F1(\tower_2.n6_adj_709 ));
  tower_2_SLICE_302 \tower_2.SLICE_302 ( .D1(\tower2xpos[6] ), 
    .C1(\tower2xpos[7] ), .D0(\tower2xpos[7] ), .C0(\tower_2.n10 ), 
    .B0(\tower2xpos[4] ), .F0(n118), .F1(n6937));
  score_1_SLICE_303 \score_1.SLICE_303 ( .D1(n83), .C1(\score_1.n10 ), 
    .B1(n118_adj_716), .A1(n118), .D0(\score_1.n17019 ), .C0(\score_1.n8 ), 
    .B0(gameover), .A0(\score_1.n4 ), .F0(\score_1.n10 ), 
    .F1(\score_1.scoreout_c_0_N_434 ));
  tower_2_SLICE_304 \tower_2.SLICE_304 ( .D1(\tower_2.startcount[3] ), 
    .C1(\tower_2.n4 ), .B1(\tower_2.startcount[4] ), 
    .A1(\tower_2.startcount[5] ), .D0(\tower_2.startcount[1] ), 
    .C0(\tower_2.startcount[2] ), .F0(\tower_2.n4 ), .F1(\tower_2.n8336 ));
  tower_2_SLICE_306 \tower_2.SLICE_306 ( .D1(gameover), 
    .C1(\tower_2.startcount_1__N_335 ), .D0(\tower2xpos[1] ), 
    .C0(\tower_2.n6_adj_709 ), .B0(n6814), .A0(\tower2xpos[0] ), 
    .F0(\tower_2.startcount_1__N_335 ), .F1(\tower_2.startcount_1__N_336 ));
  score_1_SLICE_307 \score_1.SLICE_307 ( .D1(\tower2xpos[7] ), 
    .C1(\score_1.n12 ), .B1(\tower2xpos[9] ), .A1(\tower2xpos[2] ), 
    .D0(\tower2xpos[4] ), .C0(\tower2xpos[3] ), .F0(\score_1.n12 ), .F1(n6814));
  tower_2_SLICE_308 \tower_2.SLICE_308 ( .D1(\tower_2.n467 ), 
    .C1(\tower_2.n4552[4] ), .B1(\tower_2.n461 ), .C0(\tower_2.n467 ), 
    .B0(\tower_2.n4552[3] ), .A0(\tower_2.counter[3] ), 
    .F0(\tower_2.tower2ypos_9__N_139[3] ), 
    .F1(\tower_2.tower2ypos_9__N_139[4] ));
  tower_3_SLICE_310 \tower_3.SLICE_310 ( .D1(\tower_3.counter[3] ), 
    .C1(\tower_3.n461 ), .B1(\tower_3.n459 ), .D0(\tower_3.counter[4] ), 
    .C0(\tower_3.n8360 ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n445[4] ), 
    .F0(\tower_3.n461 ), .F1(\tower_3.n5 ));
  tower_3_SLICE_312 \tower_3.SLICE_312 ( .D1(\tower_3.n467 ), 
    .C1(\tower_3.n459 ), .B1(\tower_3.n4788[6] ), .D0(\tower_3.counter[6] ), 
    .C0(\tower_3.n445[6] ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n8360 ), 
    .F0(\tower_3.n459 ), .F1(\tower_3.tower3ypos_9__N_206[6] ));
  tower_3_SLICE_314 \tower_3.SLICE_314 ( .D1(\tower_3.n467 ), 
    .C1(\tower_3.n457 ), .B1(\tower_3.n4788[8] ), .D0(\tower_3.counter[8] ), 
    .C0(\tower_3.n445[8] ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n8360 ), 
    .F0(\tower_3.n457 ), .F1(\tower_3.tower3ypos_9__N_206[8] ));
  tower_3_SLICE_316 \tower_3.SLICE_316 ( .D1(\tower_3.n467 ), 
    .C1(\tower_3.n460 ), .B1(\tower_3.n4788[5] ), .D0(\tower_3.counter[5] ), 
    .C0(\tower_3.n445[5] ), .B0(\tower_3.counter[9] ), .A0(\tower_3.n8360 ), 
    .F0(\tower_3.n460 ), .F1(\tower_3.tower3ypos_9__N_206[5] ));
  tower_3_SLICE_317 \tower_3.SLICE_317 ( .D1(\tower_3.n445[9] ), 
    .C1(\tower_3.n8501 ), .B1(\tower_3.n8360 ), .A1(\tower_3.counter[9] ), 
    .D0(\tower_3.n457 ), .C0(\tower_3.n5 ), .B0(\tower_3.n458 ), 
    .A0(\tower_3.n460 ), .F0(\tower_3.n8501 ), .F1(\tower_3.n467 ));
  tower_3_SLICE_318 \tower_3.SLICE_318 ( .D1(\tower3xpos[9] ), .C1(n6943), 
    .B1(\tower3xpos[8] ), .A1(n6969), .D0(\tower3xpos[2] ), 
    .C0(\tower3xpos[3] ), .F0(n6943), .F1(\tower_3.n10 ));
  score_1_SLICE_319 \score_1.SLICE_319 ( .D1(\tower3xpos[8] ), .C1(n6969), 
    .B1(\tower3xpos[7] ), .D0(\tower3xpos[1] ), .C0(\tower3xpos[6] ), 
    .B0(\tower3xpos[0] ), .A0(\tower3xpos[5] ), .F0(n6969), .F1(\score_1.n8 ));
  tower_3_SLICE_320 \tower_3.SLICE_320 ( .D1(\tower3xpos[3] ), 
    .C1(\tower3xpos[2] ), .A1(\tower3xpos[4] ), .D0(\tower3xpos[4] ), 
    .C0(\tower_3.n10 ), .B0(\tower3xpos[7] ), .F0(n118_adj_716), 
    .F1(\tower_3.n13 ));
  score_1_SLICE_321 \score_1.SLICE_321 ( .D1(\score_1.n10 ), .C1(n83), 
    .B1(n118_adj_716), .A1(n118), .D0(n6966), .C0(\tower_1.n8_adj_706 ), 
    .B0(\tower1xpos[9] ), .F0(n83), .F1(\score_1.scoreout_c_0_N_435 ));
  tower_3_SLICE_322 \tower_3.SLICE_322 ( .D1(\tower_3.startcount[5] ), 
    .C1(\tower_3.n4 ), .B1(\tower_3.startcount[4] ), 
    .A1(\tower_3.startcount[6] ), .D0(\tower_3.startcount[2] ), 
    .C0(\tower_3.startcount[3] ), .F0(\tower_3.n4 ), .F1(\tower_3.n8521 ));
  tower_3_SLICE_324 \tower_3.SLICE_324 ( .D0(gameover), .C0(\tower_3.n8521 ), 
    .B0(\tower_3.startcount_2__N_360 ), .F0(\tower_3.tower3xpos_0__N_203 ));
  tower_3_SLICE_325 \tower_3.SLICE_325 ( .D1(\tower_3.n6_adj_707 ), .C1(n6817), 
    .B1(\tower_3.n13 ), .A1(\tower3xpos[0] ), .D0(\tower3xpos[6] ), 
    .C0(\tower3xpos[9] ), .B0(\tower3xpos[8] ), .A0(\tower3xpos[7] ), 
    .F0(n6817), .F1(\tower_3.startcount_2__N_360 ));
  tower_3_SLICE_326 \tower_3.SLICE_326 ( .D1(\tower_3.n467 ), 
    .C1(\tower_3.n4788[4] ), .B1(\tower_3.n461 ), .D0(\tower_3.n4788[3] ), 
    .C0(\tower_3.n467 ), .A0(\tower_3.counter[3] ), 
    .F0(\tower_3.tower3ypos_9__N_206[3] ), 
    .F1(\tower_3.tower3ypos_9__N_206[4] ));
  tower_1_SLICE_328 \tower_1.SLICE_328 ( .D1(\tower_1.counter[3] ), 
    .C1(\tower_1.n461 ), .A1(\tower_1.n459 ), .D0(\tower_1.counter[4] ), 
    .C0(\tower_1.n8406 ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n445[4] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  tower_1_SLICE_330 \tower_1.SLICE_330 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n459 ), .B1(\tower_1.n4409[6] ), .D0(\tower_1.n8406 ), 
    .C0(\tower_1.counter[9] ), .B0(\tower_1.n445[6] ), 
    .A0(\tower_1.counter[6] ), .F0(\tower_1.n459 ), 
    .F1(\tower_1.tower1ypos_9__N_73[6] ));
  tower_1_SLICE_332 \tower_1.SLICE_332 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n457 ), .A1(\tower_1.n4409[8] ), .D0(\tower_1.n8406 ), 
    .C0(\tower_1.n445[8] ), .B0(\tower_1.counter[8] ), 
    .A0(\tower_1.counter[9] ), .F0(\tower_1.n457 ), 
    .F1(\tower_1.tower1ypos_9__N_73[8] ));
  tower_1_SLICE_334 \tower_1.SLICE_334 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n460 ), .B1(\tower_1.n4409[5] ), .D0(\tower_1.n8406 ), 
    .C0(\tower_1.counter[9] ), .B0(\tower_1.n445[5] ), 
    .A0(\tower_1.counter[5] ), .F0(\tower_1.n460 ), 
    .F1(\tower_1.tower1ypos_9__N_73[5] ));
  tower_1_SLICE_335 \tower_1.SLICE_335 ( .D1(\tower_1.n8406 ), 
    .C1(\tower_1.n8513 ), .B1(\tower_1.n445[9] ), .A1(\tower_1.counter[9] ), 
    .D0(\tower_1.n457 ), .C0(\tower_1.n5 ), .B0(\tower_1.n458 ), 
    .A0(\tower_1.n460 ), .F0(\tower_1.n8513 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_336 \tower_1.SLICE_336 ( .D1(\tower1xpos[0] ), 
    .C1(\tower1xpos[1] ), .B1(\tower1xpos[6] ), .A1(\tower1xpos[5] ), 
    .D0(\tower1xpos[8] ), .C0(\tower1xpos[6] ), .F0(n6907), .F1(n6966));
  pattern_gen_1_SLICE_337 \pattern_gen_1.SLICE_337 ( .D0(\pattern_gen_1.cout ), 
    .C0(n6963), .B0(n6907), .A0(\pattern_gen_1.n15156 ), 
    .F0(\pattern_gen_1.n17021 ));
  tower_1_SLICE_338 \tower_1.SLICE_338 ( .D1(n6832), .C1(\tower_1.n8 ), 
    .B1(gameover), .A1(\tower1xpos[0] ), .D0(\tower1xpos[1] ), 
    .C0(\tower1xpos[6] ), .B0(\tower1xpos[5] ), .A0(\tower1xpos[8] ), 
    .F0(\tower_1.n8 ), .F1(\tower_1.tower1xpos_0__N_70 ));
  score_1_SLICE_339 \score_1.SLICE_339 ( .D1(\tower1xpos[2] ), .C1(n6963), 
    .B1(\tower1xpos[4] ), .A1(\tower1xpos[3] ), .D0(\tower1xpos[7] ), 
    .C0(\tower1xpos[9] ), .F0(n6963), .F1(n6832));
  tower_1_SLICE_340 \tower_1.SLICE_340 ( .D1(\tower1xpos[4] ), .C1(n6949), 
    .B1(\tower1xpos[7] ), .A1(\tower1xpos[8] ), .D0(\tower1xpos[2] ), 
    .C0(\tower1xpos[3] ), .F0(n6949), .F1(\tower_1.n8_adj_706 ));
  tower_1_SLICE_344 \tower_1.SLICE_344 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n4409[4] ), .B1(\tower_1.n461 ), .C0(\tower_1.n467 ), 
    .B0(\tower_1.n4409[3] ), .A0(\tower_1.counter[3] ), 
    .F0(\tower_1.tower1ypos_9__N_73[3] ), .F1(\tower_1.tower1ypos_9__N_73[4] ));
  pattern_gen_1_SLICE_347 \pattern_gen_1.SLICE_347 ( .D1(n6937), 
    .C1(\pattern_gen_1.n15157 ), .B1(\tower2xpos[9] ), .A1(\tower2xpos[8] ), 
    .D0(\tower2xpos[5] ), .C0(n6946), .B0(\tower2xpos[4] ), 
    .A0(\tower2xpos[1] ), .F0(\pattern_gen_1.n15157 ), 
    .F1(\pattern_gen_1.n15224 ));
  pattern_gen_1_SLICE_348 \pattern_gen_1.SLICE_348 ( .D0(\pattern_gen_1.n102 ), 
    .C0(\pattern_gen_1.n4_adj_605 ), .F0(\pattern_gen_1.n2447[1] ));
  pattern_gen_1_SLICE_349 \pattern_gen_1.SLICE_349 ( .D1(\pattern_gen_1.n212 ), 
    .C1(\pattern_gen_1.n177 ), .B1(\pattern_gen_1.n17011 ), 
    .A1(\pattern_gen_1.n1757 ), .D0(\tower3xpos[9] ), 
    .C0(\pattern_gen_1.n18_adj_645 ), .A0(\row[9] ), .F0(\pattern_gen_1.n177 ), 
    .F1(\pattern_gen_1.n4_adj_605 ));
  pattern_gen_1_SLICE_350 \pattern_gen_1.SLICE_350 ( .D1(n50_adj_730), 
    .C1(\pattern_gen_1.n4_adj_606 ), .B1(\column[2] ), .D0(\counter[0] ), 
    .C0(n51_adj_729), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_606 ), .F1(\pattern_gen_1.n6_adj_607 ));
  pattern_gen_1_SLICE_352 \pattern_gen_1.SLICE_352 ( .D1(n48_adj_732), 
    .C1(\pattern_gen_1.n8_adj_608 ), .B1(\column[4] ), .D0(n49_adj_731), 
    .C0(\pattern_gen_1.n6_adj_607 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_608 ), .F1(\pattern_gen_1.n10_adj_609 ));
  pattern_gen_1_SLICE_354 \pattern_gen_1.SLICE_354 ( .D1(n46_adj_734), 
    .C1(\pattern_gen_1.n12_adj_610 ), .B1(\column[6] ), .D0(n47_adj_733), 
    .C0(\pattern_gen_1.n10_adj_609 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_610 ), .F1(\pattern_gen_1.n14_adj_611 ));
  pattern_gen_1_SLICE_356 \pattern_gen_1.SLICE_356 ( .D1(n44_adj_736), 
    .C1(\pattern_gen_1.n16_adj_612 ), .A1(\column[8] ), .D0(n45_adj_735), 
    .C0(\pattern_gen_1.n14_adj_611 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_612 ), .F1(\pattern_gen_1.n18_adj_613 ));
  pattern_gen_1_SLICE_358 \pattern_gen_1.SLICE_358 ( .D1(\tower2xpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_614 ), .B1(\row[2] ), .D0(\tower2xpos[0] ), 
    .C0(\tower2xpos[1] ), .B0(\row[1] ), .A0(\row[0] ), 
    .F0(\pattern_gen_1.n4_adj_614 ), .F1(\pattern_gen_1.n6_adj_615 ));
  pattern_gen_1_SLICE_360 \pattern_gen_1.SLICE_360 ( .D1(\tower2xpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_616 ), .A1(\row[4] ), .D0(\tower2xpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_615 ), .B0(\row[3] ), 
    .F0(\pattern_gen_1.n8_adj_616 ), .F1(\pattern_gen_1.n10_adj_617 ));
  pattern_gen_1_SLICE_362 \pattern_gen_1.SLICE_362 ( .D1(\tower2xpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_618 ), .B1(\row[6] ), .D0(\tower2xpos[5] ), 
    .C0(\pattern_gen_1.n10_adj_617 ), .B0(\row[5] ), 
    .F0(\pattern_gen_1.n12_adj_618 ), .F1(\pattern_gen_1.n14_adj_619 ));
  pattern_gen_1_SLICE_364 \pattern_gen_1.SLICE_364 ( .D1(\tower2xpos[8] ), 
    .C1(\pattern_gen_1.n16_adj_620 ), .B1(\row[8] ), .D0(\tower2xpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_619 ), .B0(\row[7] ), 
    .F0(\pattern_gen_1.n16_adj_620 ), .F1(\pattern_gen_1.n18_adj_621 ));
  pattern_gen_1_SLICE_366 \pattern_gen_1.SLICE_366 ( .D1(\tower1xpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_622 ), .A1(\row[2] ), .D0(\tower1xpos[1] ), 
    .C0(\tower1xpos[0] ), .B0(\row[0] ), .A0(\row[1] ), 
    .F0(\pattern_gen_1.n4_adj_622 ), .F1(\pattern_gen_1.n6_adj_623 ));
  pattern_gen_1_SLICE_368 \pattern_gen_1.SLICE_368 ( .D1(\tower1xpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_624 ), .B1(\row[4] ), .D0(\tower1xpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_623 ), .B0(\row[3] ), 
    .F0(\pattern_gen_1.n8_adj_624 ), .F1(\pattern_gen_1.n10_adj_625 ));
  pattern_gen_1_SLICE_370 \pattern_gen_1.SLICE_370 ( .D1(\row[6] ), 
    .C1(\pattern_gen_1.n12_adj_626 ), .B1(\tower1xpos[6] ), 
    .D0(\tower1xpos[5] ), .C0(\pattern_gen_1.n10_adj_625 ), .A0(\row[5] ), 
    .F0(\pattern_gen_1.n12_adj_626 ), .F1(\pattern_gen_1.n14_adj_627 ));
  pattern_gen_1_SLICE_372 \pattern_gen_1.SLICE_372 ( .D1(\row[8] ), 
    .C1(\pattern_gen_1.n16_adj_628 ), .A1(\tower1xpos[8] ), 
    .D0(\tower1xpos[7] ), .C0(\pattern_gen_1.n14_adj_627 ), .B0(\row[7] ), 
    .F0(\pattern_gen_1.n16_adj_628 ), .F1(\pattern_gen_1.n18_adj_629 ));
  pattern_gen_1_SLICE_374 \pattern_gen_1.SLICE_374 ( .D1(n50), 
    .C1(\pattern_gen_1.n4_adj_630 ), .B1(\column[2] ), 
    .D0(\counter_adj_742[0] ), .C0(n51), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_630 ), .F1(\pattern_gen_1.n6_adj_631 ));
  pattern_gen_1_SLICE_376 \pattern_gen_1.SLICE_376 ( .D1(n48), 
    .C1(\pattern_gen_1.n8_adj_632 ), .B1(\column[4] ), .D0(n49), 
    .C0(\pattern_gen_1.n6_adj_631 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_632 ), .F1(\pattern_gen_1.n10_adj_633 ));
  pattern_gen_1_SLICE_378 \pattern_gen_1.SLICE_378 ( .D1(n46), 
    .C1(\pattern_gen_1.n12_adj_634 ), .B1(\column[6] ), .D0(n47), 
    .C0(\pattern_gen_1.n10_adj_633 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_634 ), .F1(\pattern_gen_1.n14_adj_635 ));
  pattern_gen_1_SLICE_380 \pattern_gen_1.SLICE_380 ( .D1(n44), 
    .C1(\pattern_gen_1.n16_adj_636 ), .B1(\column[8] ), .D0(n45), 
    .C0(\pattern_gen_1.n14_adj_635 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_636 ), .F1(\pattern_gen_1.n18_adj_637 ));
  pattern_gen_1_SLICE_382 \pattern_gen_1.SLICE_382 ( .D1(\tower3xpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_638 ), .B1(\row[2] ), .D0(\tower3xpos[1] ), 
    .C0(\row[1] ), .B0(\tower3xpos[0] ), .A0(\row[0] ), 
    .F0(\pattern_gen_1.n4_adj_638 ), .F1(\pattern_gen_1.n6_adj_639 ));
  pattern_gen_1_SLICE_384 \pattern_gen_1.SLICE_384 ( .D1(\tower3xpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_640 ), .B1(\row[4] ), .D0(\tower3xpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_639 ), .B0(\row[3] ), 
    .F0(\pattern_gen_1.n8_adj_640 ), .F1(\pattern_gen_1.n10_adj_641 ));
  pattern_gen_1_SLICE_386 \pattern_gen_1.SLICE_386 ( .D1(\tower3xpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_642 ), .A1(\row[6] ), .D0(\tower3xpos[5] ), 
    .C0(\pattern_gen_1.n10_adj_641 ), .B0(\row[5] ), 
    .F0(\pattern_gen_1.n12_adj_642 ), .F1(\pattern_gen_1.n14_adj_643 ));
  pattern_gen_1_SLICE_388 \pattern_gen_1.SLICE_388 ( .D1(\tower3xpos[8] ), 
    .C1(\pattern_gen_1.n16_adj_644 ), .B1(\row[8] ), .D0(\tower3xpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_643 ), .B0(\row[7] ), 
    .F0(\pattern_gen_1.n16_adj_644 ), .F1(\pattern_gen_1.n18_adj_645 ));
  pattern_gen_1_SLICE_390 \pattern_gen_1.SLICE_390 ( .D1(\tower2ypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_646 ), .B1(\column[2] ), .D0(\tower2ypos[1] ), 
    .C0(\column[0] ), .B0(\tower2ypos[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_646 ), .F1(\pattern_gen_1.n6_adj_647 ));
  pattern_gen_1_SLICE_392 \pattern_gen_1.SLICE_392 ( .D1(\tower2ypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_648 ), .B1(\column[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_647 ), .B0(\tower2ypos[3] ), 
    .F0(\pattern_gen_1.n8_adj_648 ), .F1(\pattern_gen_1.n10_adj_649 ));
  pattern_gen_1_SLICE_394 \pattern_gen_1.SLICE_394 ( .D1(\tower2ypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_650 ), .B1(\column[6] ), .D0(\tower2ypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_649 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_650 ), .F1(\pattern_gen_1.n14_adj_651 ));
  pattern_gen_1_SLICE_396 \pattern_gen_1.SLICE_396 ( .D1(n50_adj_721), 
    .C1(\pattern_gen_1.n4_adj_652 ), .B1(\column[2] ), .D0(n51_adj_720), 
    .C0(\tower2ypos[0] ), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_652 ), .F1(\pattern_gen_1.n6_adj_653 ));
  pattern_gen_1_SLICE_398 \pattern_gen_1.SLICE_398 ( .D1(n48_adj_723), 
    .C1(\pattern_gen_1.n8_adj_654 ), .B1(\column[4] ), .D0(n49_adj_722), 
    .C0(\pattern_gen_1.n6_adj_653 ), .A0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_654 ), .F1(\pattern_gen_1.n10_adj_655 ));
  pattern_gen_1_SLICE_400 \pattern_gen_1.SLICE_400 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_656 ), .A1(n46_adj_725), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_655 ), .A0(n47_adj_724), 
    .F0(\pattern_gen_1.n12_adj_656 ), .F1(\pattern_gen_1.n14_adj_657 ));
  pattern_gen_1_SLICE_402 \pattern_gen_1.SLICE_402 ( .D1(n44_adj_727), 
    .C1(\pattern_gen_1.n16_adj_658 ), .A1(\column[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14_adj_657 ), .A0(n45_adj_726), 
    .F0(\pattern_gen_1.n16_adj_658 ), .F1(\pattern_gen_1.n18_adj_659 ));
  pattern_gen_1_SLICE_404 \pattern_gen_1.SLICE_404 ( .D1(\tower2ypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_660 ), .B1(\column[8] ), .D0(\tower2ypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_651 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_660 ), .F1(\pattern_gen_1.n18_adj_661 ));
  pattern_gen_1_SLICE_406 \pattern_gen_1.SLICE_406 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_adj_662 ), .A1(\tower1ypos[2] ), 
    .D0(\tower1ypos[1] ), .C0(\counter[0] ), .B0(\column[0] ), 
    .A0(\column[1] ), .F0(\pattern_gen_1.n4_adj_662 ), 
    .F1(\pattern_gen_1.n6_adj_663 ));
  pattern_gen_1_SLICE_408 \pattern_gen_1.SLICE_408 ( .D1(\tower1ypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_664 ), .B1(\column[4] ), .D0(\tower1ypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_663 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_664 ), .F1(\pattern_gen_1.n10_adj_665 ));
  pattern_gen_1_SLICE_410 \pattern_gen_1.SLICE_410 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_666 ), .A1(\tower1ypos[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_665 ), .A0(\tower1ypos[5] ), 
    .F0(\pattern_gen_1.n12_adj_666 ), .F1(\pattern_gen_1.n14_adj_667 ));
  pattern_gen_1_SLICE_412 \pattern_gen_1.SLICE_412 ( .D1(\tower1ypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_668 ), .B1(\column[8] ), .D0(\tower1ypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_667 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_668 ), .F1(\pattern_gen_1.n18_adj_669 ));
  pattern_gen_1_SLICE_416 \pattern_gen_1.SLICE_416 ( .D1(\row[9] ), 
    .D0(\row[9] ), .C0(\pattern_gen_1.n18_adj_621 ), .A0(\tower2xpos[9] ), 
    .F0(\pattern_gen_1.n140 ), .F1(n19));
  pattern_gen_1_SLICE_417 \pattern_gen_1.SLICE_417 ( 
    .D0(\pattern_gen_1.cout_adj_594 ), .C0(\pattern_gen_1.n140 ), 
    .B0(\pattern_gen_1.n15224 ), .A0(\pattern_gen_1.n175 ), 
    .F0(\pattern_gen_1.n15148 ));
  pattern_gen_1_SLICE_418 \pattern_gen_1.SLICE_418 ( 
    .D1(\pattern_gen_1.n15148 ), .C1(\pattern_gen_1.n103 ), 
    .B1(\pattern_gen_1.n17021 ), .A1(\pattern_gen_1.n138 ), 
    .D0(\tower1xpos[9] ), .C0(\pattern_gen_1.n18_adj_629 ), .B0(\row[9] ), 
    .F0(\pattern_gen_1.n103 ), .F1(\pattern_gen_1.n1757 ));
  pattern_gen_1_SLICE_420 \pattern_gen_1.SLICE_420 ( .D1(\tower3ypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_670 ), .B1(\column[2] ), 
    .D0(\counter_adj_742[0] ), .C0(\tower3ypos[1] ), .B0(\column[0] ), 
    .A0(\column[1] ), .F0(\pattern_gen_1.n4_adj_670 ), 
    .F1(\pattern_gen_1.n6_adj_671 ));
  pattern_gen_1_SLICE_422 \pattern_gen_1.SLICE_422 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_672 ), .A1(\tower3ypos[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_671 ), .A0(\tower3ypos[3] ), 
    .F0(\pattern_gen_1.n8_adj_672 ), .F1(\pattern_gen_1.n10_adj_673 ));
  pattern_gen_1_SLICE_424 \pattern_gen_1.SLICE_424 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_674 ), .A1(\tower3ypos[6] ), 
    .D0(\tower3ypos[5] ), .C0(\pattern_gen_1.n10_adj_673 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_674 ), .F1(\pattern_gen_1.n14_adj_675 ));
  pattern_gen_1_SLICE_426 \pattern_gen_1.SLICE_426 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_676 ), .B1(\tower3ypos[8] ), 
    .D0(\tower3ypos[7] ), .C0(\pattern_gen_1.n14_adj_675 ), .A0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_676 ), .F1(\pattern_gen_1.n18_adj_677 ));
  pattern_gen_1_SLICE_428 \pattern_gen_1.SLICE_428 ( 
    .D0(\pattern_gen_1.cout_adj_601 ), .C0(n6817), .B0(\tower3xpos[5] ), 
    .A0(\pattern_gen_1.n4_adj_678 ), .F0(\pattern_gen_1.n17011 ));
  pattern_gen_1_SLICE_430 \pattern_gen_1.SLICE_430 ( .D1(\birdpos[2] ), 
    .C1(\pattern_gen_1.n4_adj_679 ), .B1(\column[2] ), .D0(\birdpos[0] ), 
    .C0(\birdpos[1] ), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_679 ), .F1(\pattern_gen_1.n6_adj_680 ));
  pattern_gen_1_SLICE_432 \pattern_gen_1.SLICE_432 ( .D1(\birdpos[4] ), 
    .C1(\pattern_gen_1.n8_adj_681 ), .A1(\column[4] ), .D0(\birdpos[3] ), 
    .C0(\pattern_gen_1.n6_adj_680 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_681 ), .F1(\pattern_gen_1.n10_adj_682 ));
  pattern_gen_1_SLICE_434 \pattern_gen_1.SLICE_434 ( .D1(\birdpos[6] ), 
    .C1(\pattern_gen_1.n12_adj_683 ), .A1(\column[6] ), .D0(\birdpos[5] ), 
    .C0(\pattern_gen_1.n10_adj_682 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_683 ), .F1(\pattern_gen_1.n14_adj_684 ));
  pattern_gen_1_SLICE_436 \pattern_gen_1.SLICE_436 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_685 ), .A1(\birdpos[8] ), .D0(\birdpos[7] ), 
    .C0(\pattern_gen_1.n14_adj_684 ), .A0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_685 ), .F1(\pattern_gen_1.n18_adj_694 ));
  pattern_gen_1_SLICE_438 \pattern_gen_1.SLICE_438 ( .D1(\row[5] ), 
    .C1(\pattern_gen_1.n17079 ), .B1(\row[4] ), .A1(\row[3] ), .D0(\row[2] ), 
    .C0(\row[1] ), .B0(\row[0] ), .F0(\pattern_gen_1.n17079 ), 
    .F1(\pattern_gen_1.n17087 ));
  pattern_gen_1_SLICE_440 \pattern_gen_1.SLICE_440 ( .D1(n17), 
    .C1(\pattern_gen_1.n4_adj_686 ), .A1(\column[2] ), .D0(\birdpos[0] ), 
    .C0(n18), .B0(\column[0] ), .A0(\column[1] ), 
    .F0(\pattern_gen_1.n4_adj_686 ), .F1(\pattern_gen_1.n6_adj_687 ));
  pattern_gen_1_SLICE_442 \pattern_gen_1.SLICE_442 ( .D1(n15_adj_717), 
    .C1(\pattern_gen_1.n8_adj_688 ), .B1(\column[4] ), .D0(n16), 
    .C0(\pattern_gen_1.n6_adj_687 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_688 ), .F1(\pattern_gen_1.n10_adj_689 ));
  pattern_gen_1_SLICE_444 \pattern_gen_1.SLICE_444 ( .D1(n13), 
    .C1(\pattern_gen_1.n12_adj_690 ), .B1(\column[6] ), .D0(n14), 
    .C0(\pattern_gen_1.n10_adj_689 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_690 ), .F1(\pattern_gen_1.n14_adj_691 ));
  pattern_gen_1_SLICE_446 \pattern_gen_1.SLICE_446 ( .D1(n11), 
    .C1(\pattern_gen_1.n16_adj_692 ), .B1(\column[8] ), .D0(n12), 
    .C0(\pattern_gen_1.n14_adj_691 ), .A0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_692 ), .F1(\pattern_gen_1.n18_adj_693 ));
  pattern_gen_1_SLICE_448 \pattern_gen_1.SLICE_448 ( 
    .D1(\pattern_gen_1.n5_adj_697 ), .C1(\pattern_gen_1.n17093 ), 
    .B1(\row[9] ), .A1(\pattern_gen_1.n98 ), .D0(\row[6] ), 
    .C0(\pattern_gen_1.n17087 ), .B0(\row[8] ), .A0(\row[7] ), 
    .F0(\pattern_gen_1.n17093 ), .F1(\pattern_gen_1.n101 ));
  pattern_gen_1_player_SLICE_450 \pattern_gen_1.player.SLICE_450 ( 
    .D1(\pattern_gen_1.player.n6900 ), .C1(\pattern_gen_1.player.n2912 ), 
    .B1(\pattern_gen_1.player.n6 ), .A1(\pattern_gen_1.player.n2952 ), 
    .D0(\pattern_gen_1.player.n7518 ), .C0(\pattern_gen_1.player.n8_adj_539 ), 
    .B0(\pattern_gen_1.player.n6_adj_520 ), .A0(\pattern_gen_1.player.n1533 ), 
    .F0(\pattern_gen_1.player.n2912 ), .F1(\pattern_gen_1.player.n4286 ));
  pattern_gen_1_player_SLICE_451 \pattern_gen_1.player.SLICE_451 ( 
    .D1(\pattern_gen_1.player_x[5] ), .C1(\pattern_gen_1.player_x[3] ), 
    .A1(\pattern_gen_1.player_x[4] ), .D0(\pattern_gen_1.player.n8_adj_539 ), 
    .C0(\pattern_gen_1.player.n8471 ), .A0(\pattern_gen_1.player.n1533 ), 
    .F0(\pattern_gen_1.player.n6900 ), .F1(\pattern_gen_1.player.n8_adj_539 ));
  pattern_gen_1_player_SLICE_452 \pattern_gen_1.player.SLICE_452 ( 
    .D1(\pattern_gen_1.player.n2855 ), .C1(\pattern_gen_1.player.n19 ), 
    .B1(\pattern_gen_1.player.n2861 ), .A1(\pattern_gen_1.player.n4286 ), 
    .D0(\pattern_gen_1.player.n9_adj_517 ), .C0(\pattern_gen_1.player.n9 ), 
    .F0(\pattern_gen_1.player.n19 ), .F1(\pattern_gen_1.player.n17704 ));
  pattern_gen_1_player_SLICE_453 \pattern_gen_1.player.SLICE_453 ( 
    .D1(\pattern_gen_1.player_x[3] ), .C1(\pattern_gen_1.player.n6_adj_520 ), 
    .B1(\pattern_gen_1.player_x[5] ), .A1(\pattern_gen_1.player_x[4] ), 
    .D0(\pattern_gen_1.player_x[1] ), .C0(\pattern_gen_1.player_x[2] ), 
    .F0(\pattern_gen_1.player.n6_adj_520 ), .F1(\pattern_gen_1.player.n9 ));
  pattern_gen_1_player_SLICE_454 \pattern_gen_1.player.SLICE_454 ( 
    .D1(\pattern_gen_1.player.n1533 ), .C1(\pattern_gen_1.player.n8471 ), 
    .D0(\pattern_gen_1.player.n8100 ), .C0(\pattern_gen_1.player.n8192 ), 
    .B0(\pattern_gen_1.player.n8203 ), .A0(\pattern_gen_1.player.n8098 ), 
    .F0(\pattern_gen_1.player.n8471 ), .F1(\pattern_gen_1.player.n2930 ));
  pattern_gen_1_player_SLICE_455 \pattern_gen_1.player.SLICE_455 ( 
    .D1(\pattern_gen_1.player_y[5] ), .C1(\pattern_gen_1.player.n6_adj_525 ), 
    .B1(\pattern_gen_1.player_y[4] ), .A1(\pattern_gen_1.player_y[3] ), 
    .D0(\pattern_gen_1.player_y[2] ), .C0(\pattern_gen_1.player_y[1] ), 
    .F0(\pattern_gen_1.player.n6_adj_525 ), .F1(\pattern_gen_1.player.n1533 ));
  pattern_gen_1_player_SLICE_456 \pattern_gen_1.player.SLICE_456 ( 
    .D1(\pattern_gen_1.player.n8_adj_541 ), .C1(\pattern_gen_1.player.n6629 ), 
    .B1(\pattern_gen_1.player.n8424 ), .A1(\pattern_gen_1.player.n1533 ), 
    .D0(\pattern_gen_1.player_x[1] ), .C0(\pattern_gen_1.player_x[2] ), 
    .F0(\pattern_gen_1.player.n6629 ), .F1(\pattern_gen_1.player.n2952 ));
  pattern_gen_1_player_SLICE_458 \pattern_gen_1.player.SLICE_458 ( 
    .D1(\pattern_gen_1.player.n9_adj_544 ), .C1(\pattern_gen_1.player.n11 ), 
    .B1(\pattern_gen_1.player.n4286 ), .D0(\pattern_gen_1.player.n6_adj_521 ), 
    .C0(\pattern_gen_1.player.n2930 ), .B0(\pattern_gen_1.player.n17031 ), 
    .A0(\pattern_gen_1.player.n6_adj_520 ), .F0(\pattern_gen_1.player.n11 ), 
    .F1(\pattern_gen_1.player.n17765 ));
  pattern_gen_1_player_SLICE_459 \pattern_gen_1.player.SLICE_459 ( 
    .D1(\pattern_gen_1.player_x[3] ), .C1(\pattern_gen_1.player_x[4] ), 
    .B1(\pattern_gen_1.player_x[5] ), .D0(\pattern_gen_1.player.n8_adj_537 ), 
    .C0(\pattern_gen_1.player.n8_adj_539 ), .B0(\pattern_gen_1.player_x[1] ), 
    .A0(\pattern_gen_1.player_x[2] ), .F0(\pattern_gen_1.player.n6_adj_521 ), 
    .F1(\pattern_gen_1.player.n8_adj_537 ));
  pattern_gen_1_player_SLICE_460 \pattern_gen_1.player.SLICE_460 ( 
    .D1(\pattern_gen_1.player.n8_adj_524 ), .C1(\pattern_gen_1.player.n8369 ), 
    .B1(\pattern_gen_1.player.n8_adj_527 ), .A1(\pattern_gen_1.player_y[2] ), 
    .D0(\pattern_gen_1.player.n8 ), .C0(\pattern_gen_1.player.n9_adj_523 ), 
    .B0(\pattern_gen_1.player.n8098 ), .A0(\pattern_gen_1.player.n6_adj_522 ), 
    .F0(\pattern_gen_1.player.n8369 ), .F1(\pattern_gen_1.player.n6_adj_538 ));
  pattern_gen_1_player_SLICE_461 \pattern_gen_1.player.SLICE_461 ( 
    .D1(\pattern_gen_1.player_y[1] ), .C1(\pattern_gen_1.player.n8_adj_526 ), 
    .A1(\pattern_gen_1.player_y[2] ), .D0(\pattern_gen_1.player_y[5] ), 
    .C0(\pattern_gen_1.player_y[3] ), .B0(\pattern_gen_1.player_y[4] ), 
    .F0(\pattern_gen_1.player.n8_adj_526 ), 
    .F1(\pattern_gen_1.player.n9_adj_523 ));
  pattern_gen_1_player_SLICE_462 \pattern_gen_1.player.SLICE_462 ( 
    .D1(\pattern_gen_1.player_y[2] ), .C1(\pattern_gen_1.player_y[1] ), 
    .D0(\pattern_gen_1.player_y[1] ), .C0(\pattern_gen_1.player_y[2] ), 
    .F0(\pattern_gen_1.player.n16407 ), .F1(\pattern_gen_1.player.n6_adj_528 ));
  pattern_gen_1_player_SLICE_463 \pattern_gen_1.player.SLICE_463 ( 
    .D1(\pattern_gen_1.player.n6904 ), .C1(\pattern_gen_1.player.n9_adj_535 ), 
    .B1(\pattern_gen_1.player.n16407 ), .A1(\pattern_gen_1.player.n8177 ), 
    .D0(\pattern_gen_1.player.n8_adj_527 ), .C0(\pattern_gen_1.player_y[2] ), 
    .B0(\pattern_gen_1.player.n8_adj_524 ), 
    .F0(\pattern_gen_1.player.n9_adj_535 ), .F1(\pattern_gen_1.player.n72 ));
  pattern_gen_1_player_SLICE_464 \pattern_gen_1.player.SLICE_464 ( 
    .D1(\pattern_gen_1.player.n2965 ), .C1(\pattern_gen_1.player.n8481 ), 
    .B1(\pattern_gen_1.player.n8535 ), .A1(\pattern_gen_1.player.n72 ), 
    .D0(\pattern_gen_1.player.n8_adj_527 ), 
    .C0(\pattern_gen_1.player.n8_adj_526 ), .B0(\pattern_gen_1.player_y[2] ), 
    .F0(\pattern_gen_1.player.n8481 ), .F1(\pattern_gen_1.player.n1323[2] ));
  pattern_gen_1_player_SLICE_465 \pattern_gen_1.player.SLICE_465 ( 
    .D1(\pattern_gen_1.player.n8_adj_524 ), 
    .C1(\pattern_gen_1.player.n8_adj_527 ), .B1(\pattern_gen_1.player_y[2] ), 
    .D0(\pattern_gen_1.player_y[5] ), .C0(\pattern_gen_1.player_y[4] ), 
    .A0(\pattern_gen_1.player_y[3] ), .F0(\pattern_gen_1.player.n8_adj_527 ), 
    .F1(\pattern_gen_1.player.n8192 ));
  pattern_gen_1_player_SLICE_466 \pattern_gen_1.player.SLICE_466 ( 
    .D1(\pattern_gen_1.player.n8_adj_543 ), .C1(\pattern_gen_1.player.n6 ), 
    .B1(\pattern_gen_1.player.n1533 ), .A1(\pattern_gen_1.player.n8457 ), 
    .D0(\pattern_gen_1.player_x[1] ), .C0(\pattern_gen_1.player_x[2] ), 
    .F0(\pattern_gen_1.player.n6 ), .F1(\pattern_gen_1.player.n2957 ));
  pattern_gen_1_player_SLICE_470 \pattern_gen_1.player.SLICE_470 ( 
    .D1(\pattern_gen_1.player_y[3] ), .C1(\pattern_gen_1.player.n7 ), 
    .B1(\pattern_gen_1.player_y[2] ), .A1(\pattern_gen_1.player_y[1] ), 
    .D0(\pattern_gen_1.player_y[5] ), .C0(\pattern_gen_1.player_y[4] ), 
    .F0(\pattern_gen_1.player.n7 ), .F1(\pattern_gen_1.player.n9_adj_532 ));
  pattern_gen_1_player_SLICE_472 \pattern_gen_1.player.SLICE_472 ( 
    .D1(\pattern_gen_1.player_y[2] ), .C1(\pattern_gen_1.player.n8_adj_526 ), 
    .B1(\pattern_gen_1.player_y[1] ), .C0(\pattern_gen_1.player_y[2] ), 
    .A0(\pattern_gen_1.player_y[1] ), .F0(\pattern_gen_1.player.n8118 ), 
    .F1(\pattern_gen_1.player.n1969[5] ));
  pattern_gen_1_player_SLICE_473 \pattern_gen_1.player.SLICE_473 ( 
    .D1(\pattern_gen_1.player.n8_adj_533 ), 
    .C1(\pattern_gen_1.player.n9_adj_536 ), .B1(\pattern_gen_1.player.n8118 ), 
    .A1(\pattern_gen_1.player.n8_adj_530 ), 
    .D0(\pattern_gen_1.player.n8_adj_534 ), .C0(\pattern_gen_1.player_y[2] ), 
    .A0(\pattern_gen_1.player_y[1] ), .F0(\pattern_gen_1.player.n9_adj_536 ), 
    .F1(\pattern_gen_1.player.n16403 ));
  pattern_gen_1_player_SLICE_474 \pattern_gen_1.player.SLICE_474 ( 
    .D1(\pattern_gen_1.player.n6701 ), .C1(\pattern_gen_1.player.n17701 ), 
    .B1(\pattern_gen_1.player.n2051 ), .A1(\pattern_gen_1.player.n8435 ), 
    .D0(\pattern_gen_1.player.n1533 ), .C0(\pattern_gen_1.player.n9_adj_545 ), 
    .B0(\pattern_gen_1.player.n8499 ), .A0(\pattern_gen_1.player.n1969[5] ), 
    .F0(\pattern_gen_1.player.n17701 ), .F1(\pattern_gen_1.player.n8535 ));
  pattern_gen_1_player_SLICE_475 \pattern_gen_1.player.SLICE_475 ( 
    .D1(\pattern_gen_1.player.n8_adj_540 ), .C1(\pattern_gen_1.player_x[1] ), 
    .B1(\pattern_gen_1.player_x[2] ), .A1(\pattern_gen_1.player.n1533 ), 
    .D0(\pattern_gen_1.player_x[1] ), .C0(\pattern_gen_1.player.n8_adj_540 ), 
    .B0(\pattern_gen_1.player.n1533 ), .A0(\pattern_gen_1.player_x[2] ), 
    .F0(\pattern_gen_1.player.n6701 ), .F1(\pattern_gen_1.player.n6144 ));
  pattern_gen_1_player_SLICE_476 \pattern_gen_1.player.SLICE_476 ( 
    .D1(\pattern_gen_1.player.n6701 ), .C1(\pattern_gen_1.player.n1271[0] ), 
    .B1(\pattern_gen_1.player.n2051 ), .A1(\pattern_gen_1.player.n8435 ), 
    .D0(\pattern_gen_1.player.n6144 ), .C0(\pattern_gen_1.player.n17703 ), 
    .B0(\pattern_gen_1.player.n1969[5] ), .A0(\pattern_gen_1.player.n8499 ), 
    .F0(\pattern_gen_1.player.n1271[0] ), .F1(\pattern_gen_1.player.n1310[0] ));
  pattern_gen_1_player_SLICE_477 \pattern_gen_1.player.SLICE_477 ( 
    .D0(\pattern_gen_1.player.n8394 ), .C0(\pattern_gen_1.player.n9_adj_532 ), 
    .F0(\pattern_gen_1.player.n8435 ));
  pattern_gen_1_player_SLICE_478 \pattern_gen_1.player.SLICE_478 ( 
    .D0(\pattern_gen_1.player.n2965 ), .C0(\pattern_gen_1.player.n1310[0] ), 
    .B0(\pattern_gen_1.player.n8481 ), .A0(\pattern_gen_1.player.n72 ), 
    .F0(\pattern_gen_1.player.n1323[0] ));
  pattern_gen_1_player_SLICE_479 \pattern_gen_1.player.SLICE_479 ( 
    .D1(\pattern_gen_1.player_x[1] ), .C1(\pattern_gen_1.player.n6925 ), 
    .B1(\pattern_gen_1.player_x[2] ), .D0(\pattern_gen_1.player.n1533 ), 
    .C0(\pattern_gen_1.player_x[3] ), .B0(\pattern_gen_1.player_x[4] ), 
    .A0(\pattern_gen_1.player_x[5] ), .F0(\pattern_gen_1.player.n6925 ), 
    .F1(\pattern_gen_1.player.n2965 ));
  pattern_gen_1_player_SLICE_480 \pattern_gen_1.player.SLICE_480 ( 
    .D1(\pattern_gen_1.player.n2102[3] ), .C1(\pattern_gen_1.player.n1323[3] ), 
    .B1(\pattern_gen_1.player.n6925 ), .A1(\pattern_gen_1.player.n6_adj_529 ), 
    .D0(\pattern_gen_1.player.n2965 ), .C0(\pattern_gen_1.player.n1310[5] ), 
    .B0(\pattern_gen_1.player.n72 ), .A0(\pattern_gen_1.player.n8481 ), 
    .F0(\pattern_gen_1.player.n1323[3] ), 
    .F1(\pattern_gen_1.player.player_color_2__N_364[3] ));
  pattern_gen_1_player_SLICE_481 \pattern_gen_1.player.SLICE_481 ( 
    .D1(\pattern_gen_1.player.n1323[1] ), 
    .C1(\pattern_gen_1.player.n6_adj_529 ), .B1(\pattern_gen_1.player.n6925 ), 
    .A1(\pattern_gen_1.player.n2102[3] ), .D0(\pattern_gen_1.player_x[1] ), 
    .C0(\pattern_gen_1.player_x[2] ), .F0(\pattern_gen_1.player.n6_adj_529 ), 
    .F1(\pattern_gen_1.player.player_color_2__N_364[1] ));
  pattern_gen_1_player_SLICE_485 \pattern_gen_1.player.SLICE_485 ( 
    .D1(\pattern_gen_1.player.n8203 ), .C1(\pattern_gen_1.player.n16398 ), 
    .B1(\pattern_gen_1.player.n8369 ), .D0(\pattern_gen_1.player.n8 ), 
    .C0(\pattern_gen_1.player.n8_adj_526 ), .B0(\pattern_gen_1.player_y[1] ), 
    .A0(\pattern_gen_1.player_y[2] ), .F0(\pattern_gen_1.player.n16398 ), 
    .F1(\pattern_gen_1.player.n8457 ));
  pattern_gen_1_player_SLICE_487 \pattern_gen_1.player.SLICE_487 ( 
    .D1(\pattern_gen_1.player_y[4] ), .C1(\pattern_gen_1.player_y[5] ), 
    .B1(\pattern_gen_1.player_y[3] ), .A1(\pattern_gen_1.player_y[1] ), 
    .D0(\pattern_gen_1.player_y[5] ), .C0(\pattern_gen_1.player_y[4] ), 
    .B0(\pattern_gen_1.player_y[2] ), .A0(\pattern_gen_1.player_y[3] ), 
    .F0(\pattern_gen_1.player.n8100 ), .F1(\pattern_gen_1.player.n8081 ));
  pattern_gen_1_player_SLICE_490 \pattern_gen_1.player.SLICE_490 ( 
    .D1(\pattern_gen_1.player.n8435 ), .C1(\pattern_gen_1.player.n1271[5] ), 
    .B1(\pattern_gen_1.player.n2051 ), .A1(\pattern_gen_1.player.n6701 ), 
    .D0(\pattern_gen_1.player.n6144 ), .C0(\pattern_gen_1.player.n17670 ), 
    .B0(\pattern_gen_1.player.n1969[5] ), .A0(\pattern_gen_1.player.n8499 ), 
    .F0(\pattern_gen_1.player.n1271[5] ), .F1(\pattern_gen_1.player.n1310[5] ));
  pattern_gen_1_player_SLICE_492 \pattern_gen_1.player.SLICE_492 ( 
    .D1(\pattern_gen_1.player.n2965 ), .C1(\pattern_gen_1.player.n1310[1] ), 
    .B1(\pattern_gen_1.player.n8481 ), .A1(\pattern_gen_1.player.n72 ), 
    .D0(\pattern_gen_1.player.n6701 ), .C0(\pattern_gen_1.player.n1271[1] ), 
    .B0(\pattern_gen_1.player.n2051 ), .A0(\pattern_gen_1.player.n8435 ), 
    .F0(\pattern_gen_1.player.n1310[1] ), .F1(\pattern_gen_1.player.n1323[1] ));
  pattern_gen_1_player_SLICE_496 \pattern_gen_1.player.SLICE_496 ( 
    .D1(\pattern_gen_1.player.n9_adj_532 ), .C1(\pattern_gen_1.player.n8364 ), 
    .B1(\pattern_gen_1.player.n8081 ), .A1(\pattern_gen_1.player.n8100 ), 
    .D0(\pattern_gen_1.player.n8_adj_526 ), .C0(\pattern_gen_1.player_y[2] ), 
    .A0(\pattern_gen_1.player_y[1] ), .F0(\pattern_gen_1.player.n8364 ), 
    .F1(\pattern_gen_1.player.n8_adj_533 ));
  pattern_gen_1_player_SLICE_500 \pattern_gen_1.player.SLICE_500 ( 
    .D1(\pattern_gen_1.player_y[1] ), .C1(\pattern_gen_1.player.n8_adj_534 ), 
    .B1(\pattern_gen_1.player_y[2] ), .D0(\pattern_gen_1.player_y[5] ), 
    .C0(\pattern_gen_1.player_y[4] ), .A0(\pattern_gen_1.player_y[3] ), 
    .F0(\pattern_gen_1.player.n8_adj_534 ), 
    .F1(\pattern_gen_1.player.n9_adj_518 ));
  pattern_gen_1_player_SLICE_505 \pattern_gen_1.player.SLICE_505 ( 
    .D1(\pattern_gen_1.player.n8_adj_539 ), .C1(\pattern_gen_1.player.n8471 ), 
    .B1(\pattern_gen_1.player.n1533 ), .A1(\pattern_gen_1.player_x[2] ), 
    .D0(\pattern_gen_1.player_x[1] ), .C0(\pattern_gen_1.player.n8_adj_537 ), 
    .A0(\pattern_gen_1.player_x[2] ), .F0(\pattern_gen_1.player.n9_adj_544 ), 
    .F1(\pattern_gen_1.player.n17031 ));
  pattern_gen_1_player_SLICE_506 \pattern_gen_1.player.SLICE_506 ( 
    .D1(\pattern_gen_1.player.n9_adj_544 ), .C1(\pattern_gen_1.player.n8547 ), 
    .B1(\pattern_gen_1.player.n8471 ), .D0(\pattern_gen_1.player.n8190 ), 
    .C0(\pattern_gen_1.player.n6_adj_538 ), .B0(\pattern_gen_1.player.n16403 ), 
    .A0(\pattern_gen_1.player.n8410 ), .F0(\pattern_gen_1.player.n8547 ), 
    .F1(\pattern_gen_1.player.n8559 ));
  pattern_gen_1_player_SLICE_510 \pattern_gen_1.player.SLICE_510 ( 
    .D1(\pattern_gen_1.player_x[2] ), .C1(\pattern_gen_1.player.n8_adj_540 ), 
    .A1(\pattern_gen_1.player_x[1] ), .D0(\pattern_gen_1.player_x[3] ), 
    .C0(\pattern_gen_1.player_x[5] ), .B0(\pattern_gen_1.player_x[4] ), 
    .F0(\pattern_gen_1.player.n8_adj_540 ), 
    .F1(\pattern_gen_1.player.n9_adj_545 ));
  pattern_gen_1_player_SLICE_512 \pattern_gen_1.player.SLICE_512 ( 
    .D1(\pattern_gen_1.player.n4_adj_546 ), 
    .C1(\pattern_gen_1.player.n8_adj_541 ), 
    .B1(\pattern_gen_1.player.n4_adj_519 ), .D0(\pattern_gen_1.player_x[3] ), 
    .C0(\pattern_gen_1.player_x[4] ), .B0(\pattern_gen_1.player_x[5] ), 
    .F0(\pattern_gen_1.player.n8_adj_541 ), .F1(\pattern_gen_1.player.n4273 ));
  pattern_gen_1_player_SLICE_513 \pattern_gen_1.player.SLICE_513 ( 
    .D1(\pattern_gen_1.player_y[1] ), .C1(\pattern_gen_1.player.n8_adj_531 ), 
    .B1(\pattern_gen_1.player_y[2] ), .D0(\pattern_gen_1.player.n8_adj_541 ), 
    .C0(\pattern_gen_1.player.n4_adj_548 ), 
    .B0(\pattern_gen_1.player.n4_adj_546 ), 
    .F0(\pattern_gen_1.player.n8_adj_531 ), .F1(\pattern_gen_1.player.n17783 ));
  pattern_gen_1_player_SLICE_514 \pattern_gen_1.player.SLICE_514 ( 
    .D1(\pattern_gen_1.player_x[4] ), .C1(\pattern_gen_1.player_x[3] ), 
    .A1(\pattern_gen_1.player_x[5] ), .D0(\pattern_gen_1.player_x[5] ), 
    .C0(\pattern_gen_1.player_x[4] ), .F0(\pattern_gen_1.player.n7_adj_542 ), 
    .F1(\pattern_gen_1.player.n8_adj_543 ));
  pattern_gen_1_player_SLICE_515 \pattern_gen_1.player.SLICE_515 ( 
    .D1(\pattern_gen_1.player.n2957 ), 
    .C1(\pattern_gen_1.player.player_color_1__N_367 ), 
    .D0(\pattern_gen_1.player.n7_adj_542 ), 
    .C0(\pattern_gen_1.player.n6_adj_520 ), .B0(\pattern_gen_1.player_x[3] ), 
    .A0(\pattern_gen_1.player.n1533 ), 
    .F0(\pattern_gen_1.player.player_color_1__N_367 ), 
    .F1(\pattern_gen_1.player.player_color_0__N_369 ));
  pattern_gen_1_player_SLICE_519 \pattern_gen_1.player.SLICE_519 ( 
    .D1(\pattern_gen_1.player.n17704 ), .C1(\pattern_gen_1.player.n12 ), 
    .B1(\pattern_gen_1.player.n8_adj_531 ), .A1(\pattern_gen_1.player.n2912 ), 
    .D0(\pattern_gen_1.player.n8_adj_541 ), .C0(\pattern_gen_1.player.n8559 ), 
    .B0(\pattern_gen_1.player.n11 ), .A0(\pattern_gen_1.player.n4_adj_519 ), 
    .F0(\pattern_gen_1.player.n12 ), .F1(\pattern_gen_1.player.n17703 ));
  pattern_gen_1_player_SLICE_525 \pattern_gen_1.player.SLICE_525 ( 
    .D1(\pattern_gen_1.player.n17662 ), .C1(\pattern_gen_1.player.n4284 ), 
    .B1(\pattern_gen_1.player.n8471 ), .A1(\pattern_gen_1.player.n17765 ), 
    .D0(\pattern_gen_1.player.n2912 ), .C0(\pattern_gen_1.player.n2952 ), 
    .F0(\pattern_gen_1.player.n4284 ), .F1(\pattern_gen_1.player.n17664 ));
  pattern_gen_1_player_SLICE_527 \pattern_gen_1.player.SLICE_527 ( 
    .D1(\pattern_gen_1.player.n6_adj_520 ), .C1(\pattern_gen_1.player.n8167 ), 
    .B1(\pattern_gen_1.player.n8382 ), .A1(\pattern_gen_1.player.n1533 ), 
    .D0(\pattern_gen_1.player.n8_adj_534 ), .C0(\pattern_gen_1.player_y[2] ), 
    .B0(\pattern_gen_1.player_y[1] ), .F0(\pattern_gen_1.player.n8167 ), 
    .F1(\pattern_gen_1.player.n4_adj_546 ));
  pattern_gen_1_player_SLICE_529 \pattern_gen_1.player.SLICE_529 ( 
    .DI1(\pattern_gen_1.player_y_5__N_375[5] ), .D1(\row[3] ), .C1(n3382), 
    .B1(\row[4] ), .A1(\row[5] ), .D0(\pattern_gen_1.player_y[5] ), 
    .C0(\pattern_gen_1.player_y[4] ), .B0(\pattern_gen_1.player_y[3] ), 
    .CLK(vga_clk), .Q1(\pattern_gen_1.player_y[5] ), 
    .F0(\pattern_gen_1.player.n8 ), .F1(\pattern_gen_1.player_y_5__N_375[5] ));
  score_1_SLICE_530 \score_1.SLICE_530 ( .D1(n6966), .C1(\score_1.n16389 ), 
    .B1(n6832), .A1(\tower1xpos[8] ), .D0(n6978), .C0(n6814), 
    .B0(\tower2xpos[8] ), .F0(\score_1.n16389 ), .F1(\score_1.n4 ));
  gamestate_1_SLICE_534 \gamestate_1.SLICE_534 ( .D1(\gamestate_1.n8479 ), 
    .C1(\gamestate_1.n6975 ), .B1(\tower2xpos[4] ), .A1(\tower2xpos[7] ), 
    .D0(\tower2xpos[6] ), .C0(\tower2xpos[5] ), .F0(\gamestate_1.n6975 ), 
    .F1(\gamestate_1.n17013 ));
  gamestate_1_SLICE_536 \gamestate_1.SLICE_536 ( .D1(n50_adj_730), 
    .C1(\gamestate_1.n4_c ), .A1(n17), .D0(\birdpos[0] ), .C0(n51_adj_729), 
    .B0(n18), .A0(\counter[0] ), .F0(\gamestate_1.n4_c ), 
    .F1(\gamestate_1.n6 ));
  gamestate_1_SLICE_538 \gamestate_1.SLICE_538 ( .D1(n48_adj_732), 
    .C1(\gamestate_1.n8 ), .B1(n15_adj_717), .D0(n49_adj_731), 
    .C0(\gamestate_1.n6 ), .B0(n16), .F0(\gamestate_1.n8 ), 
    .F1(\gamestate_1.n10_c ));
  gamestate_1_SLICE_540 \gamestate_1.SLICE_540 ( .D1(n46_adj_734), 
    .C1(\gamestate_1.n12_c ), .B1(n13), .D0(n47_adj_733), 
    .C0(\gamestate_1.n10_c ), .A0(n14), .F0(\gamestate_1.n12_c ), 
    .F1(\gamestate_1.n14_adj_444 ));
  gamestate_1_SLICE_542 \gamestate_1.SLICE_542 ( 
    .C1(\gamestate_1.n16_adj_446 ), .B1(n11), .A1(n44_adj_736), 
    .D0(n45_adj_735), .C0(\gamestate_1.n14_adj_444 ), .A0(n12), 
    .F0(\gamestate_1.n16_adj_446 ), .F1(\gamestate_1.n18_adj_454 ));
  gamestate_1_SLICE_544 \gamestate_1.SLICE_544 ( .D1(\tower1xpos[4] ), 
    .C1(\gamestate_1.n17711 ), .B1(\tower1xpos[6] ), .A1(\tower1xpos[5] ), 
    .D0(\tower1xpos[2] ), .C0(\tower1xpos[0] ), .B0(\tower1xpos[1] ), 
    .A0(\tower1xpos[3] ), .F0(\gamestate_1.n17711 ), .F1(\gamestate_1.n17709 ));
  gamestate_1_SLICE_546 \gamestate_1.SLICE_546 ( .D1(\birdpos[2] ), 
    .C1(\gamestate_1.n4_adj_447 ), .B1(\tower1ypos[2] ), .D0(\birdpos[0] ), 
    .C0(\birdpos[1] ), .B0(\tower1ypos[1] ), .A0(\counter[0] ), 
    .F0(\gamestate_1.n4_adj_447 ), .F1(\gamestate_1.n6_adj_448 ));
  gamestate_1_SLICE_548 \gamestate_1.SLICE_548 ( .D1(\tower1ypos[4] ), 
    .C1(\gamestate_1.n8_adj_449 ), .A1(\birdpos[4] ), .D0(\birdpos[3] ), 
    .C0(\gamestate_1.n6_adj_448 ), .B0(\tower1ypos[3] ), 
    .F0(\gamestate_1.n8_adj_449 ), .F1(\gamestate_1.n10_adj_450 ));
  gamestate_1_SLICE_550 \gamestate_1.SLICE_550 ( .D1(\birdpos[6] ), 
    .C1(\gamestate_1.n12_adj_451 ), .B1(\tower1ypos[6] ), .D0(\birdpos[5] ), 
    .C0(\gamestate_1.n10_adj_450 ), .B0(\tower1ypos[5] ), 
    .F0(\gamestate_1.n12_adj_451 ), .F1(\gamestate_1.n14_adj_452 ));
  gamestate_1_SLICE_552 \gamestate_1.SLICE_552 ( .D1(\birdpos[8] ), 
    .C1(\gamestate_1.n16_adj_453 ), .B1(\tower1ypos[8] ), .D0(\birdpos[7] ), 
    .C0(\gamestate_1.n14_adj_452 ), .A0(\tower1ypos[7] ), 
    .F0(\gamestate_1.n16_adj_453 ), .F1(\gamestate_1.n18_c ));
  gamestate_1_SLICE_554 \gamestate_1.SLICE_554 ( 
    .D1(\gamestate_1.n18_adj_454 ), .C1(\gamestate_1.n27 ), .B1(n10), 
    .A1(n43_adj_737), .D0(\birdpos[9] ), .C0(\gamestate_1.n18_c ), 
    .B0(\tower1ypos[9] ), .F0(\gamestate_1.n27 ), .F1(\gamestate_1.n17037 ));
  gamestate_1_SLICE_556 \gamestate_1.SLICE_556 ( .D1(n6949), 
    .C1(\tower1xpos[1] ), .B1(\tower1xpos[4] ), .A1(\tower1xpos[5] ), 
    .D0(\tower1xpos[6] ), .C0(\tower1xpos[4] ), .B0(\tower1xpos[5] ), 
    .A0(\tower1xpos[3] ), .F0(\gamestate_1.n17033 ), 
    .F1(\pattern_gen_1.n15156 ));
  gamestate_1_SLICE_557 \gamestate_1.SLICE_557 ( .D1(\gamestate_1.n6899 ), 
    .C1(\gamestate_1.n6_adj_508 ), .B1(\tower1xpos[9] ), .A1(\tower1xpos[8] ), 
    .D0(\gamestate_1.n17037 ), .C0(\gamestate_1.n17709 ), .B0(\tower1xpos[7] ), 
    .A0(\gamestate_1.n17033 ), .F0(\gamestate_1.n6_adj_508 ), 
    .F1(\gamestate_1.n6_adj_510 ));
  gamestate_1_SLICE_558 \gamestate_1.SLICE_558 ( .D1(\birdpos[2] ), 
    .C1(\gamestate_1.n4_adj_456 ), .B1(\tower2ypos[2] ), .D0(\birdpos[0] ), 
    .C0(\birdpos[1] ), .B0(\tower2ypos[0] ), .A0(\tower2ypos[1] ), 
    .F0(\gamestate_1.n4_adj_456 ), .F1(\gamestate_1.n6_adj_457 ));
  gamestate_1_SLICE_560 \gamestate_1.SLICE_560 ( .D1(\birdpos[4] ), 
    .C1(\gamestate_1.n8_adj_458 ), .B1(\tower2ypos[4] ), .D0(\birdpos[3] ), 
    .C0(\gamestate_1.n6_adj_457 ), .B0(\tower2ypos[3] ), 
    .F0(\gamestate_1.n8_adj_458 ), .F1(\gamestate_1.n10_adj_459 ));
  gamestate_1_SLICE_562 \gamestate_1.SLICE_562 ( .D1(\birdpos[6] ), 
    .C1(\gamestate_1.n12_adj_460 ), .B1(\tower2ypos[6] ), .D0(\birdpos[5] ), 
    .C0(\gamestate_1.n10_adj_459 ), .A0(\tower2ypos[5] ), 
    .F0(\gamestate_1.n12_adj_460 ), .F1(\gamestate_1.n14_adj_461 ));
  gamestate_1_SLICE_564 \gamestate_1.SLICE_564 ( .D1(n50_adj_721), 
    .C1(\gamestate_1.n4_adj_463 ), .B1(n17), .D0(\birdpos[0] ), 
    .C0(n51_adj_720), .B0(n18), .A0(\tower2ypos[0] ), 
    .F0(\gamestate_1.n4_adj_463 ), .F1(\gamestate_1.n6_adj_465 ));
  gamestate_1_SLICE_566 \gamestate_1.SLICE_566 ( .D1(n48_adj_723), 
    .C1(\gamestate_1.n8_adj_467 ), .B1(n15_adj_717), .D0(n49_adj_722), 
    .C0(\gamestate_1.n6_adj_465 ), .B0(n16), .F0(\gamestate_1.n8_adj_467 ), 
    .F1(\gamestate_1.n10_adj_469 ));
  gamestate_1_SLICE_568 \gamestate_1.SLICE_568 ( .D1(n46_adj_725), 
    .C1(\gamestate_1.n12_adj_471 ), .B1(n13), .D0(n47_adj_724), 
    .C0(\gamestate_1.n10_adj_469 ), .B0(n14), .F0(\gamestate_1.n12_adj_471 ), 
    .F1(\gamestate_1.n14_adj_473 ));
  gamestate_1_SLICE_570 \gamestate_1.SLICE_570 ( .D1(n44_adj_727), 
    .C1(\gamestate_1.n16_adj_475 ), .A1(n11), .D0(n45_adj_726), 
    .C0(\gamestate_1.n14_adj_473 ), .B0(n12), .F0(\gamestate_1.n16_adj_475 ), 
    .F1(\gamestate_1.n18_adj_477 ));
  gamestate_1_SLICE_572 \gamestate_1.SLICE_572 ( .D1(\tower2ypos[8] ), 
    .C1(\gamestate_1.n16_adj_478 ), .A1(\birdpos[8] ), .D0(\birdpos[7] ), 
    .C0(\gamestate_1.n14_adj_461 ), .A0(\tower2ypos[7] ), 
    .F0(\gamestate_1.n16_adj_478 ), .F1(\gamestate_1.n18_adj_480 ));
  gamestate_1_SLICE_574 \gamestate_1.SLICE_574 ( 
    .D1(\gamestate_1.n18_adj_480 ), .C1(\gamestate_1.n34 ), .B1(\birdpos[9] ), 
    .A1(\tower2ypos[9] ), .D0(n10), .C0(\gamestate_1.n18_adj_477 ), 
    .B0(n43_adj_728), .F0(\gamestate_1.n34 ), .F1(\gamestate_1.n19 ));
  gamestate_1_SLICE_576 \gamestate_1.SLICE_576 ( .D1(\tower3xpos[4] ), 
    .C1(\gamestate_1.n8493 ), .B1(\tower3xpos[6] ), .A1(\tower3xpos[5] ), 
    .D0(\tower3xpos[1] ), .C0(\tower3xpos[2] ), .B0(\tower3xpos[3] ), 
    .A0(\tower3xpos[0] ), .F0(\gamestate_1.n8493 ), .F1(\gamestate_1.n17063 ));
  gamestate_1_SLICE_578 \gamestate_1.SLICE_578 ( .D1(n17), 
    .C1(\gamestate_1.n4_adj_482 ), .A1(n50), .D0(\counter_adj_742[0] ), 
    .C0(n51), .B0(n18), .A0(\birdpos[0] ), .F0(\gamestate_1.n4_adj_482 ), 
    .F1(\gamestate_1.n6_adj_484 ));
  gamestate_1_SLICE_580 \gamestate_1.SLICE_580 ( .D1(n48), 
    .C1(\gamestate_1.n8_adj_486 ), .B1(n15_adj_717), .D0(n49), 
    .C0(\gamestate_1.n6_adj_484 ), .B0(n16), .F0(\gamestate_1.n8_adj_486 ), 
    .F1(\gamestate_1.n10_adj_488 ));
  gamestate_1_SLICE_582 \gamestate_1.SLICE_582 ( .D1(n46), 
    .C1(\gamestate_1.n12_adj_490 ), .A1(n13), .D0(n47), 
    .C0(\gamestate_1.n10_adj_488 ), .A0(n14), .F0(\gamestate_1.n12_adj_490 ), 
    .F1(\gamestate_1.n14_adj_492 ));
  gamestate_1_SLICE_584 \gamestate_1.SLICE_584 ( .D1(n11), 
    .C1(\gamestate_1.n16_adj_494 ), .B1(n44), .D0(n12), 
    .C0(\gamestate_1.n14_adj_492 ), .A0(n45), .F0(\gamestate_1.n16_adj_494 ), 
    .F1(\gamestate_1.n18_adj_503 ));
  gamestate_1_SLICE_586 \gamestate_1.SLICE_586 ( .D1(\birdpos[2] ), 
    .C1(\gamestate_1.n4_adj_495 ), .B1(\tower3ypos[2] ), .D0(\birdpos[0] ), 
    .C0(\birdpos[1] ), .B0(\counter_adj_742[0] ), .A0(\tower3ypos[1] ), 
    .F0(\gamestate_1.n4_adj_495 ), .F1(\gamestate_1.n6_adj_496 ));
  gamestate_1_SLICE_588 \gamestate_1.SLICE_588 ( .D1(\birdpos[4] ), 
    .C1(\gamestate_1.n8_adj_497 ), .B1(\tower3ypos[4] ), .D0(\birdpos[3] ), 
    .C0(\gamestate_1.n6_adj_496 ), .B0(\tower3ypos[3] ), 
    .F0(\gamestate_1.n8_adj_497 ), .F1(\gamestate_1.n10_adj_498 ));
  gamestate_1_SLICE_590 \gamestate_1.SLICE_590 ( .D1(\birdpos[6] ), 
    .C1(\gamestate_1.n12_adj_499 ), .B1(\tower3ypos[6] ), .D0(\birdpos[5] ), 
    .C0(\gamestate_1.n10_adj_498 ), .B0(\tower3ypos[5] ), 
    .F0(\gamestate_1.n12_adj_499 ), .F1(\gamestate_1.n14_adj_500 ));
  gamestate_1_SLICE_592 \gamestate_1.SLICE_592 ( .D1(\birdpos[8] ), 
    .C1(\gamestate_1.n16_adj_501 ), .B1(\tower3ypos[8] ), .D0(\birdpos[7] ), 
    .C0(\gamestate_1.n14_adj_500 ), .B0(\tower3ypos[7] ), 
    .F0(\gamestate_1.n16_adj_501 ), .F1(\gamestate_1.n18_adj_506 ));
  gamestate_1_SLICE_594 \gamestate_1.SLICE_594 ( 
    .D1(\gamestate_1.n18_adj_506 ), .C1(\gamestate_1.n34_adj_505 ), 
    .B1(\birdpos[9] ), .A1(\tower3ypos[9] ), .D0(n10), 
    .C0(\gamestate_1.n18_adj_503 ), .A0(n43), .F0(\gamestate_1.n34_adj_505 ), 
    .F1(\gamestate_1.n19_adj_511 ));
  gamestate_1_SLICE_596 \gamestate_1.SLICE_596 ( .D1(\birdpos[3] ), .C1(n4), 
    .B1(\birdpos[2] ), .A1(\birdpos[4] ), .D0(\birdpos[0] ), .C0(\birdpos[1] ), 
    .F0(n4), .F1(\gamestate_1.n6941 ));
  gamestate_1_SLICE_598 \gamestate_1.SLICE_598 ( .D1(\gamestate_1.n6941 ), 
    .C1(n19590), .B1(\birdpos[5] ), .A1(\birdpos[6] ), .D0(\birdpos[8] ), 
    .C0(\birdpos[7] ), .F0(n19590), .F1(\gamestate_1.n6899 ));
  gamestate_1_SLICE_600 \gamestate_1.SLICE_600 ( .D1(\gamestate_1.n19 ), 
    .C1(\gamestate_1.n12_adj_509 ), .B1(\gamestate_1.n17013 ), .A1(n6937), 
    .D0(\tower2xpos[3] ), .C0(\tower2xpos[5] ), .A0(\tower2xpos[4] ), 
    .F0(\gamestate_1.n12_adj_509 ), .F1(\gamestate_1.n16396 ));
  gamestate_1_SLICE_603 \gamestate_1.SLICE_603 ( .D0(\gamestate_1.n16396 ), 
    .C0(\gamestate_1.n6_adj_510 ), .B0(\tower2xpos[9] ), .A0(\tower2xpos[8] ), 
    .F0(\gamestate_1.nextstate_N_441 ));
  gamestate_1_SLICE_604 \gamestate_1.SLICE_604 ( .D1(\tower3xpos[4] ), 
    .C1(\gamestate_1.n19586 ), .B1(\tower3xpos[3] ), .A1(\tower3xpos[5] ), 
    .D0(\tower3xpos[6] ), .C0(\tower3xpos[7] ), .F0(\gamestate_1.n19586 ), 
    .F1(\gamestate_1.n17680 ));
  gamestate_1_SLICE_606 \gamestate_1.SLICE_606 ( .D1(\birdpos[9] ), 
    .C1(\gamestate_1.n17679 ), .B1(\tower3xpos[9] ), .A1(\tower3xpos[8] ), 
    .D0(\gamestate_1.n17680 ), .C0(\gamestate_1.n17063 ), 
    .B0(\gamestate_1.n19_adj_511 ), .A0(\tower3xpos[7] ), 
    .F0(\gamestate_1.n17679 ), .F1(\gamestate_1.nextstate_N_440 ));
  gravity_1_SLICE_608 \gravity_1.SLICE_608 ( .D0(\birdpos[8] ), 
    .C0(\birdpos[7] ), .B0(\birdpos[6] ), .F0(\gravity_1.n6_adj_442 ));
  gravity_1_SLICE_609 \gravity_1.SLICE_609 ( .D1(\gravity_1.n6_adj_442 ), 
    .C1(\gravity_1.n15202 ), .B1(\birdpos[9] ), .A1(\birdpos[5] ), .D0(n4), 
    .C0(\birdpos[3] ), .B0(\birdpos[4] ), .A0(\birdpos[2] ), 
    .F0(\gravity_1.n15202 ), .F1(\gravity_1.n5 ));
  gravity_1_SLICE_610 \gravity_1.SLICE_610 ( .D1(\gravity_1.velocity[5] ), 
    .C1(\gravity_1.n8 ), .B1(\gravity_1.velocity[10] ), 
    .A1(\gravity_1.velocity[7] ), .D0(\gravity_1.velocity[6] ), 
    .C0(\gravity_1.velocity[8] ), .B0(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.n8 ), .F1(\gravity_1.n22 ));
  gravity_1_SLICE_612 \gravity_1.SLICE_612 ( .D1(\gravity_1.n22 ), 
    .C1(\gravity_1.n8_adj_443 ), .B1(\gravity_1.velocity[12] ), 
    .A1(\gravity_1.velocity[15] ), .D0(\gravity_1.velocity[13] ), 
    .C0(\gravity_1.velocity[11] ), .B0(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.n8_adj_443 ), .F1(\gravity_1.n6 ));
  vga_1_SLICE_616 \vga_1.SLICE_616 ( .DI1(\vga_1.VSYNC_c_N_391 ), 
    .D1(\vga_1.n6 ), .C1(\vga_1.n7840 ), .B1(\column[9] ), .A1(\column[3] ), 
    .D0(\column[2] ), .C0(\column[0] ), .B0(\column[1] ), .CLK(vga_clk), 
    .Q1(VSYNC_c), .F0(\vga_1.n7840 ), .F1(\vga_1.VSYNC_c_N_391 ));
  vga_1_SLICE_618 \vga_1.SLICE_618 ( .D1(\vga_1.n17 ), .C1(\row[8] ), 
    .B1(\row[9] ), .A1(\row[7] ), .D0(\row[7] ), .C0(\row[9] ), .B0(\row[8] ), 
    .A0(\column[9] ), .F0(\vga_1.valid_N_437 ), .F1(\vga_1.HSYNC_c_N_390 ));
  score_1_SLICE_621 \score_1.SLICE_621 ( .D1(\tower3xpos[1] ), 
    .C1(\tower3xpos[2] ), .B1(\tower3xpos[3] ), .A1(\tower3xpos[4] ), 
    .D0(\tower3xpos[2] ), .C0(\tower3xpos[9] ), .B0(\tower3xpos[4] ), 
    .A0(\tower3xpos[3] ), .F0(\score_1.n17019 ), 
    .F1(\pattern_gen_1.n4_adj_678 ));
  nes_1_SLICE_634 \nes_1.SLICE_634 ( .D0(\nes_1.counter[8] ), 
    .C0(\nes_1.NEScount[3] ), .B0(\nes_1.nes_clk_c_N_405 ), .F0(nes_clk_c));
  nes_1_SLICE_635 \nes_1.SLICE_635 ( .D1(\nes_1.shiftReg[0] ), .C1(leds_c_0), 
    .B1(nes_latch_c), .D0(leds_c_6), .C0(\nes_1.shiftReg[6] ), 
    .A0(nes_latch_c), .F0(leds_c_6), .F1(leds_c_0));
  pattern_gen_1_player_SLICE_644 \pattern_gen_1.player.SLICE_644 ( 
    .D0(\pattern_gen_1.player_y[5] ), .B0(\pattern_gen_1.player_y[4] ), 
    .F0(\pattern_gen_1.player.n4 ));
  SLICE_650 SLICE_650( .F0(VCC_net));
  nes_1_SLICE_652 \nes_1.SLICE_652 ( .D1(leds_c_2), .C1(nes_latch_c), 
    .B1(\nes_1.shiftReg[2] ), .D0(\nes_1.shiftReg[1] ), .C0(leds_c_1), 
    .B0(nes_latch_c), .F0(leds_c_1), .F1(leds_c_2));
  nes_1_SLICE_654 \nes_1.SLICE_654 ( .D1(leds_c_5), .C1(\nes_1.shiftReg[5] ), 
    .B1(nes_latch_c), .D0(leds_c_3), .C0(nes_latch_c), 
    .B0(\nes_1.shiftReg[3] ), .F0(leds_c_3), .F1(leds_c_5));
  vga_1_SLICE_656 \vga_1.SLICE_656 ( .C1(\row[1] ), .D0(\row[2] ), 
    .C0(\row[0] ), .B0(\row[1] ), .F0(n3382), .F1(n10_adj_718));
  vga_1_SLICE_659 \vga_1.SLICE_659 ( .D0(\row[2] ), .F0(n5));
  vga_1_SLICE_660 \vga_1.SLICE_660 ( .D1(\row[3] ), .D0(\row[5] ), 
    .F0(n11_adj_739), .F1(\pattern_gen_1.n1_adj_704[3] ));
  vga_1_SLICE_661 \vga_1.SLICE_661 ( .D1(\row[8] ), .D0(\row[7] ), .F0(n15), 
    .F1(\pattern_gen_1.n1_adj_704[8] ));
  vga_1_SLICE_662 \vga_1.SLICE_662 ( .D1(\tower2xpos[0] ), 
    .C1(\tower2xpos[2] ), .B1(\tower2xpos[3] ), .A1(\tower2xpos[1] ), 
    .D0(\row[6] ), .F0(n13_adj_738), .F1(\gamestate_1.n8479 ));
  vga_1_SLICE_664 \vga_1.SLICE_664 ( .DI1(\vga_1.valid_N_436 ), 
    .D1(\column[5] ), .C1(\column[6] ), .B1(\column[7] ), .A1(\column[8] ), 
    .D0(\vga_1.valid ), .LSR(\vga_1.valid_N_437 ), .CLK(vga_clk), 
    .Q1(\vga_1.valid ), .F0(rgb_c_0_N_403), .F1(\vga_1.valid_N_436 ));
  tower_2_SLICE_665 \tower_2.SLICE_665 ( .D0(gameover), .C0(\tower_2.n8336 ), 
    .B0(\tower_2.startcount_1__N_335 ), .F0(\tower_2.tower2xpos_0__N_136 ));
  tower_3_SLICE_668 \tower_3.SLICE_668 ( .D0(gameover), 
    .C0(\tower_3.startcount_2__N_360 ), .F0(\tower_3.startcount_2__N_361 ));
  tower_3_SLICE_669 \tower_3.SLICE_669 ( .D0(\tower3xpos[1] ), 
    .C0(\tower3xpos[5] ), .F0(\tower_3.n6_adj_707 ));
  pattern_gen_1_SLICE_676 \pattern_gen_1.SLICE_676 ( .D0(\row[0] ), 
    .F0(\pattern_gen_1.n1_adj_704[0] ));
  pattern_gen_1_SLICE_678 \pattern_gen_1.SLICE_678 ( .D0(\row[4] ), 
    .F0(\pattern_gen_1.n1_adj_704[4] ));
  pattern_gen_1_SLICE_680 \pattern_gen_1.SLICE_680 ( .D0(\birdpos[1] ), 
    .F0(\pattern_gen_1.n1[1] ));
  pattern_gen_1_SLICE_681 \pattern_gen_1.SLICE_681 ( .D1(\birdpos[2] ), 
    .D0(\birdpos[0] ), .F0(\pattern_gen_1.n1[0] ), .F1(\pattern_gen_1.n1[2] ));
  pattern_gen_1_SLICE_682 \pattern_gen_1.SLICE_682 ( .D0(\birdpos[3] ), 
    .F0(\pattern_gen_1.n1[3] ));
  pattern_gen_1_SLICE_684 \pattern_gen_1.SLICE_684 ( .D1(\birdpos[4] ), 
    .D0(\birdpos[5] ), .F0(\pattern_gen_1.n1[5] ), .F1(\pattern_gen_1.n1[4] ));
  pattern_gen_1_SLICE_686 \pattern_gen_1.SLICE_686 ( .D0(n10), 
    .C0(\pattern_gen_1.n18_adj_693 ), .B0(\column[9] ), 
    .F0(\pattern_gen_1.n98 ));
  pattern_gen_1_SLICE_687 \pattern_gen_1.SLICE_687 ( 
    .D0(\pattern_gen_1.n18_adj_696 ), .C0(\pattern_gen_1.n18_adj_694 ), 
    .B0(\birdpos[9] ), .A0(\column[9] ), .F0(\pattern_gen_1.n5_adj_697 ));
  pattern_gen_1_player_SLICE_688 \pattern_gen_1.player.SLICE_688 ( 
    .D1(\pattern_gen_1.player_y[2] ), .C1(\pattern_gen_1.player.n8_adj_530 ), 
    .B1(\pattern_gen_1.player_y[1] ), .C0(\pattern_gen_1.player_y[2] ), 
    .A0(\pattern_gen_1.player_y[1] ), .F0(\pattern_gen_1.player.n6_adj_522 ), 
    .F1(\pattern_gen_1.player.n8098 ));
  pattern_gen_1_player_SLICE_692 \pattern_gen_1.player.SLICE_692 ( 
    .DI1(\pattern_gen_1.player.player_color_2__N_364[0] ), 
    .D1(\pattern_gen_1.player.n6925 ), .C1(\pattern_gen_1.player.n2102[2] ), 
    .B1(\pattern_gen_1.player.n1323[0] ), 
    .A1(\pattern_gen_1.player.n6_adj_529 ), .D0(\pattern_gen_1.player.n8394 ), 
    .C0(\pattern_gen_1.player.n8_adj_530 ), .B0(\pattern_gen_1.player.n72 ), 
    .A0(\pattern_gen_1.player_y[2] ), 
    .LSR(\pattern_gen_1.player.player_color_0__N_369 ), .CLK(vga_clk), 
    .Q1(\pattern_gen_1.player_color[0] ), .F0(\pattern_gen_1.player.n2102[2] ), 
    .F1(\pattern_gen_1.player.player_color_2__N_364[0] ));
  gravity_1_SLICE_695 \gravity_1.SLICE_695 ( .DI1(\gravity_1.was_jump_N_438 ), 
    .D1(\gravity_1.was_jump ), .C1(leds_c_7), .D0(leds_c_7), 
    .C0(\gravity_1.was_jump ), .LSR(\gravity_1.was_jump_N_439 ), .CLK(VSYNC_c), 
    .Q1(\gravity_1.was_jump ), .F0(\gravity_1.was_jump_N_439 ), 
    .F1(\gravity_1.was_jump_N_438 ));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_390 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  osc osc( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clkhf));
  gravity_1_mult_1960 \gravity_1.mult_1960 ( .A15(\gravity_1.velocity[15] ), 
    .A14(\gravity_1.velocity[14] ), .A13(\gravity_1.velocity[13] ), 
    .A12(\gravity_1.velocity[12] ), .A11(\gravity_1.velocity[11] ), 
    .A10(\gravity_1.velocity[10] ), .A9(\gravity_1.velocity[9] ), 
    .A8(\gravity_1.velocity[8] ), .A7(\gravity_1.velocity[7] ), 
    .A6(\gravity_1.velocity[6] ), .A5(\gravity_1.velocity[5] ), .B4(VCC_net), 
    .B3(VCC_net), .B0(VCC_net), .O20(\gravity_1.dt_21__N_282[21] ), 
    .O19(\gravity_1.dt_21__N_282[20] ), .O18(\gravity_1.dt_21__N_282[19] ), 
    .O17(\gravity_1.dt_21__N_282[18] ), .O16(\gravity_1.dt_21__N_282[17] ), 
    .O15(\gravity_1.dt_21__N_282[16] ), .O14(\gravity_1.dt_21__N_282[15] ), 
    .O13(\gravity_1.dt_21__N_282[14] ), .O12(\gravity_1.dt_21__N_282[13] ), 
    .O11(\gravity_1.dt_21__N_282[12] ), .O10(\gravity_1.dt_21__N_282[11] ), 
    .O9(\gravity_1.dt_21__N_282[10] ), .O8(\gravity_1.dt_21__N_282[9] ), 
    .O7(\gravity_1.dt_21__N_282[8] ), .O6(\gravity_1.dt_21__N_282[7] ), 
    .O5(\gravity_1.dt_21__N_282[6] ), .O4(\gravity_1.dt_21__N_282[5] ), 
    .O3(\gravity_1.dt_21__N_282[4] ), .O2(\gravity_1.dt_21__N_282[3] ), 
    .O1(\gravity_1.dt_21__N_282[2] ), .O0(\gravity_1.dt_21__N_282[1] ));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  scoreout_0_ \scoreout[0]_I ( .PADDO(scoreout_c_0), .scoreout0(scoreout[0]));
  scoreout_1_ \scoreout[1]_I ( .PADDO(scoreout_c_1), .scoreout1(scoreout[1]));
  scoreout_2_ \scoreout[2]_I ( .PADDO(scoreout_c_2), .scoreout2(scoreout[2]));
  scoreout_3_ \scoreout[3]_I ( .PADDO(scoreout_c_3), .scoreout3(scoreout[3]));
  scoreout_4_ \scoreout[4]_I ( .PADDO(scoreout_c_4), .scoreout4(scoreout[4]));
  scoreout_5_ \scoreout[5]_I ( .PADDO(scoreout_c_5), .scoreout5(scoreout[5]));
  scoreout_6_ \scoreout[6]_I ( .PADDO(scoreout_c_6), .scoreout6(scoreout[6]));
  scoreout_7_ \scoreout[7]_I ( .PADDO(scoreout_c_7), .scoreout7(scoreout[7]));
  scoreout_8_ \scoreout[8]_I ( .PADDO(scoreout_c_8), .scoreout8(scoreout[8]));
  scoreout_9_ \scoreout[9]_I ( .PADDO(scoreout_c_9), .scoreout9(scoreout[9]));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  leds_7_ \leds[7]_I ( .PADDO(leds_c_7), .leds7(leds[7]));
  nes_clk nes_clk_I( .PADDO(nes_clk_c), .nes_clk(nes_clk));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
endmodule

module nes_1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_1446_1531__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_1446_1531__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module nes_1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_1446_1531__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_1446_1531__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_2 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_1/counter_1446_1531_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_1446_1531__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nes_1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_138 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_137 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_140 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_139 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_142 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_141 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_144 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_143 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_1446_1531__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_1446_1531_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_1446_1531__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_1446_1531__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_1_SLICE_9 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_10 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_12 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_14 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_15 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_1437_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_1437_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_1437_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_1437_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_1437_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_1437_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_1440_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2xpos_9__I_33 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_2/tower2xpos_9__I_32 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module tower_2_SLICE_22 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_1441_1442_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/startcount_1441_1442__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_1440_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_34 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_24 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_2/xpos_1440_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_36 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_25 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_1441_1442_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/startcount_5__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_26 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_27 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_28 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_29 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/tower2ypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_2/tower2ypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_31 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_2/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_33 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_34 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_2/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_35 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_2/add_2156_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/add_2156_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_37 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_2/add_2156_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_38 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_2/add_2156_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_39 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_2/xpos_1440_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_1440_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_29 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_1441_1442_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/startcount_5__I_113 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_2/startcount_5__I_112 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_2/xpos_1440_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_2/tower2xpos_9__I_31 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2xpos_9__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_43 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_2/startcount_1441_1442_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/startcount_5__I_115 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_2/startcount_5__I_114 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_2_SLICE_44 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_2/counter_i9_1966_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2ypos_0__I_103 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_45 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_1966_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2ypos_0__I_105 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2ypos_0__I_104 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_1966_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2ypos_0__I_107 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2ypos_0__I_106 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_47 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_1966_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2ypos_0__I_109 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2ypos_0__I_108 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_48 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_2/counter_i9_1966_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_2/tower2ypos_0__I_111 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2ypos_0__I_110 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_2_SLICE_49 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_2/counter_i9_1966_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_2/tower2ypos_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_3_SLICE_50 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_1443_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_37 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_51 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_1443_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_39 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_52 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_1443_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/tower3xpos_9__I_42 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_3/tower3xpos_9__I_41 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_53 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_3/xpos_1443_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_44 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_43 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_54 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_3/xpos_1443_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/tower3xpos_9__I_45 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_55 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_3/add_2257_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_56 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/add_2257_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_57 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/add_2257_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_58 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_3/add_2257_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_59 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_3/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_60 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_61 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_62 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_3/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_63 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_3/xpos_1443_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_3/tower3xpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_64 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_1444_1445_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/startcount_6__I_125 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_3/startcount_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_65 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_1444_1445_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/startcount_6__I_127 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_3/startcount_6__I_126 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_66 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_1444_1445_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/startcount_1444_1445__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \tower_3/startcount_6__I_128 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_67 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \tower_3/startcount_1444_1445_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/startcount_1444_1445__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_3_SLICE_68 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_69 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_70 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_71 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_3/tower3ypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_72 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_3/tower3ypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_73 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_3/counter_i9_1965_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_74 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_1965_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_117 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_116 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_75 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_1965_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_119 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_118 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_1965_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_121 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_120 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_77 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_3/counter_i9_1965_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_3/counter_9__I_123 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_122 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_3_SLICE_78 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_3/counter_i9_1965_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_3/counter_9__I_124 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module tower_1_SLICE_79 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/xpos_1439_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_80 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_81 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_82 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_1439_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_20 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_83 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_1439_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_22 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_84 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_85 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_1439_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/tower1xpos_9__I_24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/tower1xpos_9__I_23 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_86 ( input DI1, DI0, D1, C1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/xpos_1439_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/tower1xpos_9__I_26 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_87 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_88 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/xpos_1439_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/tower1xpos_9__I_27 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_89 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_2144_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_90 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_2144_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_91 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_92 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_93 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_94 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/tower1ypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_95 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/tower1ypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_96 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_2144_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_97 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_2144_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_98 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_1967_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_99 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_1967_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_95 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_94 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_100 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_1967_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_97 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_96 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_101 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_1967_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_99 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_98 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_102 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_1967_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/counter_9__I_101 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_100 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_103 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_1967_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/counter_9__I_102 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_104 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1427_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_105 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1427_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_106 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1427_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_107 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1427_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_108 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1428_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_109 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1428_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_110 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1428_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_111 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1428_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_112 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1428_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_113 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1429_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_114 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1429_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_115 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1429_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_116 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1429_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_117 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1429_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_118 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1433_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_119 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1430_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_120 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1433_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_121 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1430_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_122 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1433_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_123 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1430_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_124 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1433_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_125 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1430_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_126 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1430_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_127 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1433_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_128 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pattern_gen_1/add_1986_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_1/player_x_5__I_131 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/player_x_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_129 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \pattern_gen_1/add_1986_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_1/player_x_5__I_133 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/player_x_5__I_132 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_130 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1431_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_131 ( input DI1, D1, C1, B1, C0, B0, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \pattern_gen_1/add_1986_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/player_x_5__I_134 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module pattern_gen_1_SLICE_132 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1431_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_133 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1431_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_134 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1987_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_135 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1431_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_136 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1987_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_137 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1987_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_138 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1987_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_139 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1431_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_140 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1987_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_141 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1432_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_142 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1988_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_143 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1988_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_144 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1432_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_145 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1432_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_146 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1988_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_147 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1988_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_148 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1432_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_149 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1988_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_150 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1989_10 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_151 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1432_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_152 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1989_8 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_153 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1989_6 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_154 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1989_4 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_155 ( input D1, C1, B1, C0, B0, CIN1, output COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_1989_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_156 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_1427_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module score_1_SLICE_157 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_1448_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_158 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_1448_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_150 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_149 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_159 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_1448_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_152 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_151 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_160 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_1448_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_154 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_153 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_161 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_1448_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \score_1/scoreout_c_9_I_156 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \score_1/scoreout_c_9_I_155 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module score_1_SLICE_162 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \score_1/scoresig_1448_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \score_1/scoreout_c_9_I_157 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_163 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_21 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_47 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_164 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_19 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/birdpos_9__I_51 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/birdpos_9__I_49 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_165 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_1434_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_166 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_17 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_55 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_53 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_167 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_15 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_59 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/birdpos_9__I_57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_168 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_63 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_61 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_169 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_1438_1577__i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_1438_1577__i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_170 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_1438_1577__i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_1438_1577__i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_171 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_1438_1577__i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_1438_1577__i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_172 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_1438_1577__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_1438_1577__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_173 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_2072_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/pos_1438_1577__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_1438_1577__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_174 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_2072_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/pos_1438_1577__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_175 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_1434_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_176 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_1434_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_177 ( input DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_1434_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_178 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_1434_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_72 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_71 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_179 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_1434_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_73 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nes_1_SLICE_180 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_180_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_0__I_145 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_181 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_1.SLICE_181_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_181_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_183 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_1.SLICE_183_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_185 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \nes_1.SLICE_185_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \nes_1.SLICE_185_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_190 ( input DI1, DI0, D1, C1, A1, D0, B0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \vga_1/i12_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \vga_1/i13_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_1/player_y_5__I_135 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/player_y_5__I_136 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_192 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \pattern_gen_1/i5438_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 \pattern_gen_1/i5422_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_1/rgb_c_4_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/rgb_c_5_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x5011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xFECE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_193 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40008 \pattern_gen_1/i5424_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \pattern_gen_1/i5400_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_1/rgb_c_5_I_147 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/rgb_c_5_I_148 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xFEBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xEFCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_195 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40010 \pattern_gen_1/i5423_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \pattern_gen_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_1/rgb_c_5_I_146 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/rgb_c_2_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_198 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \pattern_gen_1/i1_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \pattern_gen_1.i1_2_lut_adj_199 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \pattern_gen_1/player_y_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/player_y_3__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFC03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x870F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_201 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \pattern_gen_1/player/mux_716_i4_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \pattern_gen_1/player/mux_716_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_1/player/player_color_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \pattern_gen_1/player/player_color_3__I_129 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xC0CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_202 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40016 \pattern_gen_1/player/mux_715_i3_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_1/player/player_color_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_205 ( input DI1, DI0, D1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gamestate_1.SLICE_205_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \gamestate_1/nextstate_I_158 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/gameover_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gamestate_1/nextstate_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x7772") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_207 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \gravity_1.SLICE_207_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_207_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_92 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_93 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_208 ( input DI0, D0, C0, B0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40019 \gravity_1/i5485_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_209 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40020 \gravity_1/i5475_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \gravity_1/i5482_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_66 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_65 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_211 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \gravity_1/i5463_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \gravity_1/i5472_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_68 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_67 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_213 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40022 \gravity_1/i5462_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \gravity_1/i5427_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_70 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_69 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_216 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_216_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_216_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_90 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_91 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_218 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_218_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_218_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_88 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_89 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_220 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_220_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_220_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_86 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_87 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_222 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_222_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \gravity_1.SLICE_222_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_84 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_85 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_224 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_224_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_224_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_82 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_83 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_226 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_226_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_226_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_80 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_81 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_228 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_228_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_228_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_78 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_79 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_230 ( input DI1, DI0, D1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_230_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \gravity_1.SLICE_230_K0 ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_76 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_77 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_232 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \gravity_1.SLICE_232_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \gravity_1.SLICE_232_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \gravity_1/dt_21__I_74 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/dt_21__I_75 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_234 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40002 \gravity_1.SLICE_234_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/dt_21__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module pattern_gen_1_player_SLICE_236 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40026 \pattern_gen_1/player/i5390_4_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40027 \pattern_gen_1/player/equal_49_i8_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40028 \pattern_gen_1/player/i3_4_lut_adj_173 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \pattern_gen_1.player.i1_2_lut_adj_172 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xEF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40030 \pattern_gen_1/player/i2_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40031 \pattern_gen_1.player.i2_3_lut_adj_187 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_240 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \nes_1/leds_c_7_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \nes_1/NEScount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_241 ( input D0, C0, B0, A0, output F0 );

  lut40034 \gravity_1/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40035 \vga_1/i13793_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \vga_1/i13800_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_243 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40037 \pattern_gen_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \pattern_gen_1/i1704_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_244 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \tower_2/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \tower_2/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_245 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40041 \tower_2/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \tower_2/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_246 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \tower_3/mod_3_i338_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \tower_3/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_247 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40045 \tower_3/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \tower_3/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_248 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_1/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_249 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40041 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \tower_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_250 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40048 \pattern_gen_1/i58_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \pattern_gen_1/LessThan_56_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40050 \pattern_gen_1/i43_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \pattern_gen_1/LessThan_41_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40050 \pattern_gen_1/i73_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \pattern_gen_1/LessThan_71_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_player_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40052 \pattern_gen_1/player/i1305_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40053 \pattern_gen_1.player.i1_2_lut_adj_193 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF3A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40054 \pattern_gen_1/player/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \pattern_gen_1/player/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40056 \pattern_gen_1/player/i2_4_lut_adj_185 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40057 \pattern_gen_1/player/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40058 \pattern_gen_1/player/i5377_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40059 \pattern_gen_1/player/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40060 \pattern_gen_1/player/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40061 \pattern_gen_1.player.i5618_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xE000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_262 ( input D0, C0, B0, A0, output F0 );

  lut40062 \pattern_gen_1/player/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xF1FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/player/i5687_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40064 \pattern_gen_1/player/equal_13_i8_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40065 \pattern_gen_1/player/i1_4_lut_adj_186 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40066 \pattern_gen_1/player/i5532_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xCFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_266 ( input D0, C0, B0, A0, output F0 );

  lut40067 \pattern_gen_1/player/i13725_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_267 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40068 \pattern_gen_1/player/i5616_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \pattern_gen_1/player/i1_2_lut_4_lut_adj_180 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40070 \pattern_gen_1/player/i13733_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \pattern_gen_1/player/i13732_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xF044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40072 \pattern_gen_1/player/i13735_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40073 \pattern_gen_1.player.i13730_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x44F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40074 \pattern_gen_1/player/i3664_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40075 \pattern_gen_1/player/i13736_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xF044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40076 \pattern_gen_1.player.i5578_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40077 \pattern_gen_1/player/i13832_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xB0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40078 \pattern_gen_1/player/i13823_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \pattern_gen_1/player/mux_1134_i2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x33B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_276 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40080 \nes_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \nes_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_279 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40082 \nes_1/leds_c_4_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_280 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40083 \vga_1/i1_2_lut_3_lut_adj_209 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \vga_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_282 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40085 \vga_1/i4_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \vga_1/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \vga_1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_284 ( input D0, C0, B0, A0, output F0 );

  lut40088 \vga_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_286 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40089 \vga_1/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40090 \vga_1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_287 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40091 \pattern_gen_1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \pattern_gen_1/i1_2_lut_adj_198 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_288 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40093 \vga_1/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \vga_1/i1728_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_290 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40094 \pattern_gen_1/i1628_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_292 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_2/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \tower_2/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \tower_2/i5710_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 \tower_2/i5699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_294 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_2/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \tower_2/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_296 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_2/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \tower_2/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_298 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_2/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \tower_2/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_2_SLICE_300 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40100 \tower_2/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pattern_gen_1/i1_2_lut_adj_196 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_301 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \tower_2/i1_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \score_1/i2_4_lut_adj_169 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_302 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40037 \gamestate_1/i1_2_lut_adj_160 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40103 \tower_2/i14236_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \score_1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \score_1/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_304 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40106 \tower_2/i14247_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \tower_2/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x5777") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_306 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 \tower_2/i4420_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40109 \tower_2/i4_4_lut_adj_207 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_307 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40110 \score_1/i3_4_lut_adj_170 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \score_1/equal_7_i12_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_308 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \tower_2/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \tower_2/mod_3_i342_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_310 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \tower_3/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \tower_3/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_312 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_3/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \tower_3/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_314 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_3/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \tower_3/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_316 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_3/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \tower_3/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \tower_3/i5714_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \tower_3/i5689_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_318 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40100 \tower_3/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pattern_gen_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module score_1_SLICE_319 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40116 \score_1/i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \score_1/i2_4_lut_adj_168 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_320 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40118 \tower_3/equal_7_i13_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \tower_3/i14234_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40120 \score_1/i4402_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \tower_1/i14223_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_322 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40122 \tower_3/i14250_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \tower_3/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x557F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_324 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \tower_3/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 \tower_3/i4_4_lut_adj_206 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \gamestate_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_3_SLICE_326 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \tower_3/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \tower_3/mod_3_i342_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_328 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40127 \tower_1/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_330 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_1/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xCAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_332 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \tower_1/mod_3_i337_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_334 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_1/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40128 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \tower_1/i5712_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40115 \tower_1/i5701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_336 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40130 \score_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \tower_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_337 ( input D0, C0, B0, A0, output F0 );

  lut40115 \pattern_gen_1/i13279_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \tower_1/i882_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \tower_1/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_339 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40132 \score_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \score_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_340 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40133 \tower_1/i3_4_lut_adj_204 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \pattern_gen_1/i1_2_lut_adj_197 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_344 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40111 \tower_1/mod_3_i341_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \tower_1/mod_3_i342_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40134 \pattern_gen_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \pattern_gen_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_348 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40136 \pattern_gen_1/i5437_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_349 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40137 \pattern_gen_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \pattern_gen_1/LessThan_59_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xBAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_350 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_41_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \pattern_gen_1/LessThan_41_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_352 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_41_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_41_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_354 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_41_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_41_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_356 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_41_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_41_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_358 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_44_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \pattern_gen_1/LessThan_44_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x7130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_360 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 \pattern_gen_1/LessThan_44_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_44_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_362 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_44_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_44_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_364 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_44_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_44_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_366 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40145 \pattern_gen_1/LessThan_29_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \pattern_gen_1/LessThan_29_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_368 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_29_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_29_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_370 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_29_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \pattern_gen_1/LessThan_29_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_372 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_29_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_29_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_374 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_71_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \pattern_gen_1/LessThan_71_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_376 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_71_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_71_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_378 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_71_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_71_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_380 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_71_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_71_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_382 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_59_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \pattern_gen_1/LessThan_59_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_384 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_59_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_59_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_386 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 \pattern_gen_1/LessThan_59_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_59_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_388 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_59_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_59_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_390 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_54_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 \pattern_gen_1/LessThan_54_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x5D04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_392 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_54_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_54_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_394 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_54_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_54_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_396 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_56_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40149 \pattern_gen_1/LessThan_56_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x08AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_398 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_56_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \pattern_gen_1/LessThan_56_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_400 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \pattern_gen_1/LessThan_56_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \pattern_gen_1/LessThan_56_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_402 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_56_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \pattern_gen_1/LessThan_56_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_404 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_54_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_54_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_406 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_39_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40146 \pattern_gen_1/LessThan_39_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_408 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_39_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_39_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_410 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_39_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \pattern_gen_1/LessThan_39_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_412 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_39_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_39_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_416 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut4 \vga_1/i1533_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \pattern_gen_1/LessThan_44_i20_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_417 ( input D0, C0, B0, A0, output F0 );

  lut40150 \pattern_gen_1/i2_4_lut_adj_201 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x20A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_418 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40151 \pattern_gen_1/i903_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \pattern_gen_1/LessThan_29_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_420 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_69_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \pattern_gen_1/LessThan_69_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_422 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_69_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \pattern_gen_1/LessThan_69_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_424 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_69_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_69_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_426 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_69_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \pattern_gen_1/LessThan_69_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_428 ( input D0, C0, B0, A0, output F0 );

  lut40153 \pattern_gen_1/i13270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_430 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40139 \pattern_gen_1/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \pattern_gen_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_432 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_22_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_22_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_434 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \pattern_gen_1/LessThan_22_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \pattern_gen_1/LessThan_22_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_436 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \pattern_gen_1/LessThan_22_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \pattern_gen_1/LessThan_22_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_438 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40154 \pattern_gen_1/i13339_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40155 \pattern_gen_1/i13332_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_440 ( input D1, C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40145 \pattern_gen_1/LessThan_24_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \pattern_gen_1/LessThan_24_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_442 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_24_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_24_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_444 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_24_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40051 \pattern_gen_1/LessThan_24_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_446 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \pattern_gen_1/LessThan_24_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \pattern_gen_1/LessThan_24_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40157 \pattern_gen_1/i1_4_lut_adj_203 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \pattern_gen_1/i13345_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40159 \pattern_gen_1/player/i2088_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \pattern_gen_1/player/i2_4_lut_adj_190 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_451 ( input D1, C1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40161 \pattern_gen_1/player/equal_1430_i8_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \pattern_gen_1/player/i1_2_lut_3_lut_adj_195 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_452 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40163 \pattern_gen_1/player/i13809_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \pattern_gen_1/player/equal_1436_i19_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_453 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40091 \pattern_gen_1/player/i3_4_lut_adj_192 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40095 \pattern_gen_1/player/equal_905_i6_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_player_SLICE_454 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40164 \pattern_gen_1/player/i1374_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40165 \pattern_gen_1/player/i3_4_lut_adj_174 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_455 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40166 \pattern_gen_1/player/i2_3_lut_4_lut_adj_188 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40042 \pattern_gen_1/player/equal_1436_i15_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_456 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40167 \pattern_gen_1/player/i2_4_lut_adj_191 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40107 \pattern_gen_1/player/i3729_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFF8F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_458 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40168 \pattern_gen_1/player/i13825_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40169 \pattern_gen_1/player/i1_4_lut_adj_171 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_459 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40170 \pattern_gen_1/player/equal_1505_i8_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \pattern_gen_1/player/i2_3_lut_4_lut_adj_194 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x00F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40172 \pattern_gen_1/player/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \pattern_gen_1/player/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xE040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_461 ( input D1, C1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40174 \pattern_gen_1/player/equal_58_i9_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \pattern_gen_1/player/equal_58_i8_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_462 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40176 \pattern_gen_1/player/equal_10_i6_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \pattern_gen_1/player/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40178 \pattern_gen_1/player/i1_4_lut_adj_183 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \pattern_gen_1/player/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40180 \pattern_gen_1/player/mux_714_i3_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40181 \pattern_gen_1/player/i2_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_465 ( input D1, C1, B1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40182 \pattern_gen_1/player/i5392_3_lut_4_lut_4_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \pattern_gen_1/player/equal_16_i8_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_466 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40184 \pattern_gen_1/player/i2_4_lut_adj_178 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40185 \pattern_gen_1/player/equal_680_i6_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_470 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40186 \pattern_gen_1/player/equal_28_i9_2_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40136 \pattern_gen_1/player/equal_46_i7_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_472 ( input D1, C1, B1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40187 \pattern_gen_1/player/equal_52_i9_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \pattern_gen_1/player/i5320_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_473 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40189 \pattern_gen_1/player/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \pattern_gen_1/player/equal_70_i9_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xB000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_474 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40191 \pattern_gen_1/player/i3813_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40192 \pattern_gen_1/player/i13797_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40193 \pattern_gen_1/player/i3546_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \pattern_gen_1/player/i2_3_lut_4_lut_adj_189 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_476 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40195 \pattern_gen_1/player/i3723_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \pattern_gen_1/player/i3547_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_477 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40107 \pattern_gen_1/player/i5625_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_player_SLICE_478 ( input D0, C0, B0, A0, output F0 );

  lut40197 \pattern_gen_1/player/mux_714_i1_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_479 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40198 \pattern_gen_1/player/i1_2_lut_3_lut_adj_181 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \pattern_gen_1/player/i1_2_lut_4_lut_adj_182 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40200 \pattern_gen_1/player/mux_715_i4_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40201 \pattern_gen_1/player/mux_714_i4_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xF044") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_481 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40202 \pattern_gen_1/player/mux_715_i2_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40203 \pattern_gen_1/player/equal_755_i6_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_485 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40204 \pattern_gen_1/player/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \pattern_gen_1/player/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFBD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_487 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40206 \pattern_gen_1.player.i5283_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40207 \pattern_gen_1.player.i5608_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_490 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40208 \pattern_gen_1/player/i3730_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40197 \pattern_gen_1/player/i3672_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xB1A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40209 \pattern_gen_1/player/mux_714_i2_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40210 \pattern_gen_1/player/i3809_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_496 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40211 \pattern_gen_1/player/i3_4_lut_adj_175 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40212 \pattern_gen_1/player/i5707_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_500 ( input D1, C1, B1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40213 \pattern_gen_1/player/equal_67_i9_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \pattern_gen_1/player/equal_70_i8_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_505 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40215 \pattern_gen_1/player/i13287_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40216 \pattern_gen_1/player/equal_1580_i9_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_506 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40217 \pattern_gen_1/player/i5745_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \pattern_gen_1/player/i1_4_lut_adj_176 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_510 ( input D1, C1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40219 \pattern_gen_1/player/equal_830_i9_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \pattern_gen_1/player/equal_830_i8_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xF5FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_512 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40221 \pattern_gen_1/player/i4344_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \pattern_gen_1/player/equal_1055_i8_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_513 ( input D1, C1, B1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40223 \pattern_gen_1/player/i13835_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \pattern_gen_1/player/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x00F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_514 ( input D1, C1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40225 \pattern_gen_1/player/equal_530_i8_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \pattern_gen_1/player/equal_530_i7_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_515 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40226 \pattern_gen_1/player/i14239_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40227 \pattern_gen_1/player/i14244_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0015") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40228 \pattern_gen_1/player/i13812_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40229 \pattern_gen_1/player/i4_4_lut_adj_179 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0x3020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_525 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40230 \pattern_gen_1/player/i13727_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40231 \pattern_gen_1/player/i2086_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x1F10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_527 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40232 \pattern_gen_1/player/i1_4_lut_adj_184 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40233 \pattern_gen_1/player/i5367_2_lut_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_529 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40234 \pattern_gen_1/i1775_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \pattern_gen_1/player/equal_34_i8_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_1/player_y_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \score_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \score_1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_534 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40238 \gamestate_1/i13272_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \gamestate_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_536 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \gamestate_1/LessThan_11_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \gamestate_1/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x4D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_538 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_11_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_11_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_540 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_11_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \gamestate_1/LessThan_11_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_542 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40240 \gamestate_1/LessThan_11_i18_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \gamestate_1/LessThan_11_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_544 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40241 \gamestate_1/i13816_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 \gamestate_1/i13780_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xAA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_546 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_12_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \gamestate_1/LessThan_12_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_548 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40145 \gamestate_1/LessThan_12_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_12_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_550 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_12_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_12_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_552 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_12_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \gamestate_1/LessThan_12_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \gamestate_1/i13293_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \gamestate_1/i32_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_556 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40244 \pattern_gen_1/i2_4_lut_adj_200 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \gamestate_1/i13289_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_557 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40246 \gamestate_1/i1_4_lut_adj_165 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \gamestate_1/i2_4_lut_adj_162 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xFF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xD1FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_558 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_23_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \gamestate_1/LessThan_23_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x0A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_560 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_23_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_23_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_562 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_23_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \gamestate_1/LessThan_23_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_564 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \gamestate_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_566 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_22_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_22_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_568 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_22_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_22_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_570 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \gamestate_1/LessThan_22_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_22_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_572 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \gamestate_1/LessThan_23_i18_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \gamestate_1/LessThan_23_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40249 \gamestate_1/i1_4_lut_adj_164 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \gamestate_1/i40_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_576 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40241 \gamestate_1/i13318_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \gamestate_1/i5681_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_578 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40145 \gamestate_1/LessThan_33_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \gamestate_1/LessThan_33_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_580 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_33_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_33_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_582 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \gamestate_1/LessThan_33_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \gamestate_1/LessThan_33_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_584 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40143 \gamestate_1/LessThan_33_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \gamestate_1/LessThan_33_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_586 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_34_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \gamestate_1/LessThan_34_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_588 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_34_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_34_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_590 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_34_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_34_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_592 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \gamestate_1/LessThan_34_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \gamestate_1/LessThan_34_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_594 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40249 \gamestate_1/i1_4_lut_adj_167 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40138 \gamestate_1/i40_3_lut_adj_161 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_596 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40252 \gamestate_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \gravity_1/i1711_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_598 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40253 \gamestate_1/i1_4_lut_adj_163 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40231 \gravity_1/i1_rep_24_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xE0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_600 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40254 \gamestate_1/i1_4_lut_adj_166 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40255 \gamestate_1/i1733_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_603 ( input D0, C0, B0, A0, output F0 );

  lut40256 \gamestate_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_604 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40257 \gamestate_1/i13820_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \gamestate_1/i1_rep_20_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_606 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40258 \gamestate_1/i13817_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40259 \gamestate_1/i13811_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x4C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_608 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40036 \gravity_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40260 \gravity_1/i1672_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 \gravity_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40262 \gravity_1/i1702_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40264 \gravity_1/i5365_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \gravity_1/i3_3_lut_adj_159 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x5554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_616 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40265 \vga_1/i4_4_lut_adj_208 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \vga_1/i5049_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xFC3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_618 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40267 \vga_1/i14219_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \vga_1/i3389_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module score_1_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40269 \pattern_gen_1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40270 \score_1/i13277_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_634 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40271 \nes_1/nes_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_635 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \nes_1/leds_c_0_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \nes_1/leds_c_6_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_644 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40274 \pattern_gen_1/player/i1_2_lut_adj_177 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_650 ( output F0 );
  wire   GNDI;

  lut40275 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_652 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \nes_1/leds_c_2_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \nes_1/leds_c_1_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_654 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40277 \nes_1/leds_c_5_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \nes_1/leds_c_3_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_656 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40279 \vga_1/i2067_1_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \vga_1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_659 ( input D0, output F0 );
  wire   GNDI;

  lut40280 \vga_1/i1531_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_660 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut4 \pattern_gen_1/sub_56_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \vga_1/i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_661 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut4 \pattern_gen_1/sub_56_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \vga_1/i1534_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_662 ( input D1, C1, B1, A1, D0, output F0, F1 );
  wire   GNDI;

  lut40281 \gamestate_1/i5667_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \vga_1/i1527_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_664 ( input DI1, D1, C1, B1, A1, D0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40282 \vga_1.i14226_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40280 \vga_1/i4399_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/valid_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_2_SLICE_665 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40123 \tower_2/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_668 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40231 \tower_3/i4413_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_3_SLICE_669 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40095 \tower_3/i1_2_lut_adj_205 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_676 ( input D0, output F0 );
  wire   GNDI;

  lut40280 \pattern_gen_1/sub_56_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_678 ( input D0, output F0 );
  wire   GNDI;

  lut40280 \pattern_gen_1/sub_56_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_680 ( input D0, output F0 );
  wire   GNDI;

  lut40280 \pattern_gen_1/sub_10_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_681 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut4 \pattern_gen_1/sub_10_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \pattern_gen_1/sub_10_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_682 ( input D0, output F0 );
  wire   GNDI;

  lut40280 \pattern_gen_1/sub_10_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_684 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut4 \pattern_gen_1/sub_10_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \pattern_gen_1/sub_10_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_686 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40051 \pattern_gen_1/LessThan_24_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_687 ( input D0, C0, B0, A0, output F0 );

  lut40283 \pattern_gen_1/i1_4_lut_adj_202 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xB200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_688 ( input D1, C1, B1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40284 \pattern_gen_1/player/i5609_2_lut_3_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \pattern_gen_1/player/equal_7_i6_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_player_SLICE_692 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40286 \pattern_gen_1/player/mux_715_i1_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40287 \pattern_gen_1/player/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \pattern_gen_1/player/player_color_2__I_130 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x08CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_695 ( input DI1, D1, C1, D0, C0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40108 \gravity_1/i16_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \gravity_1/i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \gravity_1/was_jump_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B osc( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module gravity_1_mult_1960 ( input A15, A14, A13, A12, A11, A10, A9, A8, A7, 
    A6, A5, B4, B3, B0, output O20, O19, O18, O17, O16, O15, O14, O13, O12, 
    O11, O10, O9, O8, O7, O6, O5, O4, O3, O2, O1, O0 );
  wire   GNDI;

  MAC16_B \gravity_1/mult_1960 ( .CLK(GNDI), .CE(GNDI), .C15(GNDI), .C14(GNDI), 
    .C13(GNDI), .C12(GNDI), .C11(GNDI), .C10(GNDI), .C9(GNDI), .C8(GNDI), 
    .C7(GNDI), .C6(GNDI), .C5(GNDI), .C4(GNDI), .C3(GNDI), .C2(GNDI), 
    .C1(GNDI), .C0(GNDI), .A15(A15), .A14(A14), .A13(A13), .A12(A12), 
    .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), .A5(A5), 
    .A4(GNDI), .A3(GNDI), .A2(GNDI), .A1(GNDI), .A0(GNDI), .B15(GNDI), 
    .B14(GNDI), .B13(GNDI), .B12(GNDI), .B11(GNDI), .B10(GNDI), .B9(GNDI), 
    .B8(GNDI), .B7(GNDI), .B6(GNDI), .B5(GNDI), .B4(B4), .B3(B3), .B2(GNDI), 
    .B1(GNDI), .B0(B0), .D15(GNDI), .D14(GNDI), .D13(GNDI), .D12(GNDI), 
    .D11(GNDI), .D10(GNDI), .D9(GNDI), .D8(GNDI), .D7(GNDI), .D6(GNDI), 
    .D5(GNDI), .D4(GNDI), .D3(GNDI), .D2(GNDI), .D1(GNDI), .D0(GNDI), 
    .AHOLD(GNDI), .BHOLD(GNDI), .CHOLD(GNDI), .DHOLD(GNDI), .IRSTTOP(GNDI), 
    .IRSTBOT(GNDI), .ORSTTOP(GNDI), .ORSTBOT(GNDI), .OLOADTOP(GNDI), 
    .OLOADBOT(GNDI), .ADDSUBTOP(GNDI), .ADDSUBBOT(GNDI), .OHOLDTOP(GNDI), 
    .OHOLDBOT(GNDI), .CI(GNDI), .ACCUMCI(GNDI), .SIGNEXTIN(GNDI), .O31(), 
    .O30(), .O29(), .O28(), .O27(), .O26(), .O25(), .O24(), .O23(), .O22(), 
    .O21(), .O20(O20), .O19(O19), .O18(O18), .O17(O17), .O16(O16), .O15(O15), 
    .O14(O14), .O13(O13), .O12(O12), .O11(O11), .O10(O10), .O9(O9), .O8(O8), 
    .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), .O2(O2), .O1(O1), .O0(O0), 
    .CO(), .ACCUMCO(), .SIGNEXTOUT());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A15 => O20) = (0:0:0,0:0:0);
    (A15 => O19) = (0:0:0,0:0:0);
    (A15 => O18) = (0:0:0,0:0:0);
    (A15 => O17) = (0:0:0,0:0:0);
    (A15 => O16) = (0:0:0,0:0:0);
    (A15 => O15) = (0:0:0,0:0:0);
    (A14 => O20) = (0:0:0,0:0:0);
    (A14 => O19) = (0:0:0,0:0:0);
    (A14 => O18) = (0:0:0,0:0:0);
    (A14 => O17) = (0:0:0,0:0:0);
    (A14 => O16) = (0:0:0,0:0:0);
    (A14 => O15) = (0:0:0,0:0:0);
    (A14 => O14) = (0:0:0,0:0:0);
    (A13 => O20) = (0:0:0,0:0:0);
    (A13 => O19) = (0:0:0,0:0:0);
    (A13 => O18) = (0:0:0,0:0:0);
    (A13 => O17) = (0:0:0,0:0:0);
    (A13 => O16) = (0:0:0,0:0:0);
    (A13 => O15) = (0:0:0,0:0:0);
    (A13 => O14) = (0:0:0,0:0:0);
    (A13 => O13) = (0:0:0,0:0:0);
    (A12 => O20) = (0:0:0,0:0:0);
    (A12 => O19) = (0:0:0,0:0:0);
    (A12 => O18) = (0:0:0,0:0:0);
    (A12 => O17) = (0:0:0,0:0:0);
    (A12 => O16) = (0:0:0,0:0:0);
    (A12 => O15) = (0:0:0,0:0:0);
    (A12 => O14) = (0:0:0,0:0:0);
    (A12 => O13) = (0:0:0,0:0:0);
    (A12 => O12) = (0:0:0,0:0:0);
    (A11 => O20) = (0:0:0,0:0:0);
    (A11 => O19) = (0:0:0,0:0:0);
    (A11 => O18) = (0:0:0,0:0:0);
    (A11 => O17) = (0:0:0,0:0:0);
    (A11 => O16) = (0:0:0,0:0:0);
    (A11 => O15) = (0:0:0,0:0:0);
    (A11 => O14) = (0:0:0,0:0:0);
    (A11 => O13) = (0:0:0,0:0:0);
    (A11 => O12) = (0:0:0,0:0:0);
    (A11 => O11) = (0:0:0,0:0:0);
    (A10 => O20) = (0:0:0,0:0:0);
    (A10 => O19) = (0:0:0,0:0:0);
    (A10 => O18) = (0:0:0,0:0:0);
    (A10 => O17) = (0:0:0,0:0:0);
    (A10 => O16) = (0:0:0,0:0:0);
    (A10 => O15) = (0:0:0,0:0:0);
    (A10 => O14) = (0:0:0,0:0:0);
    (A10 => O13) = (0:0:0,0:0:0);
    (A10 => O12) = (0:0:0,0:0:0);
    (A10 => O11) = (0:0:0,0:0:0);
    (A10 => O10) = (0:0:0,0:0:0);
    (A9 => O20) = (0:0:0,0:0:0);
    (A9 => O19) = (0:0:0,0:0:0);
    (A9 => O18) = (0:0:0,0:0:0);
    (A9 => O17) = (0:0:0,0:0:0);
    (A9 => O16) = (0:0:0,0:0:0);
    (A9 => O15) = (0:0:0,0:0:0);
    (A9 => O14) = (0:0:0,0:0:0);
    (A9 => O13) = (0:0:0,0:0:0);
    (A9 => O12) = (0:0:0,0:0:0);
    (A9 => O11) = (0:0:0,0:0:0);
    (A9 => O10) = (0:0:0,0:0:0);
    (A9 => O9) = (0:0:0,0:0:0);
    (A8 => O20) = (0:0:0,0:0:0);
    (A8 => O19) = (0:0:0,0:0:0);
    (A8 => O18) = (0:0:0,0:0:0);
    (A8 => O17) = (0:0:0,0:0:0);
    (A8 => O16) = (0:0:0,0:0:0);
    (A8 => O15) = (0:0:0,0:0:0);
    (A8 => O14) = (0:0:0,0:0:0);
    (A8 => O13) = (0:0:0,0:0:0);
    (A8 => O12) = (0:0:0,0:0:0);
    (A8 => O11) = (0:0:0,0:0:0);
    (A8 => O10) = (0:0:0,0:0:0);
    (A8 => O9) = (0:0:0,0:0:0);
    (A8 => O8) = (0:0:0,0:0:0);
    (A7 => O20) = (0:0:0,0:0:0);
    (A7 => O19) = (0:0:0,0:0:0);
    (A7 => O18) = (0:0:0,0:0:0);
    (A7 => O17) = (0:0:0,0:0:0);
    (A7 => O16) = (0:0:0,0:0:0);
    (A7 => O15) = (0:0:0,0:0:0);
    (A7 => O14) = (0:0:0,0:0:0);
    (A7 => O13) = (0:0:0,0:0:0);
    (A7 => O12) = (0:0:0,0:0:0);
    (A7 => O11) = (0:0:0,0:0:0);
    (A7 => O10) = (0:0:0,0:0:0);
    (A7 => O9) = (0:0:0,0:0:0);
    (A7 => O8) = (0:0:0,0:0:0);
    (A7 => O7) = (0:0:0,0:0:0);
    (A6 => O20) = (0:0:0,0:0:0);
    (A6 => O19) = (0:0:0,0:0:0);
    (A6 => O18) = (0:0:0,0:0:0);
    (A6 => O17) = (0:0:0,0:0:0);
    (A6 => O16) = (0:0:0,0:0:0);
    (A6 => O15) = (0:0:0,0:0:0);
    (A6 => O14) = (0:0:0,0:0:0);
    (A6 => O13) = (0:0:0,0:0:0);
    (A6 => O12) = (0:0:0,0:0:0);
    (A6 => O11) = (0:0:0,0:0:0);
    (A6 => O10) = (0:0:0,0:0:0);
    (A6 => O9) = (0:0:0,0:0:0);
    (A6 => O8) = (0:0:0,0:0:0);
    (A6 => O7) = (0:0:0,0:0:0);
    (A6 => O6) = (0:0:0,0:0:0);
    (A5 => O20) = (0:0:0,0:0:0);
    (A5 => O19) = (0:0:0,0:0:0);
    (A5 => O18) = (0:0:0,0:0:0);
    (A5 => O17) = (0:0:0,0:0:0);
    (A5 => O16) = (0:0:0,0:0:0);
    (A5 => O15) = (0:0:0,0:0:0);
    (A5 => O14) = (0:0:0,0:0:0);
    (A5 => O13) = (0:0:0,0:0:0);
    (A5 => O12) = (0:0:0,0:0:0);
    (A5 => O11) = (0:0:0,0:0:0);
    (A5 => O10) = (0:0:0,0:0:0);
    (A5 => O9) = (0:0:0,0:0:0);
    (A5 => O8) = (0:0:0,0:0:0);
    (A5 => O7) = (0:0:0,0:0:0);
    (A5 => O6) = (0:0:0,0:0:0);
    (A5 => O5) = (0:0:0,0:0:0);
    (B4 => O20) = (0:0:0,0:0:0);
    (B4 => O19) = (0:0:0,0:0:0);
    (B4 => O18) = (0:0:0,0:0:0);
    (B4 => O17) = (0:0:0,0:0:0);
    (B4 => O16) = (0:0:0,0:0:0);
    (B4 => O15) = (0:0:0,0:0:0);
    (B4 => O14) = (0:0:0,0:0:0);
    (B4 => O13) = (0:0:0,0:0:0);
    (B4 => O12) = (0:0:0,0:0:0);
    (B4 => O11) = (0:0:0,0:0:0);
    (B4 => O10) = (0:0:0,0:0:0);
    (B4 => O9) = (0:0:0,0:0:0);
    (B4 => O8) = (0:0:0,0:0:0);
    (B4 => O7) = (0:0:0,0:0:0);
    (B4 => O6) = (0:0:0,0:0:0);
    (B4 => O5) = (0:0:0,0:0:0);
    (B4 => O4) = (0:0:0,0:0:0);
    (B3 => O20) = (0:0:0,0:0:0);
    (B3 => O19) = (0:0:0,0:0:0);
    (B3 => O18) = (0:0:0,0:0:0);
    (B3 => O17) = (0:0:0,0:0:0);
    (B3 => O16) = (0:0:0,0:0:0);
    (B3 => O15) = (0:0:0,0:0:0);
    (B3 => O14) = (0:0:0,0:0:0);
    (B3 => O13) = (0:0:0,0:0:0);
    (B3 => O12) = (0:0:0,0:0:0);
    (B3 => O11) = (0:0:0,0:0:0);
    (B3 => O10) = (0:0:0,0:0:0);
    (B3 => O9) = (0:0:0,0:0:0);
    (B3 => O8) = (0:0:0,0:0:0);
    (B3 => O7) = (0:0:0,0:0:0);
    (B3 => O6) = (0:0:0,0:0:0);
    (B3 => O5) = (0:0:0,0:0:0);
    (B3 => O4) = (0:0:0,0:0:0);
    (B3 => O3) = (0:0:0,0:0:0);
    (B0 => O20) = (0:0:0,0:0:0);
    (B0 => O19) = (0:0:0,0:0:0);
    (B0 => O18) = (0:0:0,0:0:0);
    (B0 => O17) = (0:0:0,0:0:0);
    (B0 => O16) = (0:0:0,0:0:0);
    (B0 => O15) = (0:0:0,0:0:0);
    (B0 => O14) = (0:0:0,0:0:0);
    (B0 => O13) = (0:0:0,0:0:0);
    (B0 => O12) = (0:0:0,0:0:0);
    (B0 => O11) = (0:0:0,0:0:0);
    (B0 => O10) = (0:0:0,0:0:0);
    (B0 => O9) = (0:0:0,0:0:0);
    (B0 => O8) = (0:0:0,0:0:0);
    (B0 => O7) = (0:0:0,0:0:0);
    (B0 => O6) = (0:0:0,0:0:0);
    (B0 => O5) = (0:0:0,0:0:0);
    (B0 => O4) = (0:0:0,0:0:0);
    (B0 => O3) = (0:0:0,0:0:0);
    (B0 => O2) = (0:0:0,0:0:0);
    (B0 => O1) = (0:0:0,0:0:0);
    (B0 => O0) = (0:0:0,0:0:0);
  endspecify

endmodule

module MAC16_B ( input CLK, CE, C15, C14, C13, C12, C11, C10, C9, C8, C7, C6, 
    C5, C4, C3, C2, C1, C0, A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, 
    A4, A3, A2, A1, A0, B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, 
    B3, B2, B1, B0, D15, D14, D13, D12, D11, D10, D9, D8, D7, D6, D5, D4, D3, 
    D2, D1, D0, AHOLD, BHOLD, CHOLD, DHOLD, IRSTTOP, IRSTBOT, ORSTTOP, ORSTBOT, 
    OLOADTOP, OLOADBOT, ADDSUBTOP, ADDSUBBOT, OHOLDTOP, OHOLDBOT, CI, ACCUMCI, 
    SIGNEXTIN, output O31, O30, O29, O28, O27, O26, O25, O24, O23, O22, O21, 
    O20, O19, O18, O17, O16, O15, O14, O13, O12, O11, O10, O9, O8, O7, O6, O5, 
    O4, O3, O2, O1, O0, CO, ACCUMCO, SIGNEXTOUT );

  MAC16 INST10( .CLK(CLK), .CE(CE), .C15(C15), .C14(C14), .C13(C13), .C12(C12), 
    .C11(C11), .C10(C10), .C9(C9), .C8(C8), .C7(C7), .C6(C6), .C5(C5), .C4(C4), 
    .C3(C3), .C2(C2), .C1(C1), .C0(C0), .A15(A15), .A14(A14), .A13(A13), 
    .A12(A12), .A11(A11), .A10(A10), .A9(A9), .A8(A8), .A7(A7), .A6(A6), 
    .A5(A5), .A4(A4), .A3(A3), .A2(A2), .A1(A1), .A0(A0), .B15(B15), .B14(B14), 
    .B13(B13), .B12(B12), .B11(B11), .B10(B10), .B9(B9), .B8(B8), .B7(B7), 
    .B6(B6), .B5(B5), .B4(B4), .B3(B3), .B2(B2), .B1(B1), .B0(B0), .D15(D15), 
    .D14(D14), .D13(D13), .D12(D12), .D11(D11), .D10(D10), .D9(D9), .D8(D8), 
    .D7(D7), .D6(D6), .D5(D5), .D4(D4), .D3(D3), .D2(D2), .D1(D1), .D0(D0), 
    .AHOLD(AHOLD), .BHOLD(BHOLD), .CHOLD(CHOLD), .DHOLD(DHOLD), 
    .IRSTTOP(IRSTTOP), .IRSTBOT(IRSTBOT), .ORSTTOP(ORSTTOP), .ORSTBOT(ORSTBOT), 
    .OLOADTOP(OLOADTOP), .OLOADBOT(OLOADBOT), .ADDSUBTOP(ADDSUBTOP), 
    .ADDSUBBOT(ADDSUBBOT), .OHOLDTOP(OHOLDTOP), .OHOLDBOT(OHOLDBOT), .CI(CI), 
    .ACCUMCI(ACCUMCI), .SIGNEXTIN(SIGNEXTIN), .O31(O31), .O30(O30), .O29(O29), 
    .O28(O28), .O27(O27), .O26(O26), .O25(O25), .O24(O24), .O23(O23), 
    .O22(O22), .O21(O21), .O20(O20), .O19(O19), .O18(O18), .O17(O17), 
    .O16(O16), .O15(O15), .O14(O14), .O13(O13), .O12(O12), .O11(O11), 
    .O10(O10), .O9(O9), .O8(O8), .O7(O7), .O6(O6), .O5(O5), .O4(O4), .O3(O3), 
    .O2(O2), .O1(O1), .O0(O0), .CO(CO), .ACCUMCO(ACCUMCO), 
    .SIGNEXTOUT(SIGNEXTOUT));
  defparam INST10.NEG_TRIGGER = "0b0";
  defparam INST10.A_REG = "0b0";
  defparam INST10.B_REG = "0b0";
  defparam INST10.C_REG = "0b0";
  defparam INST10.D_REG = "0b0";
  defparam INST10.TOP_8x8_MULT_REG = "0b0";
  defparam INST10.BOT_8x8_MULT_REG = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG1 = "0b0";
  defparam INST10.PIPELINE_16x16_MULT_REG2 = "0b0";
  defparam INST10.TOPOUTPUT_SELECT = "0b11";
  defparam INST10.TOPADDSUB_LOWERINPUT = "0b00";
  defparam INST10.TOPADDSUB_UPPERINPUT = "0b0";
  defparam INST10.TOPADDSUB_CARRYSELECT = "0b00";
  defparam INST10.BOTOUTPUT_SELECT = "0b11";
  defparam INST10.BOTADDSUB_LOWERINPUT = "0b00";
  defparam INST10.BOTADDSUB_UPPERINPUT = "0b0";
  defparam INST10.BOTADDSUB_CARRYSELECT = "0b00";
  defparam INST10.MODE_8x8 = "0b0";
  defparam INST10.A_SIGNED = "0b1";
  defparam INST10.B_SIGNED = "0b1";
endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_0_ ( input PADDO, output scoreout0 );
  wire   VCCI;

  BB_B_B \scoreout_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_1_ ( input PADDO, output scoreout1 );
  wire   VCCI;

  BB_B_B \scoreout_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_2_ ( input PADDO, output scoreout2 );
  wire   VCCI;

  BB_B_B \scoreout_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_3_ ( input PADDO, output scoreout3 );
  wire   VCCI;

  BB_B_B \scoreout_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_4_ ( input PADDO, output scoreout4 );
  wire   VCCI;

  BB_B_B \scoreout_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_5_ ( input PADDO, output scoreout5 );
  wire   VCCI;

  BB_B_B \scoreout_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_6_ ( input PADDO, output scoreout6 );
  wire   VCCI;

  BB_B_B \scoreout_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_7_ ( input PADDO, output scoreout7 );
  wire   VCCI;

  BB_B_B \scoreout_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_8_ ( input PADDO, output scoreout8 );
  wire   VCCI;

  BB_B_B \scoreout_pad[8].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout8));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout8) = (0:0:0,0:0:0);
  endspecify

endmodule

module scoreout_9_ ( input PADDO, output scoreout9 );
  wire   VCCI;

  BB_B_B \scoreout_pad[9].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(scoreout9));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => scoreout9) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_0_ ( input PADDO, output leds0 );
  wire   VCCI;

  BB_B_B \leds_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_1_ ( input PADDO, output leds1 );
  wire   VCCI;

  BB_B_B \leds_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );
  wire   VCCI;

  BB_B_B \leds_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );
  wire   VCCI;

  BB_B_B \leds_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );
  wire   VCCI;

  BB_B_B \leds_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );
  wire   VCCI;

  BB_B_B \leds_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );
  wire   VCCI;

  BB_B_B \leds_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_7_ ( input PADDO, output leds7 );
  wire   VCCI;

  BB_B_B \leds_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds7) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clk ( input PADDO, output nes_clk );
  wire   VCCI;

  BB_B_B \nes_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule
