INFO:sim:172 - Generating IP...
Resolving generics for 'v6_sfifo_15x128'...
Applying external generics to 'v6_sfifo_15x128'...
Delivering associated files for 'v6_sfifo_15x128'...
Delivering EJava files for 'v6_sfifo_15x128'...
Generating implementation netlist for 'v6_sfifo_15x128'...
INFO:sim - Pre-processing HDL files for 'v6_sfifo_15x128'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'v6_sfifo_15x128'
Running ngcbuild...
Writing VHO instantiation template for 'v6_sfifo_15x128'...
Writing VHDL behavioral simulation model for 'v6_sfifo_15x128'...
WARNING:sim - Overwriting existing file
   C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfif
   o_15x128/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128
Delivered 1 file into directory
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'v6_sfifo_15x128'...
Generating metadata file...
Generating ISE project file for 'v6_sfifo_15x128'...
Generating ISE project...
XCO file found: v6_sfifo_15x128.xco
XMDF file found: v6_sfifo_15x128_xmdf.tcl
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128.asy -view all -origin_type imported
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128.ngc -view all -origin_type created
Checking file
"C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_
15x128.ngc" for project device match ...
File
"C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_
15x128.ngc" device information matches project device.
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128.sym -view all -origin_type imported
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfi
   fo_15x128.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_sfifo_15x128/tmp/_cg/v6_sfifo_1
5x128.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/v6_sfifo_15x128"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'v6_sfifo_15x128'.
