module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_6 (
      id_5,
      id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  output id_9;
  input id_8;
  input id_7;
  output id_6;
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  id_11 id_12 (
      .id_1(id_9[(id_1) : id_3]),
      .id_6(id_7),
      .id_5(id_1)
  );
  id_13 id_14 (
      .id_5 (id_5),
      .id_7 (id_6),
      .id_6 (id_6),
      .id_7 (id_9),
      .id_12(id_8),
      .id_5 (id_2),
      .id_3 (id_3)
  );
endmodule
