

================================================================
== Vivado HLS Report for 'estimate_FR_2'
================================================================
* Date:           Wed Aug 18 15:30:44 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BIN
* Solution:       unroll_2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.657|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  222|  222|  222|  222|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Unpack_count   |   12|   12|         3|          2|          1|     6|    yes   |
        |- FR_estimation  |  192|  192|         5|          4|          1|    48|    yes   |
        |- Pack_outputs   |   12|   12|         3|          2|          1|     6|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    234|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       12|      -|     516|    460|    -|
|Memory           |        4|      -|      56|     12|    0|
|Multiplexer      |        -|      -|       -|    870|    -|
|Register         |        -|      -|     135|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       16|      0|     707|   1576|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |estimate_FR_2_AXILiteS_s_axi_U  |estimate_FR_2_AXILiteS_s_axi  |       12|      0|  516|  460|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |       12|      0|  516|  460|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |FR_0_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |FR_1_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |FR_2_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |FR_3_V_U   |estimate_FR_2_FR_0_V   |        0|  14|   3|    0|    24|    7|     1|          168|
    |cnt_0_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    |cnt_1_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    |cnt_2_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    |cnt_3_V_U  |estimate_FR_2_cnt_0_V  |        1|   0|   0|    0|    24|    6|     1|          144|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        4|  56|  12|    0|   192|   52|     8|         1248|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_1052_p2         |     +    |      0|  0|  15|           3|           5|
    |add_ln19_fu_1236_p2         |     +    |      0|  0|  15|           7|           2|
    |add_ln209_1_fu_1292_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln209_fu_1263_p2        |     +    |      0|  0|  15|           7|           7|
    |add_ln31_fu_1516_p2         |     +    |      0|  0|  15|           5|           3|
    |add_ln700_1_fu_1190_p2      |     +    |      0|  0|  15|           6|           1|
    |add_ln700_fu_1158_p2        |     +    |      0|  0|  15|           1|           6|
    |icmp_ln12_fu_956_p2         |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln1503_1_fu_1204_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln1503_fu_1222_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln19_fu_1082_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln31_fu_1300_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln738_1_fu_1176_p2     |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln738_fu_1144_p2       |   icmp   |      0|  0|   8|           2|           1|
    |or_ln12_1_fu_1031_p2        |    or    |      0|  0|   5|           5|           2|
    |or_ln12_fu_1010_p2          |    or    |      0|  0|   5|           5|           2|
    |or_ln1503_fu_1198_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln31_1_fu_1488_p2        |    or    |      0|  0|   5|           5|           2|
    |or_ln31_fu_1460_p2          |    or    |      0|  0|   5|           5|           2|
    |or_ln321_fu_996_p2          |    or    |      0|  0|   5|           5|           1|
    |or_ln555_fu_1318_p2         |    or    |      0|  0|   5|           5|           1|
    |or_ln738_fu_1170_p2         |    or    |      0|  0|   2|           2|           1|
    |select_ln1503_1_fu_1271_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln1503_fu_1242_p3    |  select  |      0|  0|   6|           1|           6|
    |select_ln738_1_fu_1182_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln738_fu_1150_p3     |  select  |      0|  0|   6|           1|           6|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 234|         102|          94|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |FR_0_V_address0                 |  21|          4|    5|         20|
    |FR_0_V_address1                 |  15|          3|    5|         15|
    |FR_1_V_address0                 |  21|          4|    5|         20|
    |FR_1_V_address1                 |  15|          3|    5|         15|
    |FR_2_V_address0                 |  21|          4|    5|         20|
    |FR_2_V_address1                 |  15|          3|    5|         15|
    |FR_3_V_address0                 |  21|          4|    5|         20|
    |FR_3_V_address1                 |  15|          3|    5|         15|
    |ap_NS_fsm                       |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_i_0_0_phi_fu_850_p4  |   9|          2|    7|         14|
    |ap_phi_mux_j_0_0_phi_fu_826_p4  |   9|          2|    5|         10|
    |ap_phi_mux_k_0_0_phi_fu_862_p4  |   9|          2|    5|         10|
    |cnt_0_V_address0                |  38|          7|    5|         35|
    |cnt_0_V_address1                |  38|          7|    5|         35|
    |cnt_0_V_d0                      |  27|          5|    6|         30|
    |cnt_0_V_d1                      |  15|          3|    6|         18|
    |cnt_1_V_address0                |  38|          7|    5|         35|
    |cnt_1_V_address1                |  38|          7|    5|         35|
    |cnt_1_V_d0                      |  21|          4|    6|         24|
    |cnt_2_V_address0                |  38|          7|    5|         35|
    |cnt_2_V_address1                |  38|          7|    5|         35|
    |cnt_2_V_d0                      |  21|          4|    6|         24|
    |cnt_3_V_address0                |  38|          7|    5|         35|
    |cnt_3_V_address1                |  38|          7|    5|         35|
    |cnt_3_V_d0                      |  21|          4|    6|         24|
    |counts_0_address0               |  27|          5|    4|         20|
    |counts_0_d0                     |  15|          3|   32|         96|
    |counts_1_address0               |  27|          5|    4|         20|
    |counts_1_d0                     |  15|          3|   32|         96|
    |i_0_0_reg_846                   |   9|          2|    7|         14|
    |j_0_0_reg_822                   |   9|          2|    5|         10|
    |k_0_0_reg_858                   |   9|          2|    5|         10|
    |outputs_0_address0              |  27|          5|    4|         20|
    |outputs_0_d0                    |  21|          4|   32|        128|
    |outputs_1_address0              |  27|          5|    4|         20|
    |outputs_1_d0                    |  21|          4|   32|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 870|        169|  292|       1155|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |FR_0_V_addr_2_reg_1760   |   5|   0|    5|          0|
    |FR_1_V_addr_4_reg_1782   |   5|   0|    5|          0|
    |FR_2_V_addr_2_reg_1765   |   5|   0|    5|          0|
    |FR_3_V_addr_4_reg_1787   |   5|   0|    5|          0|
    |add_ln12_reg_1672        |   5|   0|    5|          0|
    |add_ln19_reg_1792        |   7|   0|    7|          0|
    |add_ln31_reg_1971        |   5|   0|    5|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |cnt_0_V_addr_5_reg_1699  |   5|   0|    5|          0|
    |cnt_0_V_addr_9_reg_1743  |   5|   0|    5|          0|
    |cnt_1_V_addr_8_reg_1720  |   5|   0|    5|          0|
    |cnt_1_V_addr_9_reg_1770  |   5|   0|    5|          0|
    |cnt_2_V_addr_5_reg_1705  |   5|   0|    5|          0|
    |cnt_2_V_addr_9_reg_1749  |   5|   0|    5|          0|
    |cnt_3_V_addr_8_reg_1726  |   5|   0|    5|          0|
    |cnt_3_V_addr_9_reg_1776  |   5|   0|    5|          0|
    |i_0_0_reg_846            |   7|   0|    7|          0|
    |icmp_ln12_reg_1638       |   1|   0|    1|          0|
    |icmp_ln1503_1_reg_1738   |   1|   0|    1|          0|
    |icmp_ln1503_reg_1755     |   1|   0|    1|          0|
    |icmp_ln19_reg_1677       |   1|   0|    1|          0|
    |icmp_ln31_reg_1797       |   1|   0|    1|          0|
    |j_0_0_reg_822            |   5|   0|    5|          0|
    |k_0_0_reg_858            |   5|   0|    5|          0|
    |lshr_ln36_1_reg_1901     |   3|   0|    4|          1|
    |lshr_ln36_2_reg_1946     |   3|   0|    4|          1|
    |or_ln12_1_reg_1662       |   3|   0|    5|          2|
    |or_ln12_reg_1652         |   4|   0|    5|          1|
    |p_090_0217_0_reg_834     |   1|   0|    1|          0|
    |tmp_10_reg_1695          |   1|   0|    1|          0|
    |tmp_11_reg_1715          |   1|   0|    1|          0|
    |trunc_ln301_11_reg_1691  |   1|   0|    1|          0|
    |trunc_ln301_12_reg_1711  |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 135|   0|  140|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   10|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   10|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | estimate_FR_2 | return value |
|interrupt               | out |    1| ap_ctrl_hs | estimate_FR_2 | return value |
+------------------------+-----+-----+------------+---------------+--------------+

