--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml T_SERIAL.twx T_SERIAL.ncd -o T_SERIAL.twr
T_SERIAL.pcf -ucf constraints.ucf

Design file:              T_SERIAL.ncd
Physical constraint file: T_SERIAL.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sys_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset_btn   |    5.556(R)|      SLOW  |   -2.171(R)|      FAST  |sys_clk_BUFGP     |   0.000|
uart_rx     |    6.143(R)|      SLOW  |   -2.914(R)|      FAST  |sys_clk_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sys_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         8.916(R)|      SLOW  |         5.075(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<1>      |         9.070(R)|      SLOW  |         5.175(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<2>      |         9.114(R)|      SLOW  |         5.179(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<3>      |         9.357(R)|      SLOW  |         5.338(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<4>      |         9.467(R)|      SLOW  |         5.381(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<5>      |        14.433(R)|      SLOW  |         8.530(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<6>      |        11.118(R)|      SLOW  |         6.374(R)|      FAST  |sys_clk_BUFGP     |   0.000|
led<7>      |        12.665(R)|      SLOW  |         7.504(R)|      FAST  |sys_clk_BUFGP     |   0.000|
pmod_1      |        12.442(R)|      SLOW  |         7.340(R)|      FAST  |sys_clk_BUFGP     |   0.000|
pmod_2      |        10.540(R)|      SLOW  |         6.020(R)|      FAST  |sys_clk_BUFGP     |   0.000|
uart_tx     |        12.836(R)|      SLOW  |         7.441(R)|      FAST  |sys_clk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    3.262|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep  8 15:13:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 436 MB



