In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMFrontendOpenMP.a_clang_-O0:

OMPConstants.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>:
       0:	stp	x29, x30, [sp, #-96]!
       4:	stp	x28, x27, [sp, #16]
       8:	stp	x26, x25, [sp, #32]
       c:	stp	x24, x23, [sp, #48]
      10:	stp	x22, x21, [sp, #64]
      14:	stp	x20, x19, [sp, #80]
      18:	mov	x29, sp
      1c:	sub	sp, sp, #0xbe0
      20:	adrp	x8, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      24:	add	x8, x8, #0x0
      28:	mov	w9, wzr
      2c:	adrp	x10, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      30:	add	x10, x10, #0x0
      34:	mov	w3, #0x1                   	// #1
      38:	adrp	x11, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      3c:	add	x11, x11, #0x0
      40:	mov	w12, #0x2                   	// #2
      44:	adrp	x13, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      48:	add	x13, x13, #0x0
      4c:	mov	w14, #0x3                   	// #3
      50:	adrp	x15, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      54:	add	x15, x15, #0x0
      58:	mov	w16, #0x4                   	// #4
      5c:	adrp	x17, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      60:	add	x17, x17, #0x0
      64:	mov	w18, #0x5                   	// #5
      68:	adrp	x2, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      6c:	add	x2, x2, #0x0
      70:	mov	w4, #0x6                   	// #6
      74:	adrp	x5, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      78:	add	x5, x5, #0x0
      7c:	mov	w6, #0x7                   	// #7
      80:	adrp	x7, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      84:	add	x7, x7, #0x0
      88:	mov	w19, #0x8                   	// #8
      8c:	adrp	x20, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      90:	add	x20, x20, #0x0
      94:	mov	w21, #0x9                   	// #9
      98:	adrp	x22, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      9c:	add	x22, x22, #0x0
      a0:	mov	w23, #0xa                   	// #10
      a4:	adrp	x24, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      a8:	add	x24, x24, #0x0
      ac:	mov	w25, #0xb                   	// #11
      b0:	adrp	x26, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      b4:	add	x26, x26, #0x0
      b8:	mov	w27, #0xc                   	// #12
      bc:	adrp	x28, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      c0:	add	x28, x28, #0x0
      c4:	mov	w30, #0xd                   	// #13
      c8:	str	x1, [sp, #1976]
      cc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      d0:	add	x1, x1, #0x0
      d4:	str	w3, [sp, #1972]
      d8:	mov	w3, #0xe                   	// #14
      dc:	str	x1, [sp, #1960]
      e0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      e4:	add	x1, x1, #0x0
      e8:	str	w3, [sp, #1956]
      ec:	mov	w3, #0xf                   	// #15
      f0:	str	x1, [sp, #1944]
      f4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
      f8:	add	x1, x1, #0x0
      fc:	str	w3, [sp, #1940]
     100:	mov	w3, #0x10                  	// #16
     104:	str	x1, [sp, #1928]
     108:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     10c:	add	x1, x1, #0x0
     110:	str	w3, [sp, #1924]
     114:	mov	w3, #0x11                  	// #17
     118:	str	x1, [sp, #1912]
     11c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     120:	add	x1, x1, #0x0
     124:	str	w3, [sp, #1908]
     128:	mov	w3, #0x12                  	// #18
     12c:	str	x1, [sp, #1896]
     130:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     134:	add	x1, x1, #0x0
     138:	str	w3, [sp, #1892]
     13c:	mov	w3, #0x13                  	// #19
     140:	str	x1, [sp, #1880]
     144:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     148:	add	x1, x1, #0x0
     14c:	str	w3, [sp, #1876]
     150:	mov	w3, #0x14                  	// #20
     154:	str	x1, [sp, #1864]
     158:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     15c:	add	x1, x1, #0x0
     160:	str	w3, [sp, #1860]
     164:	mov	w3, #0x15                  	// #21
     168:	str	x1, [sp, #1848]
     16c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     170:	add	x1, x1, #0x0
     174:	str	w3, [sp, #1844]
     178:	mov	w3, #0x16                  	// #22
     17c:	str	x1, [sp, #1832]
     180:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     184:	add	x1, x1, #0x0
     188:	str	w3, [sp, #1828]
     18c:	mov	w3, #0x17                  	// #23
     190:	str	x1, [sp, #1816]
     194:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     198:	add	x1, x1, #0x0
     19c:	str	w3, [sp, #1812]
     1a0:	mov	w3, #0x18                  	// #24
     1a4:	str	x1, [sp, #1800]
     1a8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     1ac:	add	x1, x1, #0x0
     1b0:	str	w3, [sp, #1796]
     1b4:	mov	w3, #0x19                  	// #25
     1b8:	str	x1, [sp, #1784]
     1bc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     1c0:	add	x1, x1, #0x0
     1c4:	str	w3, [sp, #1780]
     1c8:	mov	w3, #0x1a                  	// #26
     1cc:	str	x1, [sp, #1768]
     1d0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     1d4:	add	x1, x1, #0x0
     1d8:	str	w3, [sp, #1764]
     1dc:	mov	w3, #0x1b                  	// #27
     1e0:	str	x1, [sp, #1752]
     1e4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     1e8:	add	x1, x1, #0x0
     1ec:	str	w3, [sp, #1748]
     1f0:	mov	w3, #0x1c                  	// #28
     1f4:	str	x1, [sp, #1736]
     1f8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     1fc:	add	x1, x1, #0x0
     200:	str	w3, [sp, #1732]
     204:	mov	w3, #0x1d                  	// #29
     208:	str	x1, [sp, #1720]
     20c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     210:	add	x1, x1, #0x0
     214:	str	w3, [sp, #1716]
     218:	mov	w3, #0x1e                  	// #30
     21c:	str	x1, [sp, #1704]
     220:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     224:	add	x1, x1, #0x0
     228:	str	w3, [sp, #1700]
     22c:	mov	w3, #0x1f                  	// #31
     230:	str	x1, [sp, #1688]
     234:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     238:	add	x1, x1, #0x0
     23c:	str	w3, [sp, #1684]
     240:	mov	w3, #0x20                  	// #32
     244:	str	x1, [sp, #1672]
     248:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     24c:	add	x1, x1, #0x0
     250:	str	w3, [sp, #1668]
     254:	mov	w3, #0x21                  	// #33
     258:	str	x1, [sp, #1656]
     25c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     260:	add	x1, x1, #0x0
     264:	str	w3, [sp, #1652]
     268:	mov	w3, #0x22                  	// #34
     26c:	str	x1, [sp, #1640]
     270:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     274:	add	x1, x1, #0x0
     278:	str	w3, [sp, #1636]
     27c:	mov	w3, #0x23                  	// #35
     280:	str	x1, [sp, #1624]
     284:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     288:	add	x1, x1, #0x0
     28c:	str	w3, [sp, #1620]
     290:	mov	w3, #0x24                  	// #36
     294:	str	x1, [sp, #1608]
     298:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     29c:	add	x1, x1, #0x0
     2a0:	str	w3, [sp, #1604]
     2a4:	mov	w3, #0x25                  	// #37
     2a8:	str	x1, [sp, #1592]
     2ac:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     2b0:	add	x1, x1, #0x0
     2b4:	str	w3, [sp, #1588]
     2b8:	mov	w3, #0x26                  	// #38
     2bc:	str	x1, [sp, #1576]
     2c0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     2c4:	add	x1, x1, #0x0
     2c8:	str	w3, [sp, #1572]
     2cc:	mov	w3, #0x27                  	// #39
     2d0:	str	x1, [sp, #1560]
     2d4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     2d8:	add	x1, x1, #0x0
     2dc:	str	w3, [sp, #1556]
     2e0:	mov	w3, #0x28                  	// #40
     2e4:	str	x1, [sp, #1544]
     2e8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     2ec:	add	x1, x1, #0x0
     2f0:	str	w3, [sp, #1540]
     2f4:	mov	w3, #0x29                  	// #41
     2f8:	str	x1, [sp, #1528]
     2fc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     300:	add	x1, x1, #0x0
     304:	str	w3, [sp, #1524]
     308:	mov	w3, #0x2a                  	// #42
     30c:	str	x1, [sp, #1512]
     310:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     314:	add	x1, x1, #0x0
     318:	str	w3, [sp, #1508]
     31c:	mov	w3, #0x2b                  	// #43
     320:	str	x1, [sp, #1496]
     324:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     328:	add	x1, x1, #0x0
     32c:	str	w3, [sp, #1492]
     330:	mov	w3, #0x2c                  	// #44
     334:	str	x1, [sp, #1480]
     338:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     33c:	add	x1, x1, #0x0
     340:	str	w3, [sp, #1476]
     344:	mov	w3, #0x2d                  	// #45
     348:	str	x1, [sp, #1464]
     34c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     350:	add	x1, x1, #0x0
     354:	str	w3, [sp, #1460]
     358:	mov	w3, #0x2e                  	// #46
     35c:	str	x1, [sp, #1448]
     360:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     364:	add	x1, x1, #0x0
     368:	str	w3, [sp, #1444]
     36c:	mov	w3, #0x2f                  	// #47
     370:	str	x1, [sp, #1432]
     374:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     378:	add	x1, x1, #0x0
     37c:	str	w3, [sp, #1428]
     380:	mov	w3, #0x30                  	// #48
     384:	str	x1, [sp, #1416]
     388:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     38c:	add	x1, x1, #0x0
     390:	str	w3, [sp, #1412]
     394:	mov	w3, #0x31                  	// #49
     398:	str	x1, [sp, #1400]
     39c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     3a0:	add	x1, x1, #0x0
     3a4:	str	w3, [sp, #1396]
     3a8:	mov	w3, #0x32                  	// #50
     3ac:	str	x1, [sp, #1384]
     3b0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     3b4:	add	x1, x1, #0x0
     3b8:	str	w3, [sp, #1380]
     3bc:	mov	w3, #0x33                  	// #51
     3c0:	str	x1, [sp, #1368]
     3c4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     3c8:	add	x1, x1, #0x0
     3cc:	str	w3, [sp, #1364]
     3d0:	mov	w3, #0x34                  	// #52
     3d4:	str	x1, [sp, #1352]
     3d8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     3dc:	add	x1, x1, #0x0
     3e0:	str	w3, [sp, #1348]
     3e4:	mov	w3, #0x35                  	// #53
     3e8:	str	x1, [sp, #1336]
     3ec:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     3f0:	add	x1, x1, #0x0
     3f4:	str	w3, [sp, #1332]
     3f8:	mov	w3, #0x36                  	// #54
     3fc:	str	x1, [sp, #1320]
     400:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     404:	add	x1, x1, #0x0
     408:	str	w3, [sp, #1316]
     40c:	mov	w3, #0x37                  	// #55
     410:	str	x1, [sp, #1304]
     414:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     418:	add	x1, x1, #0x0
     41c:	str	w3, [sp, #1300]
     420:	mov	w3, #0x38                  	// #56
     424:	str	x1, [sp, #1288]
     428:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     42c:	add	x1, x1, #0x0
     430:	str	w3, [sp, #1284]
     434:	mov	w3, #0x39                  	// #57
     438:	str	x1, [sp, #1272]
     43c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     440:	add	x1, x1, #0x0
     444:	str	w3, [sp, #1268]
     448:	mov	w3, #0x3a                  	// #58
     44c:	str	x1, [sp, #1256]
     450:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     454:	add	x1, x1, #0x0
     458:	str	w3, [sp, #1252]
     45c:	mov	w3, #0x3b                  	// #59
     460:	str	x1, [sp, #1240]
     464:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     468:	add	x1, x1, #0x0
     46c:	str	w3, [sp, #1236]
     470:	mov	w3, #0x3c                  	// #60
     474:	str	x1, [sp, #1224]
     478:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     47c:	add	x1, x1, #0x0
     480:	str	x8, [sp, #1216]
     484:	mov	w8, #0x3d                  	// #61
     488:	str	w8, [sp, #1212]
     48c:	sub	x8, x29, #0x30
     490:	str	x0, [sp, #1200]
     494:	sub	x0, x29, #0x50
     498:	str	x0, [sp, #1192]
     49c:	sub	x0, x29, #0x60
     4a0:	str	x0, [sp, #1184]
     4a4:	sub	x0, x29, #0x70
     4a8:	str	x0, [sp, #1176]
     4ac:	sub	x0, x29, #0x80
     4b0:	str	x0, [sp, #1168]
     4b4:	sub	x0, x29, #0x90
     4b8:	str	x0, [sp, #1160]
     4bc:	sub	x0, x29, #0xa0
     4c0:	str	x0, [sp, #1152]
     4c4:	sub	x0, x29, #0xb0
     4c8:	str	x0, [sp, #1144]
     4cc:	sub	x0, x29, #0xc0
     4d0:	str	x0, [sp, #1136]
     4d4:	sub	x0, x29, #0xd0
     4d8:	str	x0, [sp, #1128]
     4dc:	sub	x0, x29, #0xe0
     4e0:	str	x0, [sp, #1120]
     4e4:	sub	x0, x29, #0xf0
     4e8:	str	x0, [sp, #1112]
     4ec:	sub	x0, x29, #0x100
     4f0:	str	x0, [sp, #1104]
     4f4:	add	x0, sp, #0xad0
     4f8:	str	x0, [sp, #1096]
     4fc:	add	x0, sp, #0xac0
     500:	str	x0, [sp, #1088]
     504:	add	x0, sp, #0xab0
     508:	str	x0, [sp, #1080]
     50c:	add	x0, sp, #0xaa0
     510:	str	x0, [sp, #1072]
     514:	add	x0, sp, #0xa90
     518:	str	x0, [sp, #1064]
     51c:	add	x0, sp, #0xa80
     520:	str	x0, [sp, #1056]
     524:	add	x0, sp, #0xa70
     528:	str	x0, [sp, #1048]
     52c:	add	x0, sp, #0xa60
     530:	str	x0, [sp, #1040]
     534:	add	x0, sp, #0xa50
     538:	str	x0, [sp, #1032]
     53c:	add	x0, sp, #0xa40
     540:	str	x0, [sp, #1024]
     544:	add	x0, sp, #0xa30
     548:	str	x0, [sp, #1016]
     54c:	add	x0, sp, #0xa20
     550:	str	x0, [sp, #1008]
     554:	add	x0, sp, #0xa10
     558:	str	x0, [sp, #1000]
     55c:	add	x0, sp, #0xa00
     560:	str	x0, [sp, #992]
     564:	add	x0, sp, #0x9f0
     568:	str	x0, [sp, #984]
     56c:	add	x0, sp, #0x9e0
     570:	str	x0, [sp, #976]
     574:	add	x0, sp, #0x9d0
     578:	str	x0, [sp, #968]
     57c:	add	x0, sp, #0x9c0
     580:	str	x0, [sp, #960]
     584:	add	x0, sp, #0x9b0
     588:	str	x0, [sp, #952]
     58c:	add	x0, sp, #0x9a0
     590:	str	x0, [sp, #944]
     594:	add	x0, sp, #0x990
     598:	str	x0, [sp, #936]
     59c:	add	x0, sp, #0x980
     5a0:	str	x0, [sp, #928]
     5a4:	add	x0, sp, #0x970
     5a8:	str	x0, [sp, #920]
     5ac:	add	x0, sp, #0x960
     5b0:	str	x0, [sp, #912]
     5b4:	add	x0, sp, #0x950
     5b8:	str	x0, [sp, #904]
     5bc:	add	x0, sp, #0x940
     5c0:	str	x0, [sp, #896]
     5c4:	add	x0, sp, #0x930
     5c8:	str	x0, [sp, #888]
     5cc:	add	x0, sp, #0x920
     5d0:	str	x0, [sp, #880]
     5d4:	add	x0, sp, #0x910
     5d8:	str	x0, [sp, #872]
     5dc:	add	x0, sp, #0x900
     5e0:	str	x0, [sp, #864]
     5e4:	add	x0, sp, #0x8f0
     5e8:	str	x0, [sp, #856]
     5ec:	add	x0, sp, #0x8e0
     5f0:	str	x0, [sp, #848]
     5f4:	add	x0, sp, #0x8d0
     5f8:	str	x0, [sp, #840]
     5fc:	add	x0, sp, #0x8c0
     600:	str	x0, [sp, #832]
     604:	add	x0, sp, #0x8b0
     608:	str	x0, [sp, #824]
     60c:	add	x0, sp, #0x8a0
     610:	str	x0, [sp, #816]
     614:	add	x0, sp, #0x890
     618:	str	x0, [sp, #808]
     61c:	add	x0, sp, #0x880
     620:	str	x0, [sp, #800]
     624:	add	x0, sp, #0x870
     628:	str	x0, [sp, #792]
     62c:	add	x0, sp, #0x860
     630:	str	x0, [sp, #784]
     634:	add	x0, sp, #0x850
     638:	str	x0, [sp, #776]
     63c:	add	x0, sp, #0x840
     640:	str	x0, [sp, #768]
     644:	add	x0, sp, #0x830
     648:	str	x0, [sp, #760]
     64c:	add	x0, sp, #0x820
     650:	str	x0, [sp, #752]
     654:	add	x0, sp, #0x810
     658:	str	x0, [sp, #744]
     65c:	add	x0, sp, #0x800
     660:	str	x0, [sp, #736]
     664:	add	x0, sp, #0x7f0
     668:	str	x0, [sp, #728]
     66c:	add	x0, sp, #0x7e0
     670:	str	x0, [sp, #720]
     674:	add	x0, sp, #0x7d0
     678:	str	x0, [sp, #712]
     67c:	add	x0, sp, #0x7c0
     680:	str	x8, [sp, #704]
     684:	ldr	x8, [sp, #1200]
     688:	stur	x8, [x29, #-24]
     68c:	ldr	x8, [sp, #1976]
     690:	stur	x8, [x29, #-16]
     694:	ldur	q0, [x29, #-24]
     698:	stur	q0, [x29, #-64]
     69c:	ldur	x8, [x29, #-64]
     6a0:	str	x2, [sp, #696]
     6a4:	ldur	x2, [x29, #-56]
     6a8:	str	x0, [sp, #688]
     6ac:	ldr	x0, [sp, #704]
     6b0:	str	x1, [sp, #680]
     6b4:	mov	x1, x8
     6b8:	str	w9, [sp, #676]
     6bc:	str	x10, [sp, #664]
     6c0:	str	x11, [sp, #656]
     6c4:	str	w12, [sp, #652]
     6c8:	str	x13, [sp, #640]
     6cc:	str	w14, [sp, #636]
     6d0:	str	x15, [sp, #624]
     6d4:	str	w16, [sp, #620]
     6d8:	str	x17, [sp, #608]
     6dc:	str	w18, [sp, #604]
     6e0:	str	w4, [sp, #600]
     6e4:	str	x5, [sp, #592]
     6e8:	str	w6, [sp, #588]
     6ec:	str	x7, [sp, #576]
     6f0:	str	w19, [sp, #572]
     6f4:	str	x20, [sp, #560]
     6f8:	str	w21, [sp, #556]
     6fc:	str	x22, [sp, #544]
     700:	str	w23, [sp, #540]
     704:	str	x24, [sp, #528]
     708:	str	w25, [sp, #524]
     70c:	str	x26, [sp, #512]
     710:	str	w27, [sp, #508]
     714:	str	x28, [sp, #496]
     718:	str	w30, [sp, #492]
     71c:	str	w3, [sp, #488]
     720:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     724:	ldr	x0, [sp, #1192]
     728:	ldr	x1, [sp, #1216]
     72c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     730:	ldur	x1, [x29, #-80]
     734:	ldur	x2, [x29, #-72]
     738:	ldr	x0, [sp, #704]
     73c:	ldr	w3, [sp, #676]
     740:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     744:	ldr	x8, [sp, #1184]
     748:	str	x0, [sp, #480]
     74c:	mov	x0, x8
     750:	ldr	x1, [sp, #664]
     754:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     758:	ldur	x1, [x29, #-96]
     75c:	ldur	x2, [x29, #-88]
     760:	ldr	x0, [sp, #480]
     764:	ldr	w3, [sp, #1972]
     768:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     76c:	ldr	x8, [sp, #1176]
     770:	str	x0, [sp, #472]
     774:	mov	x0, x8
     778:	ldr	x1, [sp, #656]
     77c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     780:	ldur	x1, [x29, #-112]
     784:	ldur	x2, [x29, #-104]
     788:	ldr	x0, [sp, #472]
     78c:	ldr	w3, [sp, #652]
     790:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     794:	ldr	x8, [sp, #1168]
     798:	str	x0, [sp, #464]
     79c:	mov	x0, x8
     7a0:	ldr	x1, [sp, #640]
     7a4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     7a8:	ldur	x1, [x29, #-128]
     7ac:	ldur	x2, [x29, #-120]
     7b0:	ldr	x0, [sp, #464]
     7b4:	ldr	w3, [sp, #636]
     7b8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     7bc:	ldr	x8, [sp, #1160]
     7c0:	str	x0, [sp, #456]
     7c4:	mov	x0, x8
     7c8:	ldr	x1, [sp, #624]
     7cc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     7d0:	ldur	x1, [x29, #-144]
     7d4:	ldur	x2, [x29, #-136]
     7d8:	ldr	x0, [sp, #456]
     7dc:	ldr	w3, [sp, #620]
     7e0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     7e4:	ldr	x8, [sp, #1152]
     7e8:	str	x0, [sp, #448]
     7ec:	mov	x0, x8
     7f0:	ldr	x1, [sp, #608]
     7f4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     7f8:	ldur	x1, [x29, #-160]
     7fc:	ldur	x2, [x29, #-152]
     800:	ldr	x0, [sp, #448]
     804:	ldr	w3, [sp, #604]
     808:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     80c:	ldr	x8, [sp, #1144]
     810:	str	x0, [sp, #440]
     814:	mov	x0, x8
     818:	ldr	x1, [sp, #696]
     81c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     820:	ldur	x1, [x29, #-176]
     824:	ldur	x2, [x29, #-168]
     828:	ldr	x0, [sp, #440]
     82c:	ldr	w3, [sp, #600]
     830:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     834:	ldr	x8, [sp, #1136]
     838:	str	x0, [sp, #432]
     83c:	mov	x0, x8
     840:	ldr	x1, [sp, #592]
     844:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     848:	ldur	x1, [x29, #-192]
     84c:	ldur	x2, [x29, #-184]
     850:	ldr	x0, [sp, #432]
     854:	ldr	w3, [sp, #588]
     858:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     85c:	ldr	x8, [sp, #1128]
     860:	str	x0, [sp, #424]
     864:	mov	x0, x8
     868:	ldr	x1, [sp, #576]
     86c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     870:	ldur	x1, [x29, #-208]
     874:	ldur	x2, [x29, #-200]
     878:	ldr	x0, [sp, #424]
     87c:	ldr	w3, [sp, #572]
     880:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     884:	ldr	x8, [sp, #1120]
     888:	str	x0, [sp, #416]
     88c:	mov	x0, x8
     890:	ldr	x1, [sp, #560]
     894:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     898:	ldur	x1, [x29, #-224]
     89c:	ldur	x2, [x29, #-216]
     8a0:	ldr	x0, [sp, #416]
     8a4:	ldr	w3, [sp, #556]
     8a8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     8ac:	ldr	x8, [sp, #1112]
     8b0:	str	x0, [sp, #408]
     8b4:	mov	x0, x8
     8b8:	ldr	x1, [sp, #544]
     8bc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     8c0:	ldur	x1, [x29, #-240]
     8c4:	ldur	x2, [x29, #-232]
     8c8:	ldr	x0, [sp, #408]
     8cc:	ldr	w3, [sp, #540]
     8d0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     8d4:	ldr	x8, [sp, #1104]
     8d8:	str	x0, [sp, #400]
     8dc:	mov	x0, x8
     8e0:	ldr	x1, [sp, #528]
     8e4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     8e8:	ldur	x1, [x29, #-256]
     8ec:	ldur	x2, [x29, #-248]
     8f0:	ldr	x0, [sp, #400]
     8f4:	ldr	w3, [sp, #524]
     8f8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     8fc:	ldr	x8, [sp, #1096]
     900:	str	x0, [sp, #392]
     904:	mov	x0, x8
     908:	ldr	x1, [sp, #512]
     90c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     910:	ldr	x1, [sp, #2768]
     914:	ldr	x2, [sp, #2776]
     918:	ldr	x0, [sp, #392]
     91c:	ldr	w3, [sp, #508]
     920:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     924:	ldr	x8, [sp, #1088]
     928:	str	x0, [sp, #384]
     92c:	mov	x0, x8
     930:	ldr	x1, [sp, #496]
     934:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     938:	ldr	x1, [sp, #2752]
     93c:	ldr	x2, [sp, #2760]
     940:	ldr	x0, [sp, #384]
     944:	ldr	w3, [sp, #492]
     948:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     94c:	ldr	x8, [sp, #1080]
     950:	str	x0, [sp, #376]
     954:	mov	x0, x8
     958:	ldr	x1, [sp, #1960]
     95c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     960:	ldr	x1, [sp, #2736]
     964:	ldr	x2, [sp, #2744]
     968:	ldr	x0, [sp, #376]
     96c:	ldr	w3, [sp, #1956]
     970:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     974:	ldr	x8, [sp, #1072]
     978:	str	x0, [sp, #368]
     97c:	mov	x0, x8
     980:	ldr	x1, [sp, #1944]
     984:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     988:	ldr	x1, [sp, #2720]
     98c:	ldr	x2, [sp, #2728]
     990:	ldr	x0, [sp, #368]
     994:	ldr	w3, [sp, #1940]
     998:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     99c:	ldr	x8, [sp, #1064]
     9a0:	str	x0, [sp, #360]
     9a4:	mov	x0, x8
     9a8:	ldr	x1, [sp, #1928]
     9ac:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     9b0:	ldr	x1, [sp, #2704]
     9b4:	ldr	x2, [sp, #2712]
     9b8:	ldr	x0, [sp, #360]
     9bc:	ldr	w3, [sp, #1924]
     9c0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     9c4:	ldr	x8, [sp, #1056]
     9c8:	str	x0, [sp, #352]
     9cc:	mov	x0, x8
     9d0:	ldr	x1, [sp, #1912]
     9d4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     9d8:	ldr	x1, [sp, #2688]
     9dc:	ldr	x2, [sp, #2696]
     9e0:	ldr	x0, [sp, #352]
     9e4:	ldr	w3, [sp, #1908]
     9e8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     9ec:	ldr	x8, [sp, #1048]
     9f0:	str	x0, [sp, #344]
     9f4:	mov	x0, x8
     9f8:	ldr	x1, [sp, #1896]
     9fc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a00:	ldr	x1, [sp, #2672]
     a04:	ldr	x2, [sp, #2680]
     a08:	ldr	x0, [sp, #344]
     a0c:	ldr	w3, [sp, #1892]
     a10:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a14:	ldr	x8, [sp, #1040]
     a18:	str	x0, [sp, #336]
     a1c:	mov	x0, x8
     a20:	ldr	x1, [sp, #1880]
     a24:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a28:	ldr	x1, [sp, #2656]
     a2c:	ldr	x2, [sp, #2664]
     a30:	ldr	x0, [sp, #336]
     a34:	ldr	w3, [sp, #1876]
     a38:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a3c:	ldr	x8, [sp, #1032]
     a40:	str	x0, [sp, #328]
     a44:	mov	x0, x8
     a48:	ldr	x1, [sp, #1864]
     a4c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a50:	ldr	x1, [sp, #2640]
     a54:	ldr	x2, [sp, #2648]
     a58:	ldr	x0, [sp, #328]
     a5c:	ldr	w3, [sp, #1860]
     a60:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a64:	ldr	x8, [sp, #1024]
     a68:	str	x0, [sp, #320]
     a6c:	mov	x0, x8
     a70:	ldr	x1, [sp, #1848]
     a74:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a78:	ldr	x1, [sp, #2624]
     a7c:	ldr	x2, [sp, #2632]
     a80:	ldr	x0, [sp, #320]
     a84:	ldr	w3, [sp, #1844]
     a88:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     a8c:	ldr	x8, [sp, #1016]
     a90:	str	x0, [sp, #312]
     a94:	mov	x0, x8
     a98:	ldr	x1, [sp, #1832]
     a9c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     aa0:	ldr	x1, [sp, #2608]
     aa4:	ldr	x2, [sp, #2616]
     aa8:	ldr	x0, [sp, #312]
     aac:	ldr	w3, [sp, #1828]
     ab0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ab4:	ldr	x8, [sp, #1008]
     ab8:	str	x0, [sp, #304]
     abc:	mov	x0, x8
     ac0:	ldr	x1, [sp, #1816]
     ac4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ac8:	ldr	x1, [sp, #2592]
     acc:	ldr	x2, [sp, #2600]
     ad0:	ldr	x0, [sp, #304]
     ad4:	ldr	w3, [sp, #1812]
     ad8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     adc:	ldr	x8, [sp, #1000]
     ae0:	str	x0, [sp, #296]
     ae4:	mov	x0, x8
     ae8:	ldr	x1, [sp, #1800]
     aec:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     af0:	ldr	x1, [sp, #2576]
     af4:	ldr	x2, [sp, #2584]
     af8:	ldr	x0, [sp, #296]
     afc:	ldr	w3, [sp, #1796]
     b00:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b04:	ldr	x8, [sp, #992]
     b08:	str	x0, [sp, #288]
     b0c:	mov	x0, x8
     b10:	ldr	x1, [sp, #1784]
     b14:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b18:	ldr	x1, [sp, #2560]
     b1c:	ldr	x2, [sp, #2568]
     b20:	ldr	x0, [sp, #288]
     b24:	ldr	w3, [sp, #1780]
     b28:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b2c:	ldr	x8, [sp, #984]
     b30:	str	x0, [sp, #280]
     b34:	mov	x0, x8
     b38:	ldr	x1, [sp, #1768]
     b3c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b40:	ldr	x1, [sp, #2544]
     b44:	ldr	x2, [sp, #2552]
     b48:	ldr	x0, [sp, #280]
     b4c:	ldr	w3, [sp, #1764]
     b50:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b54:	ldr	x8, [sp, #976]
     b58:	str	x0, [sp, #272]
     b5c:	mov	x0, x8
     b60:	ldr	x1, [sp, #1752]
     b64:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b68:	ldr	x1, [sp, #2528]
     b6c:	ldr	x2, [sp, #2536]
     b70:	ldr	x0, [sp, #272]
     b74:	ldr	w3, [sp, #1748]
     b78:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b7c:	ldr	x8, [sp, #968]
     b80:	str	x0, [sp, #264]
     b84:	mov	x0, x8
     b88:	ldr	x1, [sp, #1736]
     b8c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     b90:	ldr	x1, [sp, #2512]
     b94:	ldr	x2, [sp, #2520]
     b98:	ldr	x0, [sp, #264]
     b9c:	ldr	w3, [sp, #1732]
     ba0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ba4:	ldr	x8, [sp, #960]
     ba8:	str	x0, [sp, #256]
     bac:	mov	x0, x8
     bb0:	ldr	x1, [sp, #1720]
     bb4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     bb8:	ldr	x1, [sp, #2496]
     bbc:	ldr	x2, [sp, #2504]
     bc0:	ldr	x0, [sp, #256]
     bc4:	ldr	w3, [sp, #1716]
     bc8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     bcc:	ldr	x8, [sp, #952]
     bd0:	str	x0, [sp, #248]
     bd4:	mov	x0, x8
     bd8:	ldr	x1, [sp, #1704]
     bdc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     be0:	ldr	x1, [sp, #2480]
     be4:	ldr	x2, [sp, #2488]
     be8:	ldr	x0, [sp, #248]
     bec:	ldr	w3, [sp, #1700]
     bf0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     bf4:	ldr	x8, [sp, #944]
     bf8:	str	x0, [sp, #240]
     bfc:	mov	x0, x8
     c00:	ldr	x1, [sp, #1688]
     c04:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c08:	ldr	x1, [sp, #2464]
     c0c:	ldr	x2, [sp, #2472]
     c10:	ldr	x0, [sp, #240]
     c14:	ldr	w3, [sp, #1684]
     c18:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c1c:	ldr	x8, [sp, #936]
     c20:	str	x0, [sp, #232]
     c24:	mov	x0, x8
     c28:	ldr	x1, [sp, #1672]
     c2c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c30:	ldr	x1, [sp, #2448]
     c34:	ldr	x2, [sp, #2456]
     c38:	ldr	x0, [sp, #232]
     c3c:	ldr	w3, [sp, #1668]
     c40:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c44:	ldr	x8, [sp, #928]
     c48:	str	x0, [sp, #224]
     c4c:	mov	x0, x8
     c50:	ldr	x1, [sp, #1656]
     c54:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c58:	ldr	x1, [sp, #2432]
     c5c:	ldr	x2, [sp, #2440]
     c60:	ldr	x0, [sp, #224]
     c64:	ldr	w3, [sp, #1652]
     c68:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c6c:	ldr	x8, [sp, #920]
     c70:	str	x0, [sp, #216]
     c74:	mov	x0, x8
     c78:	ldr	x1, [sp, #1640]
     c7c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c80:	ldr	x1, [sp, #2416]
     c84:	ldr	x2, [sp, #2424]
     c88:	ldr	x0, [sp, #216]
     c8c:	ldr	w3, [sp, #1636]
     c90:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     c94:	ldr	x8, [sp, #912]
     c98:	str	x0, [sp, #208]
     c9c:	mov	x0, x8
     ca0:	ldr	x1, [sp, #1624]
     ca4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ca8:	ldr	x1, [sp, #2400]
     cac:	ldr	x2, [sp, #2408]
     cb0:	ldr	x0, [sp, #208]
     cb4:	ldr	w3, [sp, #1620]
     cb8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     cbc:	ldr	x8, [sp, #904]
     cc0:	str	x0, [sp, #200]
     cc4:	mov	x0, x8
     cc8:	ldr	x1, [sp, #1608]
     ccc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     cd0:	ldr	x1, [sp, #2384]
     cd4:	ldr	x2, [sp, #2392]
     cd8:	ldr	x0, [sp, #200]
     cdc:	ldr	w3, [sp, #1604]
     ce0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ce4:	ldr	x8, [sp, #896]
     ce8:	str	x0, [sp, #192]
     cec:	mov	x0, x8
     cf0:	ldr	x1, [sp, #1592]
     cf4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     cf8:	ldr	x1, [sp, #2368]
     cfc:	ldr	x2, [sp, #2376]
     d00:	ldr	x0, [sp, #192]
     d04:	ldr	w3, [sp, #1588]
     d08:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d0c:	ldr	x8, [sp, #888]
     d10:	str	x0, [sp, #184]
     d14:	mov	x0, x8
     d18:	ldr	x1, [sp, #1576]
     d1c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d20:	ldr	x1, [sp, #2352]
     d24:	ldr	x2, [sp, #2360]
     d28:	ldr	x0, [sp, #184]
     d2c:	ldr	w3, [sp, #1572]
     d30:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d34:	ldr	x8, [sp, #880]
     d38:	str	x0, [sp, #176]
     d3c:	mov	x0, x8
     d40:	ldr	x1, [sp, #1560]
     d44:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d48:	ldr	x1, [sp, #2336]
     d4c:	ldr	x2, [sp, #2344]
     d50:	ldr	x0, [sp, #176]
     d54:	ldr	w3, [sp, #1556]
     d58:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d5c:	ldr	x8, [sp, #872]
     d60:	str	x0, [sp, #168]
     d64:	mov	x0, x8
     d68:	ldr	x1, [sp, #1544]
     d6c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d70:	ldr	x1, [sp, #2320]
     d74:	ldr	x2, [sp, #2328]
     d78:	ldr	x0, [sp, #168]
     d7c:	ldr	w3, [sp, #1540]
     d80:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d84:	ldr	x8, [sp, #864]
     d88:	str	x0, [sp, #160]
     d8c:	mov	x0, x8
     d90:	ldr	x1, [sp, #1528]
     d94:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     d98:	ldr	x1, [sp, #2304]
     d9c:	ldr	x2, [sp, #2312]
     da0:	ldr	x0, [sp, #160]
     da4:	ldr	w3, [sp, #1524]
     da8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     dac:	ldr	x8, [sp, #856]
     db0:	str	x0, [sp, #152]
     db4:	mov	x0, x8
     db8:	ldr	x1, [sp, #1512]
     dbc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     dc0:	ldr	x1, [sp, #2288]
     dc4:	ldr	x2, [sp, #2296]
     dc8:	ldr	x0, [sp, #152]
     dcc:	ldr	w3, [sp, #1508]
     dd0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     dd4:	ldr	x8, [sp, #848]
     dd8:	str	x0, [sp, #144]
     ddc:	mov	x0, x8
     de0:	ldr	x1, [sp, #1496]
     de4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     de8:	ldr	x1, [sp, #2272]
     dec:	ldr	x2, [sp, #2280]
     df0:	ldr	x0, [sp, #144]
     df4:	ldr	w3, [sp, #1492]
     df8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     dfc:	ldr	x8, [sp, #840]
     e00:	str	x0, [sp, #136]
     e04:	mov	x0, x8
     e08:	ldr	x1, [sp, #1480]
     e0c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e10:	ldr	x1, [sp, #2256]
     e14:	ldr	x2, [sp, #2264]
     e18:	ldr	x0, [sp, #136]
     e1c:	ldr	w3, [sp, #1476]
     e20:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e24:	ldr	x8, [sp, #832]
     e28:	str	x0, [sp, #128]
     e2c:	mov	x0, x8
     e30:	ldr	x1, [sp, #1464]
     e34:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e38:	ldr	x1, [sp, #2240]
     e3c:	ldr	x2, [sp, #2248]
     e40:	ldr	x0, [sp, #128]
     e44:	ldr	w3, [sp, #1460]
     e48:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e4c:	ldr	x8, [sp, #824]
     e50:	str	x0, [sp, #120]
     e54:	mov	x0, x8
     e58:	ldr	x1, [sp, #1448]
     e5c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e60:	ldr	x1, [sp, #2224]
     e64:	ldr	x2, [sp, #2232]
     e68:	ldr	x0, [sp, #120]
     e6c:	ldr	w3, [sp, #1444]
     e70:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e74:	ldr	x8, [sp, #816]
     e78:	str	x0, [sp, #112]
     e7c:	mov	x0, x8
     e80:	ldr	x1, [sp, #1432]
     e84:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e88:	ldr	x1, [sp, #2208]
     e8c:	ldr	x2, [sp, #2216]
     e90:	ldr	x0, [sp, #112]
     e94:	ldr	w3, [sp, #1428]
     e98:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     e9c:	ldr	x8, [sp, #808]
     ea0:	str	x0, [sp, #104]
     ea4:	mov	x0, x8
     ea8:	ldr	x1, [sp, #1416]
     eac:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     eb0:	ldr	x1, [sp, #2192]
     eb4:	ldr	x2, [sp, #2200]
     eb8:	ldr	x0, [sp, #104]
     ebc:	ldr	w3, [sp, #1412]
     ec0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ec4:	ldr	x8, [sp, #800]
     ec8:	str	x0, [sp, #96]
     ecc:	mov	x0, x8
     ed0:	ldr	x1, [sp, #1400]
     ed4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ed8:	ldr	x1, [sp, #2176]
     edc:	ldr	x2, [sp, #2184]
     ee0:	ldr	x0, [sp, #96]
     ee4:	ldr	w3, [sp, #1396]
     ee8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     eec:	ldr	x8, [sp, #792]
     ef0:	str	x0, [sp, #88]
     ef4:	mov	x0, x8
     ef8:	ldr	x1, [sp, #1384]
     efc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f00:	ldr	x1, [sp, #2160]
     f04:	ldr	x2, [sp, #2168]
     f08:	ldr	x0, [sp, #88]
     f0c:	ldr	w3, [sp, #1380]
     f10:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f14:	ldr	x8, [sp, #784]
     f18:	str	x0, [sp, #80]
     f1c:	mov	x0, x8
     f20:	ldr	x1, [sp, #1368]
     f24:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f28:	ldr	x1, [sp, #2144]
     f2c:	ldr	x2, [sp, #2152]
     f30:	ldr	x0, [sp, #80]
     f34:	ldr	w3, [sp, #1364]
     f38:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f3c:	ldr	x8, [sp, #776]
     f40:	str	x0, [sp, #72]
     f44:	mov	x0, x8
     f48:	ldr	x1, [sp, #1352]
     f4c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f50:	ldr	x1, [sp, #2128]
     f54:	ldr	x2, [sp, #2136]
     f58:	ldr	x0, [sp, #72]
     f5c:	ldr	w3, [sp, #1348]
     f60:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f64:	ldr	x8, [sp, #768]
     f68:	str	x0, [sp, #64]
     f6c:	mov	x0, x8
     f70:	ldr	x1, [sp, #1336]
     f74:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f78:	ldr	x1, [sp, #2112]
     f7c:	ldr	x2, [sp, #2120]
     f80:	ldr	x0, [sp, #64]
     f84:	ldr	w3, [sp, #1332]
     f88:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     f8c:	ldr	x8, [sp, #760]
     f90:	str	x0, [sp, #56]
     f94:	mov	x0, x8
     f98:	ldr	x1, [sp, #1320]
     f9c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     fa0:	ldr	x1, [sp, #2096]
     fa4:	ldr	x2, [sp, #2104]
     fa8:	ldr	x0, [sp, #56]
     fac:	ldr	w3, [sp, #1316]
     fb0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     fb4:	ldr	x8, [sp, #752]
     fb8:	str	x0, [sp, #48]
     fbc:	mov	x0, x8
     fc0:	ldr	x1, [sp, #1304]
     fc4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     fc8:	ldr	x1, [sp, #2080]
     fcc:	ldr	x2, [sp, #2088]
     fd0:	ldr	x0, [sp, #48]
     fd4:	ldr	w3, [sp, #1300]
     fd8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     fdc:	ldr	x8, [sp, #744]
     fe0:	str	x0, [sp, #40]
     fe4:	mov	x0, x8
     fe8:	ldr	x1, [sp, #1288]
     fec:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
     ff0:	ldr	x1, [sp, #2064]
     ff4:	ldr	x2, [sp, #2072]
     ff8:	ldr	x0, [sp, #40]
     ffc:	ldr	w3, [sp, #1284]
    1000:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1004:	ldr	x8, [sp, #736]
    1008:	str	x0, [sp, #32]
    100c:	mov	x0, x8
    1010:	ldr	x1, [sp, #1272]
    1014:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1018:	ldr	x1, [sp, #2048]
    101c:	ldr	x2, [sp, #2056]
    1020:	ldr	x0, [sp, #32]
    1024:	ldr	w3, [sp, #1268]
    1028:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    102c:	ldr	x8, [sp, #728]
    1030:	str	x0, [sp, #24]
    1034:	mov	x0, x8
    1038:	ldr	x1, [sp, #1256]
    103c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1040:	ldr	x1, [sp, #2032]
    1044:	ldr	x2, [sp, #2040]
    1048:	ldr	x0, [sp, #24]
    104c:	ldr	w3, [sp, #1252]
    1050:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1054:	ldr	x8, [sp, #720]
    1058:	str	x0, [sp, #16]
    105c:	mov	x0, x8
    1060:	ldr	x1, [sp, #1240]
    1064:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1068:	ldr	x1, [sp, #2016]
    106c:	ldr	x2, [sp, #2024]
    1070:	ldr	x0, [sp, #16]
    1074:	ldr	w3, [sp, #1236]
    1078:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    107c:	ldr	x8, [sp, #712]
    1080:	str	x0, [sp, #8]
    1084:	mov	x0, x8
    1088:	ldr	x1, [sp, #1224]
    108c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1090:	ldr	x1, [sp, #2000]
    1094:	ldr	x2, [sp, #2008]
    1098:	ldr	x0, [sp, #8]
    109c:	ldr	w3, [sp, #488]
    10a0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    10a4:	ldr	x8, [sp, #688]
    10a8:	str	x0, [sp]
    10ac:	mov	x0, x8
    10b0:	ldr	x1, [sp, #680]
    10b4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    10b8:	ldr	x1, [sp, #1984]
    10bc:	ldr	x2, [sp, #1992]
    10c0:	ldr	x0, [sp]
    10c4:	ldr	w3, [sp, #1212]
    10c8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    10cc:	ldr	w1, [sp, #1212]
    10d0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    10d4:	add	sp, sp, #0xbe0
    10d8:	ldp	x20, x19, [sp, #80]
    10dc:	ldp	x22, x21, [sp, #64]
    10e0:	ldp	x24, x23, [sp, #48]
    10e4:	ldp	x26, x25, [sp, #32]
    10e8:	ldp	x28, x27, [sp, #16]
    10ec:	ldp	x29, x30, [sp], #96
    10f0:	ret

00000000000010f4 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE>:
    10f4:	sub	sp, sp, #0x30
    10f8:	stp	x29, x30, [sp, #32]
    10fc:	add	x29, sp, #0x20
    1100:	str	w0, [sp, #12]
    1104:	ldr	w8, [sp, #12]
    1108:	subs	w8, w8, #0x0
    110c:	mov	w9, w8
    1110:	ubfx	x9, x9, #0, #32
    1114:	cmp	x9, #0x3d
    1118:	str	x9, [sp]
    111c:	b.hi	1610 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x51c>  // b.pmore
    1120:	adrp	x8, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1124:	add	x8, x8, #0x0
    1128:	ldr	x11, [sp]
    112c:	ldrsw	x10, [x8, x11, lsl #2]
    1130:	add	x9, x8, x10
    1134:	br	x9
    1138:	add	x0, sp, #0x10
    113c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1140:	add	x1, x1, #0x0
    1144:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1148:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    114c:	add	x0, sp, #0x10
    1150:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1154:	add	x1, x1, #0x0
    1158:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    115c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1160:	add	x0, sp, #0x10
    1164:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1168:	add	x1, x1, #0x0
    116c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1170:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1174:	add	x0, sp, #0x10
    1178:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    117c:	add	x1, x1, #0x0
    1180:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1184:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1188:	add	x0, sp, #0x10
    118c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1190:	add	x1, x1, #0x0
    1194:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1198:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    119c:	add	x0, sp, #0x10
    11a0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11a4:	add	x1, x1, #0x0
    11a8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11ac:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    11b0:	add	x0, sp, #0x10
    11b4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11b8:	add	x1, x1, #0x0
    11bc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11c0:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    11c4:	add	x0, sp, #0x10
    11c8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11cc:	add	x1, x1, #0x0
    11d0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11d4:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    11d8:	add	x0, sp, #0x10
    11dc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11e0:	add	x1, x1, #0x0
    11e4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11e8:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    11ec:	add	x0, sp, #0x10
    11f0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11f4:	add	x1, x1, #0x0
    11f8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    11fc:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1200:	add	x0, sp, #0x10
    1204:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1208:	add	x1, x1, #0x0
    120c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1210:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1214:	add	x0, sp, #0x10
    1218:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    121c:	add	x1, x1, #0x0
    1220:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1224:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1228:	add	x0, sp, #0x10
    122c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1230:	add	x1, x1, #0x0
    1234:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1238:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    123c:	add	x0, sp, #0x10
    1240:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1244:	add	x1, x1, #0x0
    1248:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    124c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1250:	add	x0, sp, #0x10
    1254:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1258:	add	x1, x1, #0x0
    125c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1260:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1264:	add	x0, sp, #0x10
    1268:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    126c:	add	x1, x1, #0x0
    1270:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1274:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1278:	add	x0, sp, #0x10
    127c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1280:	add	x1, x1, #0x0
    1284:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1288:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    128c:	add	x0, sp, #0x10
    1290:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1294:	add	x1, x1, #0x0
    1298:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    129c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    12a0:	add	x0, sp, #0x10
    12a4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12a8:	add	x1, x1, #0x0
    12ac:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12b0:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    12b4:	add	x0, sp, #0x10
    12b8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12bc:	add	x1, x1, #0x0
    12c0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12c4:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    12c8:	add	x0, sp, #0x10
    12cc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12d0:	add	x1, x1, #0x0
    12d4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12d8:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    12dc:	add	x0, sp, #0x10
    12e0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12e4:	add	x1, x1, #0x0
    12e8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12ec:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    12f0:	add	x0, sp, #0x10
    12f4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    12f8:	add	x1, x1, #0x0
    12fc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1300:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1304:	add	x0, sp, #0x10
    1308:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    130c:	add	x1, x1, #0x0
    1310:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1314:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1318:	add	x0, sp, #0x10
    131c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1320:	add	x1, x1, #0x0
    1324:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1328:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    132c:	add	x0, sp, #0x10
    1330:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1334:	add	x1, x1, #0x0
    1338:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    133c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1340:	add	x0, sp, #0x10
    1344:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1348:	add	x1, x1, #0x0
    134c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1350:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1354:	add	x0, sp, #0x10
    1358:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    135c:	add	x1, x1, #0x0
    1360:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1364:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1368:	add	x0, sp, #0x10
    136c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1370:	add	x1, x1, #0x0
    1374:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1378:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    137c:	add	x0, sp, #0x10
    1380:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1384:	add	x1, x1, #0x0
    1388:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    138c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1390:	add	x0, sp, #0x10
    1394:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1398:	add	x1, x1, #0x0
    139c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13a0:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    13a4:	add	x0, sp, #0x10
    13a8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13ac:	add	x1, x1, #0x0
    13b0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13b4:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    13b8:	add	x0, sp, #0x10
    13bc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13c0:	add	x1, x1, #0x0
    13c4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13c8:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    13cc:	add	x0, sp, #0x10
    13d0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13d4:	add	x1, x1, #0x0
    13d8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13dc:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    13e0:	add	x0, sp, #0x10
    13e4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13e8:	add	x1, x1, #0x0
    13ec:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13f0:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    13f4:	add	x0, sp, #0x10
    13f8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    13fc:	add	x1, x1, #0x0
    1400:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1404:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1408:	add	x0, sp, #0x10
    140c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1410:	add	x1, x1, #0x0
    1414:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1418:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    141c:	add	x0, sp, #0x10
    1420:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1424:	add	x1, x1, #0x0
    1428:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    142c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1430:	add	x0, sp, #0x10
    1434:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1438:	add	x1, x1, #0x0
    143c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1440:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1444:	add	x0, sp, #0x10
    1448:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    144c:	add	x1, x1, #0x0
    1450:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1454:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1458:	add	x0, sp, #0x10
    145c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1460:	add	x1, x1, #0x0
    1464:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1468:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    146c:	add	x0, sp, #0x10
    1470:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1474:	add	x1, x1, #0x0
    1478:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    147c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1480:	add	x0, sp, #0x10
    1484:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1488:	add	x1, x1, #0x0
    148c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1490:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1494:	add	x0, sp, #0x10
    1498:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    149c:	add	x1, x1, #0x0
    14a0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14a4:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    14a8:	add	x0, sp, #0x10
    14ac:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14b0:	add	x1, x1, #0x0
    14b4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14b8:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    14bc:	add	x0, sp, #0x10
    14c0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14c4:	add	x1, x1, #0x0
    14c8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14cc:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    14d0:	add	x0, sp, #0x10
    14d4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14d8:	add	x1, x1, #0x0
    14dc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14e0:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    14e4:	add	x0, sp, #0x10
    14e8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14ec:	add	x1, x1, #0x0
    14f0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    14f4:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    14f8:	add	x0, sp, #0x10
    14fc:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1500:	add	x1, x1, #0x0
    1504:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1508:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    150c:	add	x0, sp, #0x10
    1510:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1514:	add	x1, x1, #0x0
    1518:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    151c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1520:	add	x0, sp, #0x10
    1524:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1528:	add	x1, x1, #0x0
    152c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1530:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1534:	add	x0, sp, #0x10
    1538:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    153c:	add	x1, x1, #0x0
    1540:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1544:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1548:	add	x0, sp, #0x10
    154c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1550:	add	x1, x1, #0x0
    1554:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1558:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    155c:	add	x0, sp, #0x10
    1560:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1564:	add	x1, x1, #0x0
    1568:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    156c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1570:	add	x0, sp, #0x10
    1574:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1578:	add	x1, x1, #0x0
    157c:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1580:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1584:	add	x0, sp, #0x10
    1588:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    158c:	add	x1, x1, #0x0
    1590:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1594:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1598:	add	x0, sp, #0x10
    159c:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15a0:	add	x1, x1, #0x0
    15a4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15a8:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    15ac:	add	x0, sp, #0x10
    15b0:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15b4:	add	x1, x1, #0x0
    15b8:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15bc:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    15c0:	add	x0, sp, #0x10
    15c4:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15c8:	add	x1, x1, #0x0
    15cc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15d0:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    15d4:	add	x0, sp, #0x10
    15d8:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15dc:	add	x1, x1, #0x0
    15e0:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15e4:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    15e8:	add	x0, sp, #0x10
    15ec:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15f0:	add	x1, x1, #0x0
    15f4:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    15f8:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    15fc:	add	x0, sp, #0x10
    1600:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1604:	add	x1, x1, #0x0
    1608:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    160c:	b	1628 <_ZN4llvm3omp22getOpenMPDirectiveNameENS0_9DirectiveE+0x534>
    1610:	adrp	x0, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1614:	add	x0, x0, #0x0
    1618:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    161c:	add	x1, x1, #0x0
    1620:	mov	w2, #0x24                  	// #36
    1624:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1628:	ldr	x0, [sp, #16]
    162c:	ldr	x1, [sp, #24]
    1630:	ldp	x29, x30, [sp, #32]
    1634:	add	sp, sp, #0x30
    1638:	ret

000000000000163c <_ZN4llvm3omp5types15initializeTypesERNS_6ModuleE>:
    163c:	sub	sp, sp, #0x100
    1640:	stp	x29, x30, [sp, #240]
    1644:	add	x29, sp, #0xf0
    1648:	adrp	x8, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    164c:	ldr	x8, [x8]
    1650:	adrp	x9, 10 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x10>
    1654:	ldr	x9, [x9]
    1658:	adrp	x10, 20 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x20>
    165c:	ldr	x10, [x10]
    1660:	stur	x0, [x29, #-8]
    1664:	ldr	x11, [x8]
    1668:	str	x8, [sp, #56]
    166c:	str	x9, [sp, #48]
    1670:	str	x10, [sp, #40]
    1674:	cbz	x11, 167c <_ZN4llvm3omp5types15initializeTypesERNS_6ModuleE+0x40>
    1678:	b	1854 <_ZN4llvm3omp5types15initializeTypesERNS_6ModuleE+0x218>
    167c:	ldur	x0, [x29, #-8]
    1680:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1684:	stur	x0, [x29, #-16]
    1688:	ldur	x0, [x29, #-16]
    168c:	bl	0 <_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE>
    1690:	ldr	x8, [sp, #56]
    1694:	str	x0, [x8]
    1698:	ldur	x0, [x29, #-16]
    169c:	bl	0 <_ZN4llvm4Type9getInt8TyERNS_11LLVMContextE>
    16a0:	adrp	x8, 8 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x8>
    16a4:	ldr	x8, [x8]
    16a8:	str	x0, [x8]
    16ac:	ldur	x0, [x29, #-16]
    16b0:	bl	0 <_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE>
    16b4:	ldr	x8, [sp, #48]
    16b8:	str	x0, [x8]
    16bc:	ldur	x0, [x29, #-16]
    16c0:	mov	w9, wzr
    16c4:	mov	w1, w9
    16c8:	str	w9, [sp, #36]
    16cc:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
    16d0:	adrp	x8, 18 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x18>
    16d4:	ldr	x8, [x8]
    16d8:	str	x0, [x8]
    16dc:	ldur	x0, [x29, #-16]
    16e0:	ldr	w1, [sp, #36]
    16e4:	bl	0 <_ZN4llvm4Type13getInt32PtrTyERNS_11LLVMContextEj>
    16e8:	ldr	x8, [sp, #40]
    16ec:	str	x0, [x8]
    16f0:	ldur	x0, [x29, #-8]
    16f4:	sub	x10, x29, #0x28
    16f8:	str	x0, [sp, #24]
    16fc:	mov	x0, x10
    1700:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1704:	add	x1, x1, #0x0
    1708:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    170c:	ldur	x1, [x29, #-40]
    1710:	ldur	x2, [x29, #-32]
    1714:	ldr	x0, [sp, #24]
    1718:	bl	0 <_ZNK4llvm6Module13getTypeByNameENS_9StringRefE>
    171c:	stur	x0, [x29, #-24]
    1720:	ldur	x8, [x29, #-24]
    1724:	cbnz	x8, 17b8 <_ZN4llvm3omp5types15initializeTypesERNS_6ModuleE+0x17c>
    1728:	ldur	x0, [x29, #-16]
    172c:	ldr	x8, [sp, #48]
    1730:	ldr	x9, [x8]
    1734:	sub	x10, x29, #0x70
    1738:	stur	x9, [x29, #-112]
    173c:	ldr	x9, [x8]
    1740:	str	x9, [x10, #8]
    1744:	ldr	x9, [x8]
    1748:	str	x9, [x10, #16]
    174c:	ldr	x9, [x8]
    1750:	str	x9, [x10, #24]
    1754:	adrp	x9, 18 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x18>
    1758:	ldr	x9, [x9]
    175c:	ldr	x9, [x9]
    1760:	str	x9, [x10, #32]
    1764:	sub	x1, x29, #0x48
    1768:	stur	x10, [x29, #-72]
    176c:	mov	x9, #0x5                   	// #5
    1770:	stur	x9, [x29, #-64]
    1774:	sub	x9, x29, #0x38
    1778:	str	x0, [sp, #16]
    177c:	mov	x0, x9
    1780:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1784:	add	x0, sp, #0x70
    1788:	adrp	x1, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    178c:	add	x1, x1, #0x0
    1790:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1794:	ldur	x1, [x29, #-56]
    1798:	ldur	x2, [x29, #-48]
    179c:	ldr	x3, [sp, #112]
    17a0:	ldr	x4, [sp, #120]
    17a4:	ldr	x0, [sp, #16]
    17a8:	mov	w11, wzr
    17ac:	and	w5, w11, #0x1
    17b0:	bl	0 <_ZN4llvm10StructType6createERNS_11LLVMContextENS_8ArrayRefIPNS_4TypeEEENS_9StringRefEb>
    17b4:	stur	x0, [x29, #-24]
    17b8:	ldur	x8, [x29, #-24]
    17bc:	adrp	x9, 28 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x28>
    17c0:	ldr	x9, [x9]
    17c4:	str	x8, [x9]
    17c8:	ldur	x0, [x29, #-24]
    17cc:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    17d0:	adrp	x8, 30 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x30>
    17d4:	ldr	x8, [x8]
    17d8:	str	x0, [x8]
    17dc:	ldr	x8, [sp, #56]
    17e0:	ldr	x0, [x8]
    17e4:	ldr	x9, [sp, #40]
    17e8:	ldr	x10, [x9]
    17ec:	add	x11, sp, #0x40
    17f0:	str	x10, [sp, #64]
    17f4:	ldr	x10, [x9]
    17f8:	str	x10, [x11, #8]
    17fc:	add	x1, sp, #0x50
    1800:	str	x11, [sp, #80]
    1804:	mov	x10, #0x2                   	// #2
    1808:	str	x10, [sp, #88]
    180c:	add	x10, sp, #0x60
    1810:	str	x0, [sp, #8]
    1814:	mov	x0, x10
    1818:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    181c:	ldr	x1, [sp, #96]
    1820:	ldr	x2, [sp, #104]
    1824:	ldr	x0, [sp, #8]
    1828:	mov	w12, #0x1                   	// #1
    182c:	and	w3, w12, #0x1
    1830:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
    1834:	adrp	x8, 38 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x38>
    1838:	ldr	x8, [x8]
    183c:	str	x0, [x8]
    1840:	ldr	x0, [x8]
    1844:	bl	0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1848:	adrp	x8, 40 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x40>
    184c:	ldr	x8, [x8]
    1850:	str	x0, [x8]
    1854:	ldp	x29, x30, [sp, #240]
    1858:	add	sp, sp, #0x100
    185c:	ret

0000000000001860 <_ZN4llvm3omp5types17uninitializeTypesEv>:
    1860:	mov	x8, xzr
    1864:	adrp	x9, 0 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE>
    1868:	ldr	x9, [x9]
    186c:	adrp	x10, 8 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x8>
    1870:	ldr	x10, [x10]
    1874:	adrp	x11, 10 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x10>
    1878:	ldr	x11, [x11]
    187c:	adrp	x12, 18 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x18>
    1880:	ldr	x12, [x12]
    1884:	adrp	x13, 20 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x20>
    1888:	ldr	x13, [x13]
    188c:	adrp	x14, 28 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x28>
    1890:	ldr	x14, [x14]
    1894:	adrp	x15, 30 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x30>
    1898:	ldr	x15, [x15]
    189c:	adrp	x16, 38 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x38>
    18a0:	ldr	x16, [x16]
    18a4:	adrp	x17, 40 <_ZN4llvm3omp22getOpenMPDirectiveKindENS_9StringRefE+0x40>
    18a8:	ldr	x17, [x17]
    18ac:	str	x8, [x9]
    18b0:	str	x8, [x10]
    18b4:	str	x8, [x11]
    18b8:	str	x8, [x12]
    18bc:	str	x8, [x13]
    18c0:	str	x8, [x14]
    18c4:	str	x8, [x15]
    18c8:	str	x8, [x16]
    18cc:	str	x8, [x17]
    18d0:	ret

Disassembly of section .text._ZN4llvm12StringSwitchINS_3omp9DirectiveES2_EC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_EC2ENS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x1, [sp, #16]
  10:	str	x2, [sp, #24]
  14:	str	x0, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	q0, [sp, #16]
  20:	str	q0, [x8]
  24:	add	x0, x8, #0x10
  28:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_EC2ENS_9StringRefE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_:

0000000000000000 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	stur	x0, [x29, #-24]
  18:	stur	w3, [x29, #-28]
  1c:	ldur	x8, [x29, #-24]
  20:	add	x0, x8, #0x10
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_>
  2c:	tbnz	w0, #0, 80 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_+0x80>
  30:	ldr	x8, [sp, #8]
  34:	ldr	q0, [x8]
  38:	str	q0, [sp, #32]
  3c:	ldur	q0, [x29, #-16]
  40:	str	q0, [sp, #16]
  44:	ldr	x0, [sp, #32]
  48:	ldr	x1, [sp, #40]
  4c:	ldr	x2, [sp, #16]
  50:	ldr	x3, [sp, #24]
  54:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_>
  58:	tbnz	w0, #0, 60 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_+0x60>
  5c:	b	80 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_+0x80>
  60:	sub	x0, x29, #0x1c
  64:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_>
  68:	ldr	x8, [sp, #8]
  6c:	add	x9, x8, #0x10
  70:	str	x0, [sp]
  74:	mov	x0, x9
  78:	ldr	x1, [sp]
  7c:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E4CaseENS_13StringLiteralES2_>
  80:	ldr	x0, [sp, #8]
  84:	ldp	x29, x30, [sp, #80]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm14EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm14ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm14EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm14ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0xd                   	// #13
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm14EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm14ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm9EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm9ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm9EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm9ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm9EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm9ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm5EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm5ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm5EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm5ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x4                   	// #4
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm5EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm5ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm4EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm4ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm4EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm4ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x3                   	// #3
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm4EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm4ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm8EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm8ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm8EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm8ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x7                   	// #7
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm8EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm8ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm7EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm7ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm7EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm7ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x6                   	// #6
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm7EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm7ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm10EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm10ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm10EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm10ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x9                   	// #9
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm10EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm10ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm6EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm6ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm6EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm6ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x5                   	// #5
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm6EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm6ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm12EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm12ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm12EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm12ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0xb                   	// #11
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm12EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm12ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm18EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm18ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm18EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm18ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x11                  	// #17
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm18EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm18ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm17EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm17ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm17EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm17ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm17EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm17ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm16EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm16ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm16EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm16ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0xf                   	// #15
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm16EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm16ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm20EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm20ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm20EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm20ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x13                  	// #19
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm20EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm20ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm13EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm13ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm13EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm13ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0xc                   	// #12
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm13EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm13ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm19EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm19ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm19EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm19ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x12                  	// #18
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm19EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm19ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm15EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm15ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm15EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm15ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0xe                   	// #14
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm15EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm15ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm11EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm11ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm11EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm11ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0xa                   	// #10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm11EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm11ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm24EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm24ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm24EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm24ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x17                  	// #23
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm24EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm24ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm29EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm29ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm29EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm29ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1c                  	// #28
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm29EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm29ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm25EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm25ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm25EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm25ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x18                  	// #24
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm25EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm25ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm22EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm22ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm22EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm22ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x15                  	// #21
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm22EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm22ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm35EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm35ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm35EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm35ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x22                  	// #34
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm35EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm35ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm30EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm30ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm30EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm30ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1d                  	// #29
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm30EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm30ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm37EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm37ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm37EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm37ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x24                  	// #36
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm37EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm37ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm42EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm42ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm42EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm42ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x29                  	// #41
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm42EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm42ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StringLiteralC2ILm21EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm21ELi1EEERAT__Kc:

0000000000000000 <_ZN4llvm13StringLiteralC2ILm21EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm21ELi1EEERAT__Kc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x14                  	// #20
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm13StringLiteralC2ILm21EEEUa9enable_ifIXeqclL_Z16__builtin_strlenEfL0p_EmiLm21ELi1EEERAT__Kc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_:

0000000000000000 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	x8, [sp, #16]
  18:	add	x0, x8, #0x10
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_>
  24:	tbnz	w0, #0, 2c <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_+0x2c>
  28:	b	48 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_+0x48>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x10
  34:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_>
  38:	bl	0 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_>
  3c:	ldr	w9, [x0]
  40:	stur	w9, [x29, #-4]
  44:	b	50 <_ZN4llvm12StringSwitchINS_3omp9DirectiveES2_E7DefaultES2_+0x50>
  48:	ldr	w8, [sp, #12]
  4c:	stur	w8, [x29, #-4]
  50:	ldur	w0, [x29, #-4]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm6Module10getContextEv:

0000000000000000 <_ZNK4llvm6Module10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm11PointerType9getUnqualEPNS_4TypeE:

0000000000000000 <_ZN4llvm11PointerType9getUnqualEPNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_3omp9DirectiveEEC2Ev:

0000000000000000 <_ZN4llvm8OptionalINS_3omp9DirectiveEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8OptionalINS_3omp9DirectiveEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #4]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_3omp9DirectiveEEcvbEv:

0000000000000000 <_ZNK4llvm8OptionalINS_3omp9DirectiveEEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_3omp9DirectiveEEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3omp9DirectiveEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm3omp9DirectiveEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_3omp9DirectiveEEaSEOS2_:

0000000000000000 <_ZN4llvm8OptionalINS_3omp9DirectiveEEaSEOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8OptionalINS_3omp9DirectiveEEaSEOS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm8OptionalINS_3omp9DirectiveEEaSEOS2_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm8OptionalINS_3omp9DirectiveEE8hasValueEv:

0000000000000000 <_ZNK4llvm8OptionalINS_3omp9DirectiveEE8hasValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8OptionalINS_3omp9DirectiveEE8hasValueEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8hasValueEv:

0000000000000000 <_ZNK4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #4]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_>
  24:	tbnz	w0, #0, 2c <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_+0x2c>
  28:	b	44 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_+0x44>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_>
  34:	ldr	w8, [x0]
  38:	ldr	x9, [sp, #8]
  3c:	str	w8, [x9]
  40:	b	74 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_+0x74>
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_>
  4c:	ldr	x8, [sp, #16]
  50:	str	x0, [sp]
  54:	mov	x0, x8
  58:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EEaSEOS3_>
  5c:	ldr	w9, [x0]
  60:	ldr	x8, [sp]
  64:	str	w9, [x8]
  68:	mov	w9, #0x1                   	// #1
  6c:	ldr	x10, [sp, #8]
  70:	strb	w9, [x10, #4]
  74:	ldr	x0, [sp, #8]
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZSt9addressofIN4llvm3omp9DirectiveEEPT_RS3_:

0000000000000000 <_ZSt9addressofIN4llvm3omp9DirectiveEEPT_RS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt9addressofIN4llvm3omp9DirectiveEEPT_RS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm3omp9DirectiveEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm3omp9DirectiveEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_3omp9DirectiveEEdeEv:

0000000000000000 <_ZNR4llvm8OptionalINS_3omp9DirectiveEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINS_3omp9DirectiveEEdeEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm8OptionalINS_3omp9DirectiveEE8getValueEv:

0000000000000000 <_ZNR4llvm8OptionalINS_3omp9DirectiveEE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNR4llvm8OptionalINS_3omp9DirectiveEE8getValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv:

0000000000000000 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #4]
  18:	str	x8, [sp]
  1c:	tbnz	w9, #0, 24 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv+0x24>
  20:	b	28 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv+0x28>
  24:	b	48 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv+0x48>
  28:	adrp	x0, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv>
  2c:	add	x0, x0, #0x0
  30:	adrp	x1, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0xad                  	// #173
  3c:	adrp	x3, 0 <_ZNR4llvm15optional_detail15OptionalStorageINS_3omp9DirectiveELb1EE8getValueEv>
  40:	add	x3, x3, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #16]
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

OMPIRBuilder.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>:
       0:	stp	x29, x30, [sp, #-32]!
       4:	str	x28, [sp, #16]
       8:	mov	x29, sp
       c:	sub	sp, sp, #0x230
      10:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
      14:	add	x8, x8, #0x0
      18:	add	x8, x8, #0x88
      1c:	stur	x0, [x29, #-8]
      20:	stur	w1, [x29, #-12]
      24:	stur	x2, [x29, #-24]
      28:	ldur	x0, [x29, #-24]
      2c:	str	x8, [sp, #152]
      30:	bl	0 <_ZNK4llvm8Function10getContextEv>
      34:	stur	x0, [x29, #-32]
      38:	ldr	x0, [sp, #152]
      3c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
      40:	tbnz	w0, #0, 48 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x48>
      44:	b	f0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0xf0>
      48:	ldur	x0, [x29, #-32]
      4c:	ldur	x8, [x29, #-32]
      50:	str	x0, [sp, #144]
      54:	mov	x0, x8
      58:	mov	w1, #0x21                  	// #33
      5c:	mov	x8, xzr
      60:	mov	x2, x8
      64:	str	x8, [sp, #136]
      68:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS0_8AttrKindEm>
      6c:	sub	x8, x29, #0x68
      70:	stur	x0, [x29, #-104]
      74:	ldur	x0, [x29, #-32]
      78:	mov	w1, #0x28                  	// #40
      7c:	ldr	x2, [sp, #136]
      80:	str	x8, [sp, #128]
      84:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS0_8AttrKindEm>
      88:	ldr	x8, [sp, #128]
      8c:	str	x0, [x8, #8]
      90:	ldur	x0, [x29, #-32]
      94:	mov	w1, #0x20                  	// #32
      98:	ldr	x2, [sp, #136]
      9c:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS0_8AttrKindEm>
      a0:	ldr	x8, [sp, #128]
      a4:	str	x0, [x8, #16]
      a8:	ldur	x0, [x29, #-32]
      ac:	mov	w1, #0x1a                  	// #26
      b0:	ldr	x2, [sp, #136]
      b4:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS0_8AttrKindEm>
      b8:	ldr	x8, [sp, #128]
      bc:	str	x0, [x8, #24]
      c0:	sub	x1, x29, #0x48
      c4:	stur	x8, [x29, #-72]
      c8:	mov	x9, #0x4                   	// #4
      cc:	stur	x9, [x29, #-64]
      d0:	sub	x0, x29, #0x38
      d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
      d8:	ldur	x1, [x29, #-56]
      dc:	ldur	x2, [x29, #-48]
      e0:	ldr	x0, [sp, #144]
      e4:	bl	0 <_ZN4llvm12AttributeSet3getERNS_11LLVMContextENS_8ArrayRefINS_9AttributeEEE>
      e8:	stur	x0, [x29, #-40]
      ec:	b	144 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x144>
      f0:	ldur	x0, [x29, #-32]
      f4:	ldur	x8, [x29, #-32]
      f8:	str	x0, [sp, #120]
      fc:	mov	x0, x8
     100:	mov	w1, #0x21                  	// #33
     104:	mov	x8, xzr
     108:	mov	x2, x8
     10c:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS0_8AttrKindEm>
     110:	sub	x8, x29, #0x90
     114:	stur	x0, [x29, #-144]
     118:	sub	x1, x29, #0x88
     11c:	stur	x8, [x29, #-136]
     120:	mov	x8, #0x1                   	// #1
     124:	stur	x8, [x29, #-128]
     128:	sub	x0, x29, #0x78
     12c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     130:	ldur	x1, [x29, #-120]
     134:	ldur	x2, [x29, #-112]
     138:	ldr	x0, [sp, #120]
     13c:	bl	0 <_ZN4llvm12AttributeSet3getERNS_11LLVMContextENS_8ArrayRefINS_9AttributeEEE>
     140:	stur	x0, [x29, #-40]
     144:	ldur	w8, [x29, #-12]
     148:	cmp	w8, #0x3
     14c:	str	w8, [sp, #116]
     150:	b.eq	250 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x250>  // b.none
     154:	b	158 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x158>
     158:	ldr	w8, [sp, #116]
     15c:	cmp	w8, #0x4
     160:	b.eq	178 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x178>  // b.none
     164:	b	168 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x168>
     168:	ldr	w8, [sp, #116]
     16c:	cmp	w8, #0x9
     170:	b.eq	2dc <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x2dc>  // b.none
     174:	b	368 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x368>
     178:	ldur	x0, [x29, #-24]
     17c:	ldur	x8, [x29, #-32]
     180:	ldur	x9, [x29, #-32]
     184:	ldur	x10, [x29, #-32]
     188:	str	x0, [sp, #104]
     18c:	mov	x0, x10
     190:	mov	w1, #0x21                  	// #33
     194:	mov	x10, xzr
     198:	mov	x2, x10
     19c:	str	x8, [sp, #96]
     1a0:	str	x9, [sp, #88]
     1a4:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS0_8AttrKindEm>
     1a8:	sub	x8, x29, #0xc8
     1ac:	stur	x0, [x29, #-200]
     1b0:	sub	x1, x29, #0xc0
     1b4:	stur	x8, [x29, #-192]
     1b8:	mov	x8, #0x1                   	// #1
     1bc:	stur	x8, [x29, #-184]
     1c0:	sub	x0, x29, #0xb0
     1c4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     1c8:	ldur	x1, [x29, #-176]
     1cc:	ldur	x2, [x29, #-168]
     1d0:	ldr	x0, [sp, #88]
     1d4:	bl	0 <_ZN4llvm12AttributeSet3getERNS_11LLVMContextENS_8ArrayRefINS_9AttributeEEE>
     1d8:	stur	x0, [x29, #-160]
     1dc:	ldur	x0, [x29, #-32]
     1e0:	sub	x8, x29, #0xf0
     1e4:	str	x0, [sp, #80]
     1e8:	mov	x0, x8
     1ec:	str	x8, [sp, #72]
     1f0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     1f4:	sub	x0, x29, #0xe0
     1f8:	ldr	x1, [sp, #72]
     1fc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     200:	ldur	x1, [x29, #-224]
     204:	ldur	x2, [x29, #-216]
     208:	ldr	x0, [sp, #80]
     20c:	bl	0 <_ZN4llvm12AttributeSet3getERNS_11LLVMContextENS_8ArrayRefINS_9AttributeEEE>
     210:	stur	x0, [x29, #-208]
     214:	sub	x0, x29, #0x100
     218:	stur	xzr, [x29, #-256]
     21c:	stur	xzr, [x29, #-248]
     220:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     224:	ldur	x1, [x29, #-160]
     228:	ldur	x2, [x29, #-208]
     22c:	ldur	x3, [x29, #-256]
     230:	ldur	x4, [x29, #-248]
     234:	ldr	x0, [sp, #96]
     238:	bl	0 <_ZN4llvm13AttributeList3getERNS_11LLVMContextENS_12AttributeSetES3_NS_8ArrayRefIS3_EE>
     23c:	stur	x0, [x29, #-152]
     240:	ldur	x1, [x29, #-152]
     244:	ldr	x0, [sp, #104]
     248:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     24c:	b	368 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x368>
     250:	ldur	x0, [x29, #-24]
     254:	ldur	x8, [x29, #-32]
     258:	ldur	x9, [x29, #-40]
     25c:	str	x9, [sp, #288]
     260:	ldur	x9, [x29, #-32]
     264:	add	x10, sp, #0xf8
     268:	str	x0, [sp, #64]
     26c:	mov	x0, x10
     270:	str	x8, [sp, #56]
     274:	str	x9, [sp, #48]
     278:	str	x10, [sp, #40]
     27c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     280:	add	x0, sp, #0x108
     284:	ldr	x1, [sp, #40]
     288:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     28c:	ldr	x1, [sp, #264]
     290:	ldr	x2, [sp, #272]
     294:	ldr	x0, [sp, #48]
     298:	bl	0 <_ZN4llvm12AttributeSet3getERNS_11LLVMContextENS_8ArrayRefINS_9AttributeEEE>
     29c:	str	x0, [sp, #280]
     2a0:	add	x0, sp, #0xe8
     2a4:	str	xzr, [sp, #232]
     2a8:	str	xzr, [sp, #240]
     2ac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     2b0:	ldr	x1, [sp, #288]
     2b4:	ldr	x2, [sp, #280]
     2b8:	ldr	x3, [sp, #232]
     2bc:	ldr	x4, [sp, #240]
     2c0:	ldr	x0, [sp, #56]
     2c4:	bl	0 <_ZN4llvm13AttributeList3getERNS_11LLVMContextENS_12AttributeSetES3_NS_8ArrayRefIS3_EE>
     2c8:	str	x0, [sp, #296]
     2cc:	ldr	x1, [sp, #296]
     2d0:	ldr	x0, [sp, #64]
     2d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     2d8:	b	368 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x368>
     2dc:	ldur	x0, [x29, #-24]
     2e0:	ldur	x8, [x29, #-32]
     2e4:	ldur	x9, [x29, #-40]
     2e8:	str	x9, [sp, #216]
     2ec:	ldur	x9, [x29, #-32]
     2f0:	add	x10, sp, #0xb0
     2f4:	str	x0, [sp, #32]
     2f8:	mov	x0, x10
     2fc:	str	x8, [sp, #24]
     300:	str	x9, [sp, #16]
     304:	str	x10, [sp, #8]
     308:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     30c:	add	x0, sp, #0xc0
     310:	ldr	x1, [sp, #8]
     314:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     318:	ldr	x1, [sp, #192]
     31c:	ldr	x2, [sp, #200]
     320:	ldr	x0, [sp, #16]
     324:	bl	0 <_ZN4llvm12AttributeSet3getERNS_11LLVMContextENS_8ArrayRefINS_9AttributeEEE>
     328:	str	x0, [sp, #208]
     32c:	add	x0, sp, #0xa0
     330:	str	xzr, [sp, #160]
     334:	str	xzr, [sp, #168]
     338:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     33c:	ldr	x1, [sp, #216]
     340:	ldr	x2, [sp, #208]
     344:	ldr	x3, [sp, #160]
     348:	ldr	x4, [sp, #168]
     34c:	ldr	x0, [sp, #24]
     350:	bl	0 <_ZN4llvm13AttributeList3getERNS_11LLVMContextENS_12AttributeSetES3_NS_8ArrayRefIS3_EE>
     354:	str	x0, [sp, #224]
     358:	ldr	x1, [sp, #224]
     35c:	ldr	x0, [sp, #32]
     360:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     364:	b	368 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE+0x368>
     368:	add	sp, sp, #0x230
     36c:	ldr	x28, [sp, #16]
     370:	ldp	x29, x30, [sp], #32
     374:	ret

0000000000000378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>:
     378:	stp	x29, x30, [sp, #-32]!
     37c:	str	x28, [sp, #16]
     380:	mov	x29, sp
     384:	sub	sp, sp, #0x500
     388:	mov	x8, xzr
     38c:	adrp	x9, 0 <_ZN4llvm3omp5types5Int32E>
     390:	ldr	x9, [x9]
     394:	adrp	x10, 0 <_ZN4llvm3omp5types4VoidE>
     398:	ldr	x10, [x10]
     39c:	adrp	x11, 0 <_ZN4llvm3omp5types8IdentPtrE>
     3a0:	ldr	x11, [x11]
     3a4:	stur	x0, [x29, #-8]
     3a8:	stur	w1, [x29, #-12]
     3ac:	ldur	x12, [x29, #-8]
     3b0:	stur	x8, [x29, #-24]
     3b4:	ldur	w13, [x29, #-12]
     3b8:	subs	w13, w13, #0x0
     3bc:	mov	w8, w13
     3c0:	ubfx	x8, x8, #0, #32
     3c4:	cmp	x8, #0x9
     3c8:	str	x9, [sp, #376]
     3cc:	str	x10, [sp, #368]
     3d0:	str	x11, [sp, #360]
     3d4:	str	x12, [sp, #352]
     3d8:	str	x8, [sp, #344]
     3dc:	b.hi	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>  // b.pmore
     3e0:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     3e4:	add	x8, x8, #0x0
     3e8:	ldr	x11, [sp, #344]
     3ec:	ldrsw	x10, [x8, x11, lsl #2]
     3f0:	add	x9, x8, x10
     3f4:	br	x9
     3f8:	ldr	x8, [sp, #352]
     3fc:	ldr	x0, [x8, #336]
     400:	sub	x9, x29, #0x28
     404:	str	x0, [sp, #336]
     408:	mov	x0, x9
     40c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     410:	add	x1, x1, #0x0
     414:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     418:	ldur	x1, [x29, #-40]
     41c:	ldur	x2, [x29, #-32]
     420:	ldr	x0, [sp, #336]
     424:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     428:	stur	x0, [x29, #-24]
     42c:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     430:	ldr	x8, [sp, #352]
     434:	ldr	x0, [x8, #336]
     438:	sub	x9, x29, #0x38
     43c:	str	x0, [sp, #328]
     440:	mov	x0, x9
     444:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     448:	add	x1, x1, #0x0
     44c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     450:	ldur	x1, [x29, #-56]
     454:	ldur	x2, [x29, #-48]
     458:	ldr	x0, [sp, #328]
     45c:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     460:	stur	x0, [x29, #-24]
     464:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     468:	ldr	x8, [sp, #352]
     46c:	ldr	x0, [x8, #336]
     470:	sub	x9, x29, #0x48
     474:	str	x0, [sp, #320]
     478:	mov	x0, x9
     47c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     480:	add	x1, x1, #0x0
     484:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     488:	ldur	x1, [x29, #-72]
     48c:	ldur	x2, [x29, #-64]
     490:	ldr	x0, [sp, #320]
     494:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     498:	stur	x0, [x29, #-24]
     49c:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     4a0:	ldr	x8, [sp, #352]
     4a4:	ldr	x0, [x8, #336]
     4a8:	sub	x9, x29, #0x58
     4ac:	str	x0, [sp, #312]
     4b0:	mov	x0, x9
     4b4:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     4b8:	add	x1, x1, #0x0
     4bc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     4c0:	ldur	x1, [x29, #-88]
     4c4:	ldur	x2, [x29, #-80]
     4c8:	ldr	x0, [sp, #312]
     4cc:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     4d0:	stur	x0, [x29, #-24]
     4d4:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     4d8:	ldr	x8, [sp, #352]
     4dc:	ldr	x0, [x8, #336]
     4e0:	sub	x9, x29, #0x68
     4e4:	str	x0, [sp, #304]
     4e8:	mov	x0, x9
     4ec:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     4f0:	add	x1, x1, #0x0
     4f4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     4f8:	ldur	x1, [x29, #-104]
     4fc:	ldur	x2, [x29, #-96]
     500:	ldr	x0, [sp, #304]
     504:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     508:	stur	x0, [x29, #-24]
     50c:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     510:	ldr	x8, [sp, #352]
     514:	ldr	x0, [x8, #336]
     518:	sub	x9, x29, #0x78
     51c:	str	x0, [sp, #296]
     520:	mov	x0, x9
     524:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     528:	add	x1, x1, #0x0
     52c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     530:	ldur	x1, [x29, #-120]
     534:	ldur	x2, [x29, #-112]
     538:	ldr	x0, [sp, #296]
     53c:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     540:	stur	x0, [x29, #-24]
     544:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     548:	ldr	x8, [sp, #352]
     54c:	ldr	x0, [x8, #336]
     550:	sub	x9, x29, #0x88
     554:	str	x0, [sp, #288]
     558:	mov	x0, x9
     55c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     560:	add	x1, x1, #0x0
     564:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     568:	ldur	x1, [x29, #-136]
     56c:	ldur	x2, [x29, #-128]
     570:	ldr	x0, [sp, #288]
     574:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     578:	stur	x0, [x29, #-24]
     57c:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     580:	ldr	x8, [sp, #352]
     584:	ldr	x0, [x8, #336]
     588:	sub	x9, x29, #0x98
     58c:	str	x0, [sp, #280]
     590:	mov	x0, x9
     594:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     598:	add	x1, x1, #0x0
     59c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     5a0:	ldur	x1, [x29, #-152]
     5a4:	ldur	x2, [x29, #-144]
     5a8:	ldr	x0, [sp, #280]
     5ac:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     5b0:	stur	x0, [x29, #-24]
     5b4:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     5b8:	ldr	x8, [sp, #352]
     5bc:	ldr	x0, [x8, #336]
     5c0:	sub	x9, x29, #0xa8
     5c4:	str	x0, [sp, #272]
     5c8:	mov	x0, x9
     5cc:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     5d0:	add	x1, x1, #0x0
     5d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     5d8:	ldur	x1, [x29, #-168]
     5dc:	ldur	x2, [x29, #-160]
     5e0:	ldr	x0, [sp, #272]
     5e4:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     5e8:	stur	x0, [x29, #-24]
     5ec:	b	624 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x2ac>
     5f0:	ldr	x8, [sp, #352]
     5f4:	ldr	x0, [x8, #336]
     5f8:	sub	x9, x29, #0xb8
     5fc:	str	x0, [sp, #264]
     600:	mov	x0, x9
     604:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     608:	add	x1, x1, #0x0
     60c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     610:	ldur	x1, [x29, #-184]
     614:	ldur	x2, [x29, #-176]
     618:	ldr	x0, [sp, #264]
     61c:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     620:	stur	x0, [x29, #-24]
     624:	ldur	x8, [x29, #-24]
     628:	cbnz	x8, c74 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8fc>
     62c:	ldur	w8, [x29, #-12]
     630:	subs	w8, w8, #0x0
     634:	mov	w9, w8
     638:	ubfx	x9, x9, #0, #32
     63c:	cmp	x9, #0x9
     640:	str	x9, [sp, #256]
     644:	b.hi	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>  // b.pmore
     648:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     64c:	add	x8, x8, #0x0
     650:	ldr	x11, [sp, #256]
     654:	ldrsw	x10, [x8, x11, lsl #2]
     658:	add	x9, x8, x10
     65c:	br	x9
     660:	ldr	x8, [sp, #368]
     664:	ldr	x0, [x8]
     668:	ldr	x9, [sp, #360]
     66c:	ldr	x10, [x9]
     670:	sub	x11, x29, #0xe8
     674:	stur	x10, [x29, #-232]
     678:	ldr	x10, [sp, #376]
     67c:	ldr	x12, [x10]
     680:	str	x12, [x11, #8]
     684:	sub	x1, x29, #0xd8
     688:	stur	x11, [x29, #-216]
     68c:	mov	x11, #0x2                   	// #2
     690:	stur	x11, [x29, #-208]
     694:	sub	x11, x29, #0xc8
     698:	str	x0, [sp, #248]
     69c:	mov	x0, x11
     6a0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     6a4:	ldur	x1, [x29, #-200]
     6a8:	ldur	x2, [x29, #-192]
     6ac:	ldr	x0, [sp, #248]
     6b0:	mov	w13, wzr
     6b4:	and	w3, w13, #0x1
     6b8:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     6bc:	sub	x8, x29, #0x100
     6c0:	str	x0, [sp, #240]
     6c4:	mov	x0, x8
     6c8:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     6cc:	add	x1, x1, #0x0
     6d0:	str	x8, [sp, #232]
     6d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     6d8:	ldr	x8, [sp, #352]
     6dc:	ldr	x3, [x8, #336]
     6e0:	ldr	x0, [sp, #240]
     6e4:	mov	w13, wzr
     6e8:	mov	w1, w13
     6ec:	ldr	x2, [sp, #232]
     6f0:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     6f4:	stur	x0, [x29, #-24]
     6f8:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     6fc:	ldr	x8, [sp, #376]
     700:	ldr	x0, [x8]
     704:	ldr	x9, [sp, #360]
     708:	ldr	x10, [x9]
     70c:	add	x11, sp, #0x3c8
     710:	str	x10, [sp, #968]
     714:	ldr	x10, [x8]
     718:	str	x10, [x11, #8]
     71c:	ldr	x10, [x8]
     720:	str	x10, [x11, #16]
     724:	add	x1, sp, #0x3e0
     728:	str	x11, [sp, #992]
     72c:	mov	x10, #0x3                   	// #3
     730:	str	x10, [sp, #1000]
     734:	add	x10, sp, #0x3f0
     738:	str	x0, [sp, #224]
     73c:	mov	x0, x10
     740:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     744:	ldr	x1, [sp, #1008]
     748:	ldr	x2, [sp, #1016]
     74c:	ldr	x0, [sp, #224]
     750:	mov	w12, wzr
     754:	and	w3, w12, #0x1
     758:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     75c:	add	x8, sp, #0x3b0
     760:	str	x0, [sp, #216]
     764:	mov	x0, x8
     768:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     76c:	add	x1, x1, #0x0
     770:	str	x8, [sp, #208]
     774:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     778:	ldr	x8, [sp, #352]
     77c:	ldr	x3, [x8, #336]
     780:	ldr	x0, [sp, #216]
     784:	mov	w12, wzr
     788:	mov	w1, w12
     78c:	ldr	x2, [sp, #208]
     790:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     794:	stur	x0, [x29, #-24]
     798:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     79c:	ldr	x8, [sp, #376]
     7a0:	ldr	x0, [x8]
     7a4:	ldr	x9, [sp, #360]
     7a8:	ldr	x10, [x9]
     7ac:	add	x11, sp, #0x380
     7b0:	str	x10, [sp, #896]
     7b4:	ldr	x10, [x8]
     7b8:	str	x10, [x11, #8]
     7bc:	add	x1, sp, #0x390
     7c0:	str	x11, [sp, #912]
     7c4:	mov	x10, #0x2                   	// #2
     7c8:	str	x10, [sp, #920]
     7cc:	add	x10, sp, #0x3a0
     7d0:	str	x0, [sp, #200]
     7d4:	mov	x0, x10
     7d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     7dc:	ldr	x1, [sp, #928]
     7e0:	ldr	x2, [sp, #936]
     7e4:	ldr	x0, [sp, #200]
     7e8:	mov	w12, wzr
     7ec:	and	w3, w12, #0x1
     7f0:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     7f4:	add	x8, sp, #0x368
     7f8:	str	x0, [sp, #192]
     7fc:	mov	x0, x8
     800:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     804:	add	x1, x1, #0x0
     808:	str	x8, [sp, #184]
     80c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     810:	ldr	x8, [sp, #352]
     814:	ldr	x3, [x8, #336]
     818:	ldr	x0, [sp, #192]
     81c:	mov	w12, wzr
     820:	mov	w1, w12
     824:	ldr	x2, [sp, #184]
     828:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     82c:	stur	x0, [x29, #-24]
     830:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     834:	ldr	x8, [sp, #376]
     838:	ldr	x0, [x8]
     83c:	ldr	x9, [sp, #360]
     840:	ldr	x10, [x9]
     844:	add	x11, sp, #0x340
     848:	str	x10, [sp, #832]
     84c:	add	x1, sp, #0x348
     850:	str	x11, [sp, #840]
     854:	mov	x10, #0x1                   	// #1
     858:	str	x10, [sp, #848]
     85c:	add	x10, sp, #0x358
     860:	str	x0, [sp, #176]
     864:	mov	x0, x10
     868:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     86c:	ldr	x1, [sp, #856]
     870:	ldr	x2, [sp, #864]
     874:	ldr	x0, [sp, #176]
     878:	mov	w12, wzr
     87c:	and	w3, w12, #0x1
     880:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     884:	add	x8, sp, #0x328
     888:	str	x0, [sp, #168]
     88c:	mov	x0, x8
     890:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     894:	add	x1, x1, #0x0
     898:	str	x8, [sp, #160]
     89c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     8a0:	ldr	x8, [sp, #352]
     8a4:	ldr	x3, [x8, #336]
     8a8:	ldr	x0, [sp, #168]
     8ac:	mov	w12, wzr
     8b0:	mov	w1, w12
     8b4:	ldr	x2, [sp, #160]
     8b8:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     8bc:	stur	x0, [x29, #-24]
     8c0:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     8c4:	ldr	x8, [sp, #368]
     8c8:	ldr	x0, [x8]
     8cc:	ldr	x9, [sp, #360]
     8d0:	ldr	x10, [x9]
     8d4:	add	x11, sp, #0x2f0
     8d8:	str	x10, [sp, #752]
     8dc:	ldr	x10, [sp, #376]
     8e0:	ldr	x12, [x10]
     8e4:	str	x12, [x11, #8]
     8e8:	adrp	x12, 0 <_ZN4llvm3omp5types15ParallelTaskPtrE>
     8ec:	ldr	x12, [x12]
     8f0:	ldr	x12, [x12]
     8f4:	str	x12, [x11, #16]
     8f8:	add	x1, sp, #0x308
     8fc:	str	x11, [sp, #776]
     900:	mov	x11, #0x3                   	// #3
     904:	str	x11, [sp, #784]
     908:	add	x11, sp, #0x318
     90c:	str	x0, [sp, #152]
     910:	mov	x0, x11
     914:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     918:	ldr	x1, [sp, #792]
     91c:	ldr	x2, [sp, #800]
     920:	ldr	x0, [sp, #152]
     924:	mov	w13, #0x1                   	// #1
     928:	and	w3, w13, #0x1
     92c:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     930:	add	x8, sp, #0x2d8
     934:	str	x0, [sp, #144]
     938:	mov	x0, x8
     93c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     940:	add	x1, x1, #0x0
     944:	str	x8, [sp, #136]
     948:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     94c:	ldr	x8, [sp, #352]
     950:	ldr	x3, [x8, #336]
     954:	ldr	x0, [sp, #144]
     958:	mov	w13, wzr
     95c:	mov	w1, w13
     960:	ldr	x2, [sp, #136]
     964:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     968:	stur	x0, [x29, #-24]
     96c:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     970:	ldr	x8, [sp, #368]
     974:	ldr	x0, [x8]
     978:	ldr	x9, [sp, #360]
     97c:	ldr	x10, [x9]
     980:	add	x11, sp, #0x2a0
     984:	str	x10, [sp, #672]
     988:	ldr	x10, [sp, #376]
     98c:	ldr	x12, [x10]
     990:	str	x12, [x11, #8]
     994:	ldr	x12, [x10]
     998:	str	x12, [x11, #16]
     99c:	add	x1, sp, #0x2b8
     9a0:	str	x11, [sp, #696]
     9a4:	mov	x11, #0x3                   	// #3
     9a8:	str	x11, [sp, #704]
     9ac:	add	x11, sp, #0x2c8
     9b0:	str	x0, [sp, #128]
     9b4:	mov	x0, x11
     9b8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     9bc:	ldr	x1, [sp, #712]
     9c0:	ldr	x2, [sp, #720]
     9c4:	ldr	x0, [sp, #128]
     9c8:	mov	w13, wzr
     9cc:	and	w3, w13, #0x1
     9d0:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     9d4:	add	x8, sp, #0x288
     9d8:	str	x0, [sp, #120]
     9dc:	mov	x0, x8
     9e0:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     9e4:	add	x1, x1, #0x0
     9e8:	str	x8, [sp, #112]
     9ec:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     9f0:	ldr	x8, [sp, #352]
     9f4:	ldr	x3, [x8, #336]
     9f8:	ldr	x0, [sp, #120]
     9fc:	mov	w13, wzr
     a00:	mov	w1, w13
     a04:	ldr	x2, [sp, #112]
     a08:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     a0c:	stur	x0, [x29, #-24]
     a10:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     a14:	ldr	x8, [sp, #368]
     a18:	ldr	x0, [x8]
     a1c:	ldr	x9, [sp, #360]
     a20:	ldr	x10, [x9]
     a24:	add	x11, sp, #0x250
     a28:	str	x10, [sp, #592]
     a2c:	ldr	x10, [sp, #376]
     a30:	ldr	x12, [x10]
     a34:	str	x12, [x11, #8]
     a38:	ldr	x12, [x10]
     a3c:	str	x12, [x11, #16]
     a40:	add	x1, sp, #0x268
     a44:	str	x11, [sp, #616]
     a48:	mov	x11, #0x3                   	// #3
     a4c:	str	x11, [sp, #624]
     a50:	add	x11, sp, #0x278
     a54:	str	x0, [sp, #104]
     a58:	mov	x0, x11
     a5c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     a60:	ldr	x1, [sp, #632]
     a64:	ldr	x2, [sp, #640]
     a68:	ldr	x0, [sp, #104]
     a6c:	mov	w13, wzr
     a70:	and	w3, w13, #0x1
     a74:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     a78:	add	x8, sp, #0x238
     a7c:	str	x0, [sp, #96]
     a80:	mov	x0, x8
     a84:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     a88:	add	x1, x1, #0x0
     a8c:	str	x8, [sp, #88]
     a90:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     a94:	ldr	x8, [sp, #352]
     a98:	ldr	x3, [x8, #336]
     a9c:	ldr	x0, [sp, #96]
     aa0:	mov	w13, wzr
     aa4:	mov	w1, w13
     aa8:	ldr	x2, [sp, #88]
     aac:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     ab0:	stur	x0, [x29, #-24]
     ab4:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     ab8:	ldr	x8, [sp, #368]
     abc:	ldr	x0, [x8]
     ac0:	ldr	x9, [sp, #360]
     ac4:	ldr	x10, [x9]
     ac8:	add	x11, sp, #0x208
     acc:	str	x10, [sp, #520]
     ad0:	ldr	x10, [sp, #376]
     ad4:	ldr	x12, [x10]
     ad8:	str	x12, [x11, #8]
     adc:	add	x1, sp, #0x218
     ae0:	str	x11, [sp, #536]
     ae4:	mov	x11, #0x2                   	// #2
     ae8:	str	x11, [sp, #544]
     aec:	add	x11, sp, #0x228
     af0:	str	x0, [sp, #80]
     af4:	mov	x0, x11
     af8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     afc:	ldr	x1, [sp, #552]
     b00:	ldr	x2, [sp, #560]
     b04:	ldr	x0, [sp, #80]
     b08:	mov	w13, wzr
     b0c:	and	w3, w13, #0x1
     b10:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     b14:	add	x8, sp, #0x1f0
     b18:	str	x0, [sp, #72]
     b1c:	mov	x0, x8
     b20:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     b24:	add	x1, x1, #0x0
     b28:	str	x8, [sp, #64]
     b2c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     b30:	ldr	x8, [sp, #352]
     b34:	ldr	x3, [x8, #336]
     b38:	ldr	x0, [sp, #72]
     b3c:	mov	w13, wzr
     b40:	mov	w1, w13
     b44:	ldr	x2, [sp, #64]
     b48:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     b4c:	stur	x0, [x29, #-24]
     b50:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     b54:	ldr	x8, [sp, #368]
     b58:	ldr	x0, [x8]
     b5c:	ldr	x9, [sp, #360]
     b60:	ldr	x10, [x9]
     b64:	add	x11, sp, #0x1c0
     b68:	str	x10, [sp, #448]
     b6c:	ldr	x10, [sp, #376]
     b70:	ldr	x12, [x10]
     b74:	str	x12, [x11, #8]
     b78:	add	x1, sp, #0x1d0
     b7c:	str	x11, [sp, #464]
     b80:	mov	x11, #0x2                   	// #2
     b84:	str	x11, [sp, #472]
     b88:	add	x11, sp, #0x1e0
     b8c:	str	x0, [sp, #56]
     b90:	mov	x0, x11
     b94:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     b98:	ldr	x1, [sp, #480]
     b9c:	ldr	x2, [sp, #488]
     ba0:	ldr	x0, [sp, #56]
     ba4:	mov	w13, wzr
     ba8:	and	w3, w13, #0x1
     bac:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     bb0:	add	x8, sp, #0x1a8
     bb4:	str	x0, [sp, #48]
     bb8:	mov	x0, x8
     bbc:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     bc0:	add	x1, x1, #0x0
     bc4:	str	x8, [sp, #40]
     bc8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     bcc:	ldr	x8, [sp, #352]
     bd0:	ldr	x3, [x8, #336]
     bd4:	ldr	x0, [sp, #48]
     bd8:	mov	w13, wzr
     bdc:	mov	w1, w13
     be0:	ldr	x2, [sp, #40]
     be4:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     be8:	stur	x0, [x29, #-24]
     bec:	b	c64 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x8ec>
     bf0:	ldr	x8, [sp, #376]
     bf4:	ldr	x0, [x8]
     bf8:	add	x9, sp, #0x198
     bfc:	str	xzr, [sp, #408]
     c00:	str	xzr, [sp, #416]
     c04:	str	x0, [sp, #32]
     c08:	mov	x0, x9
     c0c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     c10:	ldr	x1, [sp, #408]
     c14:	ldr	x2, [sp, #416]
     c18:	ldr	x0, [sp, #32]
     c1c:	mov	w10, wzr
     c20:	and	w3, w10, #0x1
     c24:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
     c28:	add	x8, sp, #0x180
     c2c:	str	x0, [sp, #24]
     c30:	mov	x0, x8
     c34:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     c38:	add	x1, x1, #0x0
     c3c:	str	x8, [sp, #16]
     c40:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     c44:	ldr	x8, [sp, #352]
     c48:	ldr	x3, [x8, #336]
     c4c:	ldr	x0, [sp, #24]
     c50:	mov	w10, wzr
     c54:	mov	w1, w10
     c58:	ldr	x2, [sp, #16]
     c5c:	bl	0 <_ZN4llvm8Function6CreateEPNS_12FunctionTypeENS_11GlobalValue12LinkageTypesERKNS_5TwineERNS_6ModuleE>
     c60:	stur	x0, [x29, #-24]
     c64:	ldur	w1, [x29, #-12]
     c68:	ldur	x2, [x29, #-24]
     c6c:	ldr	x0, [sp, #352]
     c70:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     c74:	ldur	x8, [x29, #-24]
     c78:	mov	w9, #0x0                   	// #0
     c7c:	str	w9, [sp, #12]
     c80:	cbz	x8, c8c <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x914>
     c84:	mov	w8, #0x1                   	// #1
     c88:	str	w8, [sp, #12]
     c8c:	ldr	w8, [sp, #12]
     c90:	tbnz	w8, #0, c98 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x920>
     c94:	b	c9c <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x924>
     c98:	b	cbc <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE+0x944>
     c9c:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     ca0:	add	x0, x0, #0x0
     ca4:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     ca8:	add	x1, x1, #0x0
     cac:	mov	w2, #0x5a                  	// #90
     cb0:	adrp	x3, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     cb4:	add	x3, x3, #0x0
     cb8:	bl	0 <__assert_fail>
     cbc:	ldur	x0, [x29, #-24]
     cc0:	add	sp, sp, #0x500
     cc4:	ldr	x28, [sp, #16]
     cc8:	ldp	x29, x30, [sp], #32
     ccc:	ret

0000000000000cd0 <_ZN4llvm15OpenMPIRBuilder10initializeEv>:
     cd0:	sub	sp, sp, #0x20
     cd4:	stp	x29, x30, [sp, #16]
     cd8:	add	x29, sp, #0x10
     cdc:	str	x0, [sp, #8]
     ce0:	ldr	x8, [sp, #8]
     ce4:	ldr	x0, [x8, #336]
     ce8:	bl	0 <_ZN4llvm3omp5types15initializeTypesERNS_6ModuleE>
     cec:	ldp	x29, x30, [sp, #16]
     cf0:	add	sp, sp, #0x20
     cf4:	ret

0000000000000cf8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE>:
     cf8:	sub	sp, sp, #0x190
     cfc:	stp	x29, x30, [sp, #368]
     d00:	str	x28, [sp, #384]
     d04:	add	x29, sp, #0x170
     d08:	mov	w8, #0x2                   	// #2
     d0c:	adrp	x9, 0 <_ZN4llvm3omp5types8IdentPtrE>
     d10:	ldr	x9, [x9]
     d14:	sub	x10, x29, #0x18
     d18:	sub	x11, x29, #0x1c
     d1c:	sub	x12, x29, #0x38
     d20:	sub	x13, x29, #0x40
     d24:	stur	x0, [x29, #-16]
     d28:	stur	x1, [x29, #-24]
     d2c:	stur	w2, [x29, #-28]
     d30:	ldur	x14, [x29, #-16]
     d34:	mov	x0, x11
     d38:	mov	w1, w8
     d3c:	str	x9, [sp, #152]
     d40:	str	x10, [sp, #144]
     d44:	str	x12, [sp, #136]
     d48:	str	x13, [sp, #128]
     d4c:	str	x14, [sp, #120]
     d50:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     d54:	ldr	x9, [sp, #120]
     d58:	add	x10, x9, #0x1c0
     d5c:	ldursw	x11, [x29, #-28]
     d60:	stur	x11, [x29, #-64]
     d64:	ldr	x11, [sp, #136]
     d68:	mov	x0, x11
     d6c:	ldr	x1, [sp, #144]
     d70:	ldr	x2, [sp, #128]
     d74:	str	x10, [sp, #112]
     d78:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     d7c:	ldr	x0, [sp, #112]
     d80:	ldr	x1, [sp, #136]
     d84:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     d88:	stur	x0, [x29, #-40]
     d8c:	ldur	x9, [x29, #-40]
     d90:	ldr	x9, [x9]
     d94:	cbnz	x9, fc8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x2d0>
     d98:	adrp	x8, 0 <_ZN4llvm3omp5types5Int32E>
     d9c:	ldr	x8, [x8]
     da0:	ldr	x0, [x8]
     da4:	str	x8, [sp, #104]
     da8:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
     dac:	stur	x0, [x29, #-72]
     db0:	ldur	x8, [x29, #-72]
     db4:	sub	x9, x29, #0x70
     db8:	stur	x8, [x29, #-112]
     dbc:	ldr	x8, [sp, #104]
     dc0:	ldr	x0, [x8]
     dc4:	ldursw	x1, [x29, #-28]
     dc8:	mov	w10, wzr
     dcc:	and	w2, w10, #0x1
     dd0:	str	x9, [sp, #96]
     dd4:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeEmb>
     dd8:	ldr	x8, [sp, #96]
     ddc:	str	x0, [x8, #8]
     de0:	ldur	x9, [x29, #-72]
     de4:	str	x9, [x8, #16]
     de8:	ldur	x9, [x29, #-72]
     dec:	str	x9, [x8, #24]
     df0:	ldur	x9, [x29, #-24]
     df4:	str	x9, [x8, #32]
     df8:	ldr	x9, [sp, #152]
     dfc:	ldr	x0, [x9]
     e00:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e04:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e08:	sub	x8, x29, #0x88
     e0c:	str	x0, [sp, #88]
     e10:	mov	x0, x8
     e14:	ldr	x1, [sp, #96]
     e18:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e1c:	ldur	x1, [x29, #-136]
     e20:	ldur	x2, [x29, #-128]
     e24:	ldr	x0, [sp, #88]
     e28:	bl	0 <_ZN4llvm14ConstantStruct3getEPNS_10StructTypeENS_8ArrayRefIPNS_8ConstantEEE>
     e2c:	stur	x0, [x29, #-120]
     e30:	ldr	x8, [sp, #120]
     e34:	ldr	x0, [x8, #336]
     e38:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e3c:	stur	x0, [x29, #-144]
     e40:	ldur	x0, [x29, #-144]
     e44:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e48:	stur	x0, [x29, #-152]
     e4c:	ldur	x0, [x29, #-144]
     e50:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e54:	stur	x0, [x29, #-160]
     e58:	sub	x0, x29, #0x98
     e5c:	sub	x1, x29, #0xa0
     e60:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e64:	tbnz	w0, #0, e6c <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x174>
     e68:	b	ed4 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x1dc>
     e6c:	sub	x0, x29, #0x98
     e70:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e74:	stur	x0, [x29, #-168]
     e78:	ldur	x0, [x29, #-168]
     e7c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e80:	ldr	x8, [sp, #152]
     e84:	ldr	x9, [x8]
     e88:	cmp	x0, x9
     e8c:	b.ne	ec8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x1d0>  // b.any
     e90:	ldur	x0, [x29, #-168]
     e94:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     e98:	tbnz	w0, #0, ea0 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x1a8>
     e9c:	b	ec8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x1d0>
     ea0:	ldur	x0, [x29, #-168]
     ea4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     ea8:	ldur	x8, [x29, #-120]
     eac:	cmp	x0, x8
     eb0:	b.ne	ec8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x1d0>  // b.any
     eb4:	ldur	x8, [x29, #-168]
     eb8:	ldur	x9, [x29, #-40]
     ebc:	str	x8, [x9]
     ec0:	stur	x8, [x29, #-8]
     ec4:	b	fd4 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x2dc>
     ec8:	sub	x0, x29, #0x98
     ecc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     ed0:	b	e58 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE+0x160>
     ed4:	mov	x0, #0x58                  	// #88
     ed8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     edc:	ldr	x8, [sp, #120]
     ee0:	ldr	x1, [x8, #336]
     ee4:	ldr	x9, [sp, #152]
     ee8:	ldr	x10, [x9]
     eec:	str	x0, [sp, #80]
     ef0:	mov	x0, x10
     ef4:	str	x1, [sp, #72]
     ef8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     efc:	ldur	x5, [x29, #-120]
     f00:	add	x8, sp, #0xb0
     f04:	str	x0, [sp, #64]
     f08:	mov	x0, x8
     f0c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     f10:	add	x1, x1, #0x0
     f14:	str	x5, [sp, #56]
     f18:	str	x8, [sp, #48]
     f1c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     f20:	ldr	x0, [sp, #80]
     f24:	ldr	x1, [sp, #72]
     f28:	ldr	x2, [sp, #64]
     f2c:	mov	w11, #0x1                   	// #1
     f30:	mov	w12, wzr
     f34:	and	w3, w12, #0x1
     f38:	mov	w4, #0x8                   	// #8
     f3c:	ldr	x5, [sp, #56]
     f40:	ldr	x6, [sp, #48]
     f44:	mov	x8, xzr
     f48:	mov	x7, x8
     f4c:	mov	x8, sp
     f50:	str	wzr, [x8]
     f54:	mov	x8, sp
     f58:	str	wzr, [x8, #8]
     f5c:	mov	x8, sp
     f60:	and	w11, w12, w11
     f64:	strb	w11, [x8, #16]
     f68:	bl	0 <_ZN4llvm14GlobalVariableC1ERNS_6ModuleEPNS_4TypeEbNS_11GlobalValue12LinkageTypesEPNS_8ConstantERKNS_5TwineEPS0_NS5_15ThreadLocalModeEjb>
     f6c:	ldur	x8, [x29, #-40]
     f70:	ldr	x9, [sp, #80]
     f74:	str	x9, [x8]
     f78:	ldur	x8, [x29, #-40]
     f7c:	ldr	x0, [x8]
     f80:	mov	w1, #0x2                   	// #2
     f84:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     f88:	ldur	x8, [x29, #-40]
     f8c:	ldr	x0, [x8]
     f90:	add	x8, sp, #0xad
     f94:	str	x0, [sp, #40]
     f98:	mov	x0, x8
     f9c:	mov	x1, #0x8                   	// #8
     fa0:	str	x8, [sp, #32]
     fa4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     fa8:	add	x0, sp, #0xae
     fac:	ldr	x1, [sp, #32]
     fb0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
     fb4:	ldrh	w11, [sp, #174]
     fb8:	strh	w11, [sp, #160]
     fbc:	ldr	x1, [sp, #160]
     fc0:	ldr	x0, [sp, #40]
     fc4:	bl	0 <_ZN4llvm12GlobalObject12setAlignmentENS_10MaybeAlignE>
     fc8:	ldur	x8, [x29, #-40]
     fcc:	ldr	x8, [x8]
     fd0:	stur	x8, [x29, #-8]
     fd4:	ldur	x0, [x29, #-8]
     fd8:	ldr	x28, [sp, #384]
     fdc:	ldp	x29, x30, [sp, #368]
     fe0:	add	sp, sp, #0x190
     fe4:	ret

0000000000000fe8 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE>:
     fe8:	sub	sp, sp, #0xd0
     fec:	stp	x29, x30, [sp, #192]
     ff0:	add	x29, sp, #0xc0
     ff4:	stur	x1, [x29, #-24]
     ff8:	stur	x2, [x29, #-16]
     ffc:	stur	x0, [x29, #-32]
    1000:	ldur	x8, [x29, #-32]
    1004:	add	x0, x8, #0x1a0
    1008:	ldur	q0, [x29, #-24]
    100c:	stur	q0, [x29, #-64]
    1010:	ldur	x1, [x29, #-64]
    1014:	ldur	x2, [x29, #-56]
    1018:	str	x8, [sp, #16]
    101c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1020:	stur	x0, [x29, #-40]
    1024:	ldur	x8, [x29, #-40]
    1028:	ldr	x8, [x8]
    102c:	cbnz	x8, 1158 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x170>
    1030:	ldr	x8, [sp, #16]
    1034:	ldr	x0, [x8, #336]
    1038:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    103c:	ldur	q0, [x29, #-24]
    1040:	str	q0, [sp, #96]
    1044:	ldr	x1, [sp, #96]
    1048:	ldr	x2, [sp, #104]
    104c:	mov	w9, #0x1                   	// #1
    1050:	and	w3, w9, #0x1
    1054:	bl	0 <_ZN4llvm17ConstantDataArray9getStringERNS_11LLVMContextENS_9StringRefEb>
    1058:	stur	x0, [x29, #-72]
    105c:	ldr	x8, [sp, #16]
    1060:	ldr	x0, [x8, #336]
    1064:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1068:	str	x0, [sp, #88]
    106c:	ldr	x0, [sp, #88]
    1070:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1074:	str	x0, [sp, #80]
    1078:	ldr	x0, [sp, #88]
    107c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1080:	str	x0, [sp, #72]
    1084:	add	x0, sp, #0x50
    1088:	add	x1, sp, #0x48
    108c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1090:	tbnz	w0, #0, 1098 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0xb0>
    1094:	b	1108 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x120>
    1098:	add	x0, sp, #0x50
    109c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    10a0:	str	x0, [sp, #64]
    10a4:	ldr	x0, [sp, #64]
    10a8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    10ac:	tbnz	w0, #0, 10b4 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0xcc>
    10b0:	b	10fc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x114>
    10b4:	ldr	x0, [sp, #64]
    10b8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    10bc:	tbnz	w0, #0, 10c4 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0xdc>
    10c0:	b	10fc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x114>
    10c4:	ldr	x0, [sp, #64]
    10c8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    10cc:	ldur	x8, [x29, #-72]
    10d0:	cmp	x0, x8
    10d4:	b.ne	10fc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x114>  // b.any
    10d8:	ldr	x0, [sp, #64]
    10dc:	adrp	x8, 0 <_ZN4llvm3omp5types7Int8PtrE>
    10e0:	ldr	x8, [x8]
    10e4:	ldr	x1, [x8]
    10e8:	bl	0 <_ZN4llvm12ConstantExpr14getPointerCastEPNS_8ConstantEPNS_4TypeE>
    10ec:	ldur	x8, [x29, #-40]
    10f0:	str	x0, [x8]
    10f4:	stur	x0, [x29, #-8]
    10f8:	b	1164 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x17c>
    10fc:	add	x0, sp, #0x50
    1100:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1104:	b	1084 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE+0x9c>
    1108:	ldr	x8, [sp, #16]
    110c:	add	x0, x8, #0x158
    1110:	ldur	q0, [x29, #-24]
    1114:	str	q0, [sp, #48]
    1118:	add	x9, sp, #0x18
    111c:	str	x0, [sp, #8]
    1120:	mov	x0, x9
    1124:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1128:	add	x1, x1, #0x0
    112c:	str	x9, [sp]
    1130:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1134:	ldr	x1, [sp, #48]
    1138:	ldr	x2, [sp, #56]
    113c:	ldr	x0, [sp, #8]
    1140:	ldr	x3, [sp]
    1144:	mov	w10, wzr
    1148:	mov	w4, w10
    114c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1150:	ldur	x8, [x29, #-40]
    1154:	str	x0, [x8]
    1158:	ldur	x8, [x29, #-40]
    115c:	ldr	x8, [x8]
    1160:	stur	x8, [x29, #-8]
    1164:	ldur	x0, [x29, #-8]
    1168:	ldp	x29, x30, [sp, #192]
    116c:	add	sp, sp, #0xd0
    1170:	ret

0000000000001174 <_ZN4llvm15OpenMPIRBuilder27getOrCreateDefaultSrcLocStrEv>:
    1174:	sub	sp, sp, #0x30
    1178:	stp	x29, x30, [sp, #32]
    117c:	add	x29, sp, #0x20
    1180:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1184:	add	x1, x1, #0x0
    1188:	add	x8, sp, #0x8
    118c:	stur	x0, [x29, #-8]
    1190:	ldur	x0, [x29, #-8]
    1194:	str	x0, [sp]
    1198:	mov	x0, x8
    119c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    11a0:	ldr	x1, [sp, #8]
    11a4:	ldr	x2, [sp, #16]
    11a8:	ldr	x0, [sp]
    11ac:	bl	fe8 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE>
    11b0:	ldp	x29, x30, [sp, #32]
    11b4:	add	sp, sp, #0x30
    11b8:	ret

00000000000011bc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE>:
    11bc:	stp	x29, x30, [sp, #-32]!
    11c0:	str	x28, [sp, #16]
    11c4:	mov	x29, sp
    11c8:	sub	sp, sp, #0x2c0
    11cc:	sub	x8, x29, #0x60
    11d0:	adrp	x9, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    11d4:	add	x9, x9, #0x0
    11d8:	stur	x0, [x29, #-16]
    11dc:	stur	x1, [x29, #-24]
    11e0:	ldur	x10, [x29, #-16]
    11e4:	ldur	x11, [x29, #-24]
    11e8:	add	x0, x11, #0x10
    11ec:	str	x8, [sp, #96]
    11f0:	str	x9, [sp, #88]
    11f4:	str	x10, [sp, #80]
    11f8:	bl	0 <_ZNK4llvm8DebugLoc3getEv>
    11fc:	stur	x0, [x29, #-32]
    1200:	ldur	x8, [x29, #-32]
    1204:	cbnz	x8, 1218 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE+0x5c>
    1208:	ldr	x0, [sp, #80]
    120c:	bl	1174 <_ZN4llvm15OpenMPIRBuilder27getOrCreateDefaultSrcLocStrEv>
    1210:	stur	x0, [x29, #-8]
    1214:	b	13e0 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE+0x224>
    1218:	ldur	x0, [x29, #-32]
    121c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1220:	sub	x8, x29, #0x40
    1224:	stur	x0, [x29, #-64]
    1228:	stur	x1, [x29, #-56]
    122c:	mov	x0, x8
    1230:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1234:	tbnz	w0, #0, 124c <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE+0x90>
    1238:	ldur	x0, [x29, #-32]
    123c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1240:	stur	x0, [x29, #-48]
    1244:	stur	x1, [x29, #-40]
    1248:	b	1260 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE+0xa4>
    124c:	ldr	x8, [sp, #80]
    1250:	ldr	x0, [x8, #336]
    1254:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1258:	stur	x0, [x29, #-48]
    125c:	stur	x1, [x29, #-40]
    1260:	ldur	x0, [x29, #-32]
    1264:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1268:	bl	0 <_ZNK4llvm12DILocalScope13getSubprogramEv>
    126c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1270:	sub	x8, x29, #0x50
    1274:	stur	x0, [x29, #-80]
    1278:	stur	x1, [x29, #-72]
    127c:	mov	x0, x8
    1280:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1284:	tbnz	w0, #0, 1298 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE+0xdc>
    1288:	ldr	x8, [sp, #96]
    128c:	ldr	q0, [x8, #16]
    1290:	str	q0, [x8]
    1294:	b	12b0 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE+0xf4>
    1298:	ldur	x0, [x29, #-24]
    129c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    12a0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    12a4:	bl	0 <_ZNK4llvm5Value7getNameEv>
    12a8:	stur	x0, [x29, #-96]
    12ac:	stur	x1, [x29, #-88]
    12b0:	ldr	x8, [sp, #96]
    12b4:	ldr	q0, [x8]
    12b8:	sub	x0, x29, #0x50
    12bc:	str	q0, [x8, #16]
    12c0:	ldur	x9, [x29, #-32]
    12c4:	str	x0, [sp, #72]
    12c8:	mov	x0, x9
    12cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    12d0:	sub	x8, x29, #0x80
    12d4:	str	x8, [sp, #64]
    12d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    12dc:	ldur	x0, [x29, #-32]
    12e0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    12e4:	sub	x8, x29, #0xa0
    12e8:	str	x8, [sp, #56]
    12ec:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    12f0:	add	x8, sp, #0x98
    12f4:	mov	x0, x8
    12f8:	str	x8, [sp, #48]
    12fc:	bl	0 <_ZNSt7__cxx1118basic_stringstreamIcSt11char_traitsIcESaIcEEC1Ev>
    1300:	ldr	x8, [sp, #48]
    1304:	add	x0, x8, #0x10
    1308:	ldr	x1, [sp, #88]
    130c:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    1310:	sub	x8, x29, #0x30
    1314:	str	x0, [sp, #40]
    1318:	mov	x0, x8
    131c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1320:	ldr	x1, [sp, #40]
    1324:	str	x0, [sp, #32]
    1328:	mov	x0, x1
    132c:	ldr	x1, [sp, #32]
    1330:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    1334:	ldr	x1, [sp, #88]
    1338:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    133c:	ldr	x8, [sp, #72]
    1340:	str	x0, [sp, #24]
    1344:	mov	x0, x8
    1348:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    134c:	ldr	x1, [sp, #24]
    1350:	str	x0, [sp, #16]
    1354:	mov	x0, x1
    1358:	ldr	x1, [sp, #16]
    135c:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    1360:	ldr	x1, [sp, #88]
    1364:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    1368:	ldr	x1, [sp, #64]
    136c:	bl	0 <_ZStlsIcSt11char_traitsIcESaIcEERSt13basic_ostreamIT_T0_ES7_RKNSt7__cxx1112basic_stringIS4_S5_T1_EE>
    1370:	ldr	x1, [sp, #88]
    1374:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    1378:	ldr	x1, [sp, #56]
    137c:	bl	0 <_ZStlsIcSt11char_traitsIcESaIcEERSt13basic_ostreamIT_T0_ES7_RKNSt7__cxx1112basic_stringIS4_S5_T1_EE>
    1380:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1384:	add	x1, x1, #0x0
    1388:	bl	0 <_ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_PKc>
    138c:	add	x8, sp, #0x68
    1390:	str	x8, [sp, #8]
    1394:	ldr	x9, [sp, #48]
    1398:	mov	x0, x9
    139c:	bl	0 <_ZNKSt7__cxx1118basic_stringstreamIcSt11char_traitsIcESaIcEE3strEv>
    13a0:	add	x0, sp, #0x88
    13a4:	ldr	x1, [sp, #8]
    13a8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    13ac:	ldr	x1, [sp, #136]
    13b0:	ldr	x2, [sp, #144]
    13b4:	ldr	x0, [sp, #80]
    13b8:	bl	fe8 <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrENS_9StringRefE>
    13bc:	stur	x0, [x29, #-8]
    13c0:	ldr	x0, [sp, #8]
    13c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    13c8:	ldr	x0, [sp, #48]
    13cc:	bl	0 <_ZNSt7__cxx1118basic_stringstreamIcSt11char_traitsIcESaIcEED1Ev>
    13d0:	ldr	x0, [sp, #56]
    13d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    13d8:	ldr	x0, [sp, #64]
    13dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    13e0:	ldur	x0, [x29, #-8]
    13e4:	add	sp, sp, #0x2c0
    13e8:	ldr	x28, [sp, #16]
    13ec:	ldp	x29, x30, [sp], #32
    13f0:	ret

00000000000013f4 <_ZN4llvm15OpenMPIRBuilder19getOrCreateThreadIDEPNS_5ValueE>:
    13f4:	sub	sp, sp, #0x80
    13f8:	stp	x29, x30, [sp, #112]
    13fc:	add	x29, sp, #0x70
    1400:	mov	w8, #0x3                   	// #3
    1404:	adrp	x9, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1408:	add	x9, x9, #0x0
    140c:	mov	x10, xzr
    1410:	sub	x11, x29, #0x10
    1414:	sub	x12, x29, #0x20
    1418:	add	x13, sp, #0x38
    141c:	stur	x0, [x29, #-8]
    1420:	stur	x1, [x29, #-16]
    1424:	ldur	x14, [x29, #-8]
    1428:	add	x0, x14, #0x158
    142c:	str	x0, [sp, #48]
    1430:	mov	x0, x14
    1434:	mov	w1, w8
    1438:	str	x9, [sp, #40]
    143c:	str	x10, [sp, #32]
    1440:	str	x11, [sp, #24]
    1444:	str	x12, [sp, #16]
    1448:	str	x13, [sp, #8]
    144c:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    1450:	ldr	x9, [sp, #16]
    1454:	str	x0, [sp]
    1458:	mov	x0, x9
    145c:	ldr	x1, [sp, #24]
    1460:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1464:	ldr	x0, [sp, #8]
    1468:	ldr	x1, [sp, #40]
    146c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1470:	ldur	x2, [x29, #-32]
    1474:	ldur	x3, [x29, #-24]
    1478:	ldr	x0, [sp, #48]
    147c:	ldr	x1, [sp]
    1480:	ldr	x4, [sp, #8]
    1484:	ldr	x5, [sp, #32]
    1488:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    148c:	ldp	x29, x30, [sp, #112]
    1490:	add	sp, sp, #0x80
    1494:	ret

0000000000001498 <_ZN4llvm15OpenMPIRBuilder13CreateBarrierERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb>:
    1498:	sub	sp, sp, #0x40
    149c:	stp	x29, x30, [sp, #48]
    14a0:	add	x29, sp, #0x30
    14a4:	str	x0, [sp, #24]
    14a8:	str	x1, [sp, #16]
    14ac:	str	w2, [sp, #12]
    14b0:	mov	w8, #0x1                   	// #1
    14b4:	and	w8, w3, w8
    14b8:	strb	w8, [sp, #11]
    14bc:	and	w8, w4, #0x1
    14c0:	strb	w8, [sp, #10]
    14c4:	ldr	x9, [sp, #24]
    14c8:	ldr	x1, [sp, #16]
    14cc:	mov	x0, x9
    14d0:	str	x9, [sp]
    14d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    14d8:	tbnz	w0, #0, 14ec <_ZN4llvm15OpenMPIRBuilder13CreateBarrierERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x54>
    14dc:	ldr	x8, [sp, #16]
    14e0:	ldr	q0, [x8]
    14e4:	stur	q0, [x29, #-16]
    14e8:	b	1514 <_ZN4llvm15OpenMPIRBuilder13CreateBarrierERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x7c>
    14ec:	ldr	x1, [sp, #16]
    14f0:	ldr	w2, [sp, #12]
    14f4:	ldrb	w8, [sp, #11]
    14f8:	ldrb	w9, [sp, #10]
    14fc:	ldr	x0, [sp]
    1500:	and	w3, w8, #0x1
    1504:	and	w4, w9, #0x1
    1508:	bl	1528 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb>
    150c:	stur	x0, [x29, #-16]
    1510:	stur	x1, [x29, #-8]
    1514:	ldur	x0, [x29, #-16]
    1518:	ldur	x1, [x29, #-8]
    151c:	ldp	x29, x30, [sp, #48]
    1520:	add	sp, sp, #0x40
    1524:	ret

0000000000001528 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb>:
    1528:	sub	sp, sp, #0xd0
    152c:	stp	x29, x30, [sp, #192]
    1530:	add	x29, sp, #0xc0
    1534:	mov	w8, #0x1                   	// #1
    1538:	stur	x0, [x29, #-24]
    153c:	stur	x1, [x29, #-32]
    1540:	stur	w2, [x29, #-36]
    1544:	and	w9, w3, w8
    1548:	sturb	w9, [x29, #-37]
    154c:	and	w8, w4, w8
    1550:	sturb	w8, [x29, #-38]
    1554:	ldur	x10, [x29, #-24]
    1558:	ldur	w8, [x29, #-36]
    155c:	subs	w8, w8, #0x4
    1560:	mov	w11, w8
    1564:	ubfx	x11, x11, #0, #32
    1568:	cmp	x11, #0x7
    156c:	str	x10, [sp, #56]
    1570:	str	x11, [sp, #48]
    1574:	b.hi	15c0 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x98>  // b.pmore
    1578:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    157c:	add	x8, x8, #0x0
    1580:	ldr	x11, [sp, #48]
    1584:	ldrsw	x10, [x8, x11, lsl #2]
    1588:	add	x9, x8, x10
    158c:	br	x9
    1590:	mov	w8, #0x40                  	// #64
    1594:	stur	w8, [x29, #-44]
    1598:	b	15c8 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0xa0>
    159c:	mov	w8, #0xc0                  	// #192
    15a0:	stur	w8, [x29, #-44]
    15a4:	b	15c8 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0xa0>
    15a8:	mov	w8, #0x140                 	// #320
    15ac:	stur	w8, [x29, #-44]
    15b0:	b	15c8 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0xa0>
    15b4:	mov	w8, #0x20                  	// #32
    15b8:	stur	w8, [x29, #-44]
    15bc:	b	15c8 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0xa0>
    15c0:	mov	w8, #0x40                  	// #64
    15c4:	stur	w8, [x29, #-44]
    15c8:	ldur	x1, [x29, #-32]
    15cc:	ldr	x0, [sp, #56]
    15d0:	bl	11bc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE>
    15d4:	stur	x0, [x29, #-56]
    15d8:	ldur	x1, [x29, #-56]
    15dc:	ldur	w2, [x29, #-44]
    15e0:	ldr	x0, [sp, #56]
    15e4:	bl	cf8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE>
    15e8:	sub	x8, x29, #0x48
    15ec:	stur	x0, [x29, #-72]
    15f0:	ldur	x1, [x29, #-56]
    15f4:	ldr	x0, [sp, #56]
    15f8:	mov	w9, wzr
    15fc:	mov	w2, w9
    1600:	str	x8, [sp, #40]
    1604:	bl	cf8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE>
    1608:	ldr	x8, [sp, #56]
    160c:	str	x0, [sp, #32]
    1610:	mov	x0, x8
    1614:	ldr	x1, [sp, #32]
    1618:	bl	13f4 <_ZN4llvm15OpenMPIRBuilder19getOrCreateThreadIDEPNS_5ValueE>
    161c:	ldr	x8, [sp, #40]
    1620:	str	x0, [x8, #8]
    1624:	ldurb	w9, [x29, #-37]
    1628:	mov	w10, #0x0                   	// #0
    162c:	str	w10, [sp, #28]
    1630:	tbnz	w9, #0, 1644 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x11c>
    1634:	ldr	x0, [sp, #56]
    1638:	mov	w1, #0x1                   	// #1
    163c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1640:	str	w0, [sp, #28]
    1644:	ldr	w8, [sp, #28]
    1648:	and	w8, w8, #0x1
    164c:	sturb	w8, [x29, #-73]
    1650:	ldr	x9, [sp, #56]
    1654:	add	x0, x9, #0x158
    1658:	ldurb	w8, [x29, #-73]
    165c:	mov	w10, #0x2                   	// #2
    1660:	mov	w11, wzr
    1664:	tst	w8, #0x1
    1668:	csel	w1, w10, w11, ne  // ne = any
    166c:	str	x0, [sp, #16]
    1670:	mov	x0, x9
    1674:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    1678:	add	x9, sp, #0x58
    167c:	str	x0, [sp, #8]
    1680:	mov	x0, x9
    1684:	sub	x1, x29, #0x48
    1688:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    168c:	add	x9, sp, #0x40
    1690:	mov	x0, x9
    1694:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1698:	add	x1, x1, #0x0
    169c:	str	x9, [sp]
    16a0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    16a4:	ldr	x2, [sp, #88]
    16a8:	ldr	x3, [sp, #96]
    16ac:	ldr	x0, [sp, #16]
    16b0:	ldr	x1, [sp, #8]
    16b4:	ldr	x4, [sp]
    16b8:	mov	x9, xzr
    16bc:	mov	x5, x9
    16c0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    16c4:	stur	x0, [x29, #-88]
    16c8:	ldurb	w8, [x29, #-73]
    16cc:	tbnz	w8, #0, 16d4 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x1ac>
    16d0:	b	16f0 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x1c8>
    16d4:	ldurb	w8, [x29, #-38]
    16d8:	tbnz	w8, #0, 16e0 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x1b8>
    16dc:	b	16f0 <_ZN4llvm15OpenMPIRBuilder15emitBarrierImplERKNS0_19LocationDescriptionENS_3omp9DirectiveEbb+0x1c8>
    16e0:	ldur	x1, [x29, #-88]
    16e4:	ldr	x0, [sp, #56]
    16e8:	mov	w2, #0x1                   	// #1
    16ec:	bl	1718 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE>
    16f0:	ldr	x8, [sp, #56]
    16f4:	add	x0, x8, #0x158
    16f8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    16fc:	stur	x0, [x29, #-16]
    1700:	stur	x1, [x29, #-8]
    1704:	ldur	x0, [x29, #-16]
    1708:	ldur	x1, [x29, #-8]
    170c:	ldp	x29, x30, [sp, #192]
    1710:	add	sp, sp, #0xd0
    1714:	ret

0000000000001718 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE>:
    1718:	sub	sp, sp, #0x1c0
    171c:	stp	x29, x30, [sp, #416]
    1720:	str	x28, [sp, #432]
    1724:	add	x29, sp, #0x1a0
    1728:	stur	x0, [x29, #-8]
    172c:	stur	x1, [x29, #-16]
    1730:	stur	w2, [x29, #-20]
    1734:	ldur	x8, [x29, #-8]
    1738:	ldur	w1, [x29, #-20]
    173c:	mov	x0, x8
    1740:	str	x8, [sp, #160]
    1744:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1748:	mov	w9, #0x0                   	// #0
    174c:	str	w9, [sp, #156]
    1750:	tbnz	w0, #0, 1758 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x40>
    1754:	b	1760 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x48>
    1758:	mov	w8, #0x1                   	// #1
    175c:	str	w8, [sp, #156]
    1760:	ldr	w8, [sp, #156]
    1764:	tbnz	w8, #0, 176c <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x54>
    1768:	b	1770 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x58>
    176c:	b	1790 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x78>
    1770:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1774:	add	x0, x0, #0x0
    1778:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    177c:	add	x1, x1, #0x0
    1780:	mov	w2, #0x10f                 	// #271
    1784:	adrp	x3, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1788:	add	x3, x3, #0x0
    178c:	bl	0 <__assert_fail>
    1790:	ldr	x8, [sp, #160]
    1794:	add	x0, x8, #0x158
    1798:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    179c:	stur	x0, [x29, #-32]
    17a0:	ldr	x8, [sp, #160]
    17a4:	add	x0, x8, #0x158
    17a8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    17ac:	sub	x8, x29, #0x30
    17b0:	stur	x0, [x29, #-48]
    17b4:	ldur	x0, [x29, #-32]
    17b8:	str	x8, [sp, #144]
    17bc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    17c0:	sub	x1, x29, #0x38
    17c4:	stur	x0, [x29, #-56]
    17c8:	ldr	x0, [sp, #144]
    17cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    17d0:	tbnz	w0, #0, 17d8 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0xc0>
    17d4:	b	184c <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x134>
    17d8:	ldur	x0, [x29, #-32]
    17dc:	bl	0 <_ZNK4llvm10BasicBlock10getContextEv>
    17e0:	ldur	x8, [x29, #-32]
    17e4:	str	x0, [sp, #136]
    17e8:	mov	x0, x8
    17ec:	bl	0 <_ZNK4llvm5Value7getNameEv>
    17f0:	sub	x8, x29, #0x60
    17f4:	stur	x0, [x29, #-96]
    17f8:	stur	x1, [x29, #-88]
    17fc:	sub	x9, x29, #0x50
    1800:	str	x8, [sp, #128]
    1804:	mov	x8, x9
    1808:	ldr	x0, [sp, #128]
    180c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1810:	add	x1, x1, #0x0
    1814:	str	x9, [sp, #120]
    1818:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    181c:	ldur	x0, [x29, #-32]
    1820:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1824:	ldr	x1, [sp, #136]
    1828:	str	x0, [sp, #112]
    182c:	mov	x0, x1
    1830:	ldr	x1, [sp, #120]
    1834:	ldr	x2, [sp, #112]
    1838:	mov	x8, xzr
    183c:	mov	x3, x8
    1840:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1844:	stur	x0, [x29, #-40]
    1848:	b	18d4 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE+0x1bc>
    184c:	ldur	x0, [x29, #-32]
    1850:	ldr	x8, [sp, #160]
    1854:	add	x9, x8, #0x158
    1858:	str	x0, [sp, #104]
    185c:	mov	x0, x9
    1860:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1864:	sub	x8, x29, #0x68
    1868:	stur	x0, [x29, #-104]
    186c:	mov	x0, x8
    1870:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1874:	sub	x8, x29, #0x80
    1878:	str	x0, [sp, #96]
    187c:	mov	x0, x8
    1880:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1884:	add	x1, x1, #0x0
    1888:	str	x8, [sp, #88]
    188c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1890:	ldr	x0, [sp, #104]
    1894:	ldr	x1, [sp, #96]
    1898:	mov	x8, xzr
    189c:	mov	x2, x8
    18a0:	mov	x3, x8
    18a4:	mov	x4, x8
    18a8:	ldr	x5, [sp, #88]
    18ac:	bl	0 <_ZN4llvm10SplitBlockEPNS_10BasicBlockEPNS_11InstructionEPNS_13DominatorTreeEPNS_8LoopInfoEPNS_16MemorySSAUpdaterERKNS_5TwineE>
    18b0:	stur	x0, [x29, #-40]
    18b4:	ldur	x0, [x29, #-32]
    18b8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    18bc:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    18c0:	stur	x0, [x29, #-136]
    18c4:	ldr	x8, [sp, #160]
    18c8:	add	x0, x8, #0x158
    18cc:	ldur	x1, [x29, #-32]
    18d0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    18d4:	ldur	x0, [x29, #-32]
    18d8:	bl	0 <_ZNK4llvm10BasicBlock10getContextEv>
    18dc:	ldur	x8, [x29, #-32]
    18e0:	str	x0, [sp, #80]
    18e4:	mov	x0, x8
    18e8:	bl	0 <_ZNK4llvm5Value7getNameEv>
    18ec:	sub	x8, x29, #0xb8
    18f0:	stur	x0, [x29, #-184]
    18f4:	stur	x1, [x29, #-176]
    18f8:	sub	x9, x29, #0xa8
    18fc:	str	x8, [sp, #72]
    1900:	mov	x8, x9
    1904:	ldr	x0, [sp, #72]
    1908:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    190c:	add	x1, x1, #0x0
    1910:	str	x9, [sp, #64]
    1914:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1918:	ldur	x0, [x29, #-32]
    191c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1920:	ldr	x1, [sp, #80]
    1924:	str	x0, [sp, #56]
    1928:	mov	x0, x1
    192c:	ldr	x1, [sp, #64]
    1930:	ldr	x2, [sp, #56]
    1934:	mov	x8, xzr
    1938:	mov	x3, x8
    193c:	str	x8, [sp, #48]
    1940:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1944:	stur	x0, [x29, #-144]
    1948:	ldr	x8, [sp, #160]
    194c:	add	x0, x8, #0x158
    1950:	ldur	x1, [x29, #-16]
    1954:	add	x9, sp, #0xc8
    1958:	str	x0, [sp, #40]
    195c:	mov	x0, x9
    1960:	adrp	x10, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1964:	add	x10, x10, #0x0
    1968:	str	x1, [sp, #32]
    196c:	mov	x1, x10
    1970:	str	x9, [sp, #24]
    1974:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1978:	ldr	x0, [sp, #40]
    197c:	ldr	x1, [sp, #32]
    1980:	ldr	x2, [sp, #24]
    1984:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1988:	stur	x0, [x29, #-192]
    198c:	ldr	x8, [sp, #160]
    1990:	add	x0, x8, #0x158
    1994:	ldur	x1, [x29, #-192]
    1998:	ldur	x2, [x29, #-40]
    199c:	ldur	x3, [x29, #-144]
    19a0:	ldr	x9, [sp, #48]
    19a4:	mov	x4, x9
    19a8:	mov	x5, x9
    19ac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    19b0:	ldr	x8, [sp, #160]
    19b4:	add	x9, x8, #0x158
    19b8:	ldur	x1, [x29, #-144]
    19bc:	mov	x0, x9
    19c0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    19c4:	ldr	x0, [sp, #160]
    19c8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    19cc:	str	x0, [sp, #192]
    19d0:	ldr	x0, [sp, #192]
    19d4:	ldr	x8, [sp, #160]
    19d8:	add	x9, x8, #0x158
    19dc:	str	x0, [sp, #16]
    19e0:	mov	x0, x9
    19e4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    19e8:	str	x0, [sp, #176]
    19ec:	str	x1, [sp, #184]
    19f0:	ldr	x1, [sp, #176]
    19f4:	ldr	x2, [sp, #184]
    19f8:	ldr	x0, [sp, #16]
    19fc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1a00:	ldr	x8, [sp, #160]
    1a04:	add	x0, x8, #0x158
    1a08:	ldur	x1, [x29, #-40]
    1a0c:	ldur	x9, [x29, #-40]
    1a10:	str	x0, [sp, #8]
    1a14:	mov	x0, x9
    1a18:	str	x1, [sp]
    1a1c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1a20:	str	x0, [sp, #168]
    1a24:	ldr	x2, [sp, #168]
    1a28:	ldr	x0, [sp, #8]
    1a2c:	ldr	x1, [sp]
    1a30:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1a34:	ldr	x28, [sp, #432]
    1a38:	ldp	x29, x30, [sp, #416]
    1a3c:	add	sp, sp, #0x1c0
    1a40:	ret

0000000000001a44 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE>:
    1a44:	sub	sp, sp, #0x100
    1a48:	stp	x29, x30, [sp, #240]
    1a4c:	add	x29, sp, #0xf0
    1a50:	stur	x0, [x29, #-24]
    1a54:	stur	x1, [x29, #-32]
    1a58:	stur	x2, [x29, #-40]
    1a5c:	stur	w3, [x29, #-44]
    1a60:	ldur	x8, [x29, #-24]
    1a64:	ldur	x1, [x29, #-32]
    1a68:	mov	x0, x8
    1a6c:	str	x8, [sp, #56]
    1a70:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1a74:	tbnz	w0, #0, 1a88 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x44>
    1a78:	ldur	x8, [x29, #-32]
    1a7c:	ldr	q0, [x8]
    1a80:	stur	q0, [x29, #-16]
    1a84:	b	1ca8 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x264>
    1a88:	ldr	x8, [sp, #56]
    1a8c:	add	x0, x8, #0x158
    1a90:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1a94:	stur	x0, [x29, #-56]
    1a98:	ldur	x8, [x29, #-56]
    1a9c:	stur	x8, [x29, #-64]
    1aa0:	mov	x8, xzr
    1aa4:	stur	x8, [x29, #-72]
    1aa8:	ldur	x8, [x29, #-40]
    1aac:	cbz	x8, 1acc <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x88>
    1ab0:	ldur	x0, [x29, #-40]
    1ab4:	ldur	x1, [x29, #-56]
    1ab8:	sub	x2, x29, #0x40
    1abc:	sub	x3, x29, #0x48
    1ac0:	mov	x8, xzr
    1ac4:	mov	x4, x8
    1ac8:	bl	0 <_ZN4llvm29SplitBlockAndInsertIfThenElseEPNS_5ValueEPNS_11InstructionEPS3_S4_PNS_6MDNodeE>
    1acc:	ldr	x8, [sp, #56]
    1ad0:	add	x0, x8, #0x158
    1ad4:	ldur	x1, [x29, #-64]
    1ad8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1adc:	mov	x8, xzr
    1ae0:	stur	x8, [x29, #-80]
    1ae4:	ldur	w9, [x29, #-44]
    1ae8:	subs	w9, w9, #0x1
    1aec:	mov	w8, w9
    1af0:	ubfx	x8, x8, #0, #32
    1af4:	cmp	x8, #0xc
    1af8:	str	x8, [sp, #48]
    1afc:	b.hi	1b78 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x134>  // b.pmore
    1b00:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b04:	add	x8, x8, #0x0
    1b08:	ldr	x11, [sp, #48]
    1b0c:	ldrsw	x10, [x8, x11, lsl #2]
    1b10:	add	x9, x8, x10
    1b14:	br	x9
    1b18:	ldr	x8, [sp, #56]
    1b1c:	add	x0, x8, #0x158
    1b20:	mov	w1, #0x1                   	// #1
    1b24:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b28:	stur	x0, [x29, #-80]
    1b2c:	b	1b90 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x14c>
    1b30:	ldr	x8, [sp, #56]
    1b34:	add	x0, x8, #0x158
    1b38:	mov	w1, #0x2                   	// #2
    1b3c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b40:	stur	x0, [x29, #-80]
    1b44:	b	1b90 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x14c>
    1b48:	ldr	x8, [sp, #56]
    1b4c:	add	x0, x8, #0x158
    1b50:	mov	w1, #0x3                   	// #3
    1b54:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b58:	stur	x0, [x29, #-80]
    1b5c:	b	1b90 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x14c>
    1b60:	ldr	x8, [sp, #56]
    1b64:	add	x0, x8, #0x158
    1b68:	mov	w1, #0x4                   	// #4
    1b6c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b70:	stur	x0, [x29, #-80]
    1b74:	b	1b90 <_ZN4llvm15OpenMPIRBuilder12CreateCancelERKNS0_19LocationDescriptionEPNS_5ValueENS_3omp9DirectiveE+0x14c>
    1b78:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b7c:	add	x0, x0, #0x0
    1b80:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1b84:	add	x1, x1, #0x0
    1b88:	mov	w2, #0xf9                  	// #249
    1b8c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1b90:	ldur	x1, [x29, #-32]
    1b94:	ldr	x0, [sp, #56]
    1b98:	bl	11bc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE>
    1b9c:	stur	x0, [x29, #-88]
    1ba0:	ldur	x1, [x29, #-88]
    1ba4:	ldr	x0, [sp, #56]
    1ba8:	mov	w8, wzr
    1bac:	mov	w2, w8
    1bb0:	bl	cf8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE>
    1bb4:	stur	x0, [x29, #-96]
    1bb8:	ldur	x9, [x29, #-96]
    1bbc:	add	x10, sp, #0x78
    1bc0:	str	x9, [sp, #120]
    1bc4:	ldur	x1, [x29, #-96]
    1bc8:	ldr	x0, [sp, #56]
    1bcc:	str	x10, [sp, #40]
    1bd0:	bl	13f4 <_ZN4llvm15OpenMPIRBuilder19getOrCreateThreadIDEPNS_5ValueE>
    1bd4:	ldr	x9, [sp, #40]
    1bd8:	str	x0, [x9, #8]
    1bdc:	ldur	x10, [x29, #-80]
    1be0:	str	x10, [x9, #16]
    1be4:	ldr	x10, [sp, #56]
    1be8:	add	x0, x10, #0x158
    1bec:	str	x0, [sp, #32]
    1bf0:	mov	x0, x10
    1bf4:	mov	w1, #0x1                   	// #1
    1bf8:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    1bfc:	add	x9, sp, #0x60
    1c00:	str	x0, [sp, #24]
    1c04:	mov	x0, x9
    1c08:	ldr	x1, [sp, #40]
    1c0c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1c10:	add	x9, sp, #0x48
    1c14:	mov	x0, x9
    1c18:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1c1c:	add	x1, x1, #0x0
    1c20:	str	x9, [sp, #16]
    1c24:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1c28:	ldr	x2, [sp, #96]
    1c2c:	ldr	x3, [sp, #104]
    1c30:	ldr	x0, [sp, #32]
    1c34:	ldr	x1, [sp, #24]
    1c38:	ldr	x4, [sp, #16]
    1c3c:	mov	x9, xzr
    1c40:	mov	x5, x9
    1c44:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1c48:	str	x0, [sp, #112]
    1c4c:	ldr	x1, [sp, #112]
    1c50:	ldur	w2, [x29, #-44]
    1c54:	ldr	x0, [sp, #56]
    1c58:	bl	1718 <_ZN4llvm15OpenMPIRBuilder24emitCancelationCheckImplEPNS_5ValueENS_3omp9DirectiveE>
    1c5c:	ldr	x9, [sp, #56]
    1c60:	add	x0, x9, #0x158
    1c64:	ldur	x10, [x29, #-56]
    1c68:	str	x0, [sp, #8]
    1c6c:	mov	x0, x10
    1c70:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1c74:	ldr	x9, [sp, #8]
    1c78:	str	x0, [sp]
    1c7c:	mov	x0, x9
    1c80:	ldr	x1, [sp]
    1c84:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1c88:	ldur	x0, [x29, #-56]
    1c8c:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    1c90:	str	x0, [sp, #64]
    1c94:	ldr	x9, [sp, #56]
    1c98:	add	x0, x9, #0x158
    1c9c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1ca0:	stur	x0, [x29, #-16]
    1ca4:	stur	x1, [x29, #-8]
    1ca8:	ldur	x0, [x29, #-16]
    1cac:	ldur	x1, [x29, #-8]
    1cb0:	ldp	x29, x30, [sp, #240]
    1cb4:	add	sp, sp, #0x100
    1cb8:	ret

0000000000001cbc <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb>:
    1cbc:	stp	x29, x30, [sp, #-32]!
    1cc0:	stp	x28, x19, [sp, #16]
    1cc4:	mov	x29, sp
    1cc8:	sub	sp, sp, #0x1, lsl #12
    1ccc:	sub	sp, sp, #0x220
    1cd0:	add	x8, sp, #0x5f0
    1cd4:	ldr	x9, [x29, #32]
    1cd8:	ldr	w10, [x29, #40]
    1cdc:	ldrb	w11, [x29, #48]
    1ce0:	adrp	x12, 0 <_ZN4llvm3omp5types5Int32E>
    1ce4:	ldr	x12, [x12]
    1ce8:	adrp	x13, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1cec:	add	x13, x13, #0x0
    1cf0:	mov	w14, #0x1                   	// #1
    1cf4:	adrp	x15, 0 <_ZN4llvm9DebugFlagE>
    1cf8:	ldr	x15, [x15]
    1cfc:	adrp	x16, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1d00:	add	x16, x16, #0x0
    1d04:	adrp	x17, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1d08:	add	x17, x17, #0x0
    1d0c:	adrp	x18, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1d10:	add	x18, x18, #0x0
    1d14:	adrp	x19, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1d18:	add	x19, x19, #0x0
    1d1c:	stur	x2, [x29, #-32]
    1d20:	stur	x3, [x29, #-24]
    1d24:	stur	x4, [x29, #-48]
    1d28:	stur	x5, [x29, #-40]
    1d2c:	stur	x0, [x29, #-56]
    1d30:	stur	x1, [x29, #-64]
    1d34:	stur	x7, [x29, #-72]
    1d38:	stur	x9, [x29, #-80]
    1d3c:	stur	w10, [x29, #-84]
    1d40:	and	w10, w11, w14
    1d44:	sturb	w10, [x29, #-85]
    1d48:	ldur	x9, [x29, #-56]
    1d4c:	ldur	x1, [x29, #-64]
    1d50:	mov	x0, x9
    1d54:	str	x8, [sp, #1104]
    1d58:	str	x6, [sp, #1096]
    1d5c:	str	x12, [sp, #1088]
    1d60:	str	x13, [sp, #1080]
    1d64:	str	x15, [sp, #1072]
    1d68:	str	x16, [sp, #1064]
    1d6c:	str	x17, [sp, #1056]
    1d70:	str	x18, [sp, #1048]
    1d74:	str	x19, [sp, #1040]
    1d78:	str	x9, [sp, #1032]
    1d7c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1d80:	tbnz	w0, #0, 1d98 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xdc>
    1d84:	ldur	x8, [x29, #-64]
    1d88:	ldr	q0, [x8]
    1d8c:	ldr	x8, [sp, #1104]
    1d90:	str	q0, [x8, #3104]
    1d94:	b	358c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x18d0>
    1d98:	ldur	x1, [x29, #-64]
    1d9c:	ldr	x0, [sp, #1032]
    1da0:	bl	11bc <_ZN4llvm15OpenMPIRBuilder20getOrCreateSrcLocStrERKNS0_19LocationDescriptionE>
    1da4:	stur	x0, [x29, #-96]
    1da8:	ldur	x1, [x29, #-96]
    1dac:	ldr	x0, [sp, #1032]
    1db0:	mov	w8, wzr
    1db4:	mov	w2, w8
    1db8:	bl	cf8 <_ZN4llvm15OpenMPIRBuilder16getOrCreateIdentEPNS_8ConstantENS_3omp9IdentFlagE>
    1dbc:	stur	x0, [x29, #-104]
    1dc0:	ldur	x1, [x29, #-104]
    1dc4:	ldr	x0, [sp, #1032]
    1dc8:	bl	13f4 <_ZN4llvm15OpenMPIRBuilder19getOrCreateThreadIDEPNS_5ValueE>
    1dcc:	stur	x0, [x29, #-112]
    1dd0:	ldur	x9, [x29, #-80]
    1dd4:	cbz	x9, 1eac <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1f0>
    1dd8:	ldur	x8, [x29, #-104]
    1ddc:	sub	x9, x29, #0x88
    1de0:	stur	x8, [x29, #-136]
    1de4:	ldur	x8, [x29, #-112]
    1de8:	str	x8, [x9, #8]
    1dec:	ldr	x8, [sp, #1032]
    1df0:	add	x0, x8, #0x158
    1df4:	ldur	x1, [x29, #-80]
    1df8:	ldr	x10, [sp, #1088]
    1dfc:	ldr	x2, [x10]
    1e00:	sub	x11, x29, #0xa0
    1e04:	str	x0, [sp, #1024]
    1e08:	mov	x0, x11
    1e0c:	ldr	x12, [sp, #1080]
    1e10:	str	x1, [sp, #1016]
    1e14:	mov	x1, x12
    1e18:	str	x9, [sp, #1008]
    1e1c:	str	x2, [sp, #1000]
    1e20:	str	x11, [sp, #992]
    1e24:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1e28:	ldr	x0, [sp, #1024]
    1e2c:	ldr	x1, [sp, #1016]
    1e30:	ldr	x2, [sp, #1000]
    1e34:	mov	w13, wzr
    1e38:	and	w3, w13, #0x1
    1e3c:	ldr	x4, [sp, #992]
    1e40:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1e44:	ldr	x8, [sp, #1008]
    1e48:	str	x0, [x8, #16]
    1e4c:	ldr	x9, [sp, #1032]
    1e50:	add	x0, x9, #0x158
    1e54:	str	x0, [sp, #984]
    1e58:	mov	x0, x9
    1e5c:	mov	w1, #0x5                   	// #5
    1e60:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    1e64:	sub	x8, x29, #0xb0
    1e68:	str	x0, [sp, #976]
    1e6c:	mov	x0, x8
    1e70:	ldr	x1, [sp, #1008]
    1e74:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1e78:	sub	x8, x29, #0xc8
    1e7c:	mov	x0, x8
    1e80:	ldr	x1, [sp, #1080]
    1e84:	str	x8, [sp, #968]
    1e88:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1e8c:	ldur	x2, [x29, #-176]
    1e90:	ldur	x3, [x29, #-168]
    1e94:	ldr	x0, [sp, #984]
    1e98:	ldr	x1, [sp, #976]
    1e9c:	ldr	x4, [sp, #968]
    1ea0:	mov	x8, xzr
    1ea4:	mov	x5, x8
    1ea8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1eac:	ldur	w8, [x29, #-84]
    1eb0:	cmp	w8, #0x6
    1eb4:	b.eq	1f58 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x29c>  // b.none
    1eb8:	ldur	x8, [x29, #-104]
    1ebc:	sub	x9, x29, #0xe0
    1ec0:	stur	x8, [x29, #-224]
    1ec4:	ldur	x8, [x29, #-112]
    1ec8:	str	x8, [x9, #8]
    1ecc:	ldr	x8, [sp, #1088]
    1ed0:	ldr	x0, [x8]
    1ed4:	ldur	w10, [x29, #-84]
    1ed8:	mov	w1, w10
    1edc:	mov	w10, #0x1                   	// #1
    1ee0:	and	w2, w10, #0x1
    1ee4:	str	x9, [sp, #960]
    1ee8:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_4TypeEmb>
    1eec:	ldr	x8, [sp, #960]
    1ef0:	str	x0, [x8, #16]
    1ef4:	ldr	x9, [sp, #1032]
    1ef8:	add	x0, x9, #0x158
    1efc:	str	x0, [sp, #952]
    1f00:	mov	x0, x9
    1f04:	mov	w1, #0x6                   	// #6
    1f08:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    1f0c:	sub	x8, x29, #0xf0
    1f10:	str	x0, [sp, #944]
    1f14:	mov	x0, x8
    1f18:	ldr	x1, [sp, #960]
    1f1c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f20:	add	x8, sp, #0x1, lsl #12
    1f24:	add	x8, x8, #0x118
    1f28:	mov	x0, x8
    1f2c:	ldr	x1, [sp, #1080]
    1f30:	str	x8, [sp, #936]
    1f34:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f38:	ldur	x2, [x29, #-240]
    1f3c:	ldur	x3, [x29, #-232]
    1f40:	ldr	x0, [sp, #952]
    1f44:	ldr	x1, [sp, #944]
    1f48:	ldr	x4, [sp, #936]
    1f4c:	mov	x8, xzr
    1f50:	mov	x5, x8
    1f54:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f58:	ldr	x8, [sp, #1032]
    1f5c:	add	x0, x8, #0x158
    1f60:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f64:	str	x0, [sp, #4368]
    1f68:	ldr	x0, [sp, #4368]
    1f6c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f70:	str	x0, [sp, #4360]
    1f74:	add	x0, sp, #0x1, lsl #12
    1f78:	add	x0, x0, #0xd8
    1f7c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f80:	ldr	x8, [sp, #1032]
    1f84:	add	x0, x8, #0x158
    1f88:	ldr	x9, [sp, #4360]
    1f8c:	str	x0, [sp, #928]
    1f90:	mov	x0, x9
    1f94:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f98:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1f9c:	ldr	x8, [sp, #928]
    1fa0:	str	x0, [sp, #920]
    1fa4:	mov	x0, x8
    1fa8:	ldr	x1, [sp, #920]
    1fac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1fb0:	ldr	x8, [sp, #1032]
    1fb4:	add	x0, x8, #0x158
    1fb8:	ldr	x9, [sp, #1088]
    1fbc:	ldr	x1, [x9]
    1fc0:	add	x10, sp, #0x1, lsl #12
    1fc4:	add	x10, x10, #0xb8
    1fc8:	str	x0, [sp, #912]
    1fcc:	mov	x0, x10
    1fd0:	adrp	x11, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1fd4:	add	x11, x11, #0x0
    1fd8:	str	x1, [sp, #904]
    1fdc:	mov	x1, x11
    1fe0:	str	x10, [sp, #896]
    1fe4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    1fe8:	ldr	x0, [sp, #912]
    1fec:	ldr	x1, [sp, #904]
    1ff0:	mov	x8, xzr
    1ff4:	mov	x2, x8
    1ff8:	ldr	x3, [sp, #896]
    1ffc:	str	x8, [sp, #888]
    2000:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2004:	str	x0, [sp, #4304]
    2008:	ldr	x8, [sp, #1032]
    200c:	add	x0, x8, #0x158
    2010:	ldr	x9, [sp, #1088]
    2014:	ldr	x1, [x9]
    2018:	add	x10, sp, #0x1, lsl #12
    201c:	add	x10, x10, #0x98
    2020:	str	x0, [sp, #880]
    2024:	mov	x0, x10
    2028:	adrp	x11, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    202c:	add	x11, x11, #0x0
    2030:	str	x1, [sp, #872]
    2034:	mov	x1, x11
    2038:	str	x10, [sp, #864]
    203c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2040:	ldr	x0, [sp, #880]
    2044:	ldr	x1, [sp, #872]
    2048:	ldr	x2, [sp, #888]
    204c:	ldr	x3, [sp, #864]
    2050:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2054:	str	x0, [sp, #4272]
    2058:	ldur	x8, [x29, #-72]
    205c:	cbz	x8, 20e0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x424>
    2060:	ldr	x8, [sp, #1032]
    2064:	add	x0, x8, #0x158
    2068:	ldr	x9, [sp, #1088]
    206c:	ldr	x10, [x9]
    2070:	str	x0, [sp, #856]
    2074:	mov	x0, x10
    2078:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
    207c:	ldr	x2, [sp, #4304]
    2080:	ldr	x8, [sp, #856]
    2084:	str	x0, [sp, #848]
    2088:	mov	x0, x8
    208c:	ldr	x1, [sp, #848]
    2090:	mov	w11, wzr
    2094:	and	w3, w11, #0x1
    2098:	str	w11, [sp, #844]
    209c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    20a0:	ldr	x8, [sp, #1032]
    20a4:	add	x9, x8, #0x158
    20a8:	ldr	x10, [sp, #1088]
    20ac:	ldr	x12, [x10]
    20b0:	mov	x0, x12
    20b4:	str	x9, [sp, #832]
    20b8:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
    20bc:	ldr	x2, [sp, #4272]
    20c0:	ldr	x8, [sp, #832]
    20c4:	str	x0, [sp, #824]
    20c8:	mov	x0, x8
    20cc:	ldr	x1, [sp, #824]
    20d0:	ldr	w11, [sp, #844]
    20d4:	and	w3, w11, #0x1
    20d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    20dc:	b	211c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x460>
    20e0:	ldr	x8, [sp, #4304]
    20e4:	add	x1, sp, #0x1, lsl #12
    20e8:	add	x1, x1, #0x90
    20ec:	str	x8, [sp, #4240]
    20f0:	add	x8, sp, #0x1, lsl #12
    20f4:	add	x8, x8, #0xd8
    20f8:	mov	x0, x8
    20fc:	str	x8, [sp, #816]
    2100:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2104:	ldr	x8, [sp, #4272]
    2108:	add	x1, sp, #0x1, lsl #12
    210c:	add	x1, x1, #0x88
    2110:	str	x8, [sp, #4232]
    2114:	ldr	x0, [sp, #816]
    2118:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    211c:	mov	x0, #0x38                  	// #56
    2120:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2124:	ldr	x8, [sp, #1032]
    2128:	add	x9, x8, #0x158
    212c:	str	x0, [sp, #808]
    2130:	mov	x0, x9
    2134:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2138:	ldr	x2, [sp, #4368]
    213c:	ldr	x8, [sp, #808]
    2140:	str	x0, [sp, #800]
    2144:	mov	x0, x8
    2148:	ldr	x1, [sp, #800]
    214c:	bl	0 <_ZN4llvm15UnreachableInstC1ERNS_11LLVMContextEPNS_10BasicBlockE>
    2150:	ldr	x8, [sp, #808]
    2154:	str	x8, [sp, #4224]
    2158:	ldr	x9, [sp, #4224]
    215c:	str	x9, [sp, #4216]
    2160:	mov	x9, xzr
    2164:	str	x9, [sp, #4208]
    2168:	ldur	x9, [x29, #-72]
    216c:	cbz	x9, 2194 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x4d8>
    2170:	ldur	x0, [x29, #-72]
    2174:	ldr	x1, [sp, #4224]
    2178:	add	x2, sp, #0x1, lsl #12
    217c:	add	x2, x2, #0x78
    2180:	add	x3, sp, #0x1, lsl #12
    2184:	add	x3, x3, #0x70
    2188:	mov	x8, xzr
    218c:	mov	x4, x8
    2190:	bl	0 <_ZN4llvm29SplitBlockAndInsertIfThenElseEPNS_5ValueEPNS_11InstructionEPS3_S4_PNS_6MDNodeE>
    2194:	ldr	x0, [sp, #4216]
    2198:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    219c:	str	x0, [sp, #4200]
    21a0:	ldr	x0, [sp, #4200]
    21a4:	ldr	x1, [sp, #4216]
    21a8:	add	x8, sp, #0x1, lsl #12
    21ac:	add	x8, x8, #0x48
    21b0:	str	x0, [sp, #792]
    21b4:	mov	x0, x8
    21b8:	adrp	x9, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    21bc:	add	x9, x9, #0x0
    21c0:	str	x1, [sp, #784]
    21c4:	mov	x1, x9
    21c8:	str	x8, [sp, #776]
    21cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    21d0:	ldr	x0, [sp, #792]
    21d4:	ldr	x1, [sp, #784]
    21d8:	ldr	x2, [sp, #776]
    21dc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    21e0:	str	x0, [sp, #4192]
    21e4:	ldr	x0, [sp, #4192]
    21e8:	ldr	x1, [sp, #4216]
    21ec:	add	x8, sp, #0x1, lsl #12
    21f0:	add	x8, x8, #0x28
    21f4:	str	x0, [sp, #768]
    21f8:	mov	x0, x8
    21fc:	adrp	x9, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2200:	add	x9, x9, #0x0
    2204:	str	x1, [sp, #760]
    2208:	mov	x1, x9
    220c:	str	x8, [sp, #752]
    2210:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2214:	ldr	x0, [sp, #768]
    2218:	ldr	x1, [sp, #760]
    221c:	ldr	x2, [sp, #752]
    2220:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2224:	str	x0, [sp, #4160]
    2228:	ldr	x0, [sp, #4160]
    222c:	ldr	x1, [sp, #4216]
    2230:	add	x8, sp, #0x1, lsl #12
    2234:	add	x8, x8, #0x8
    2238:	str	x0, [sp, #744]
    223c:	mov	x0, x8
    2240:	adrp	x9, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2244:	add	x9, x9, #0x0
    2248:	str	x1, [sp, #736]
    224c:	mov	x1, x9
    2250:	str	x8, [sp, #728]
    2254:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2258:	ldr	x0, [sp, #744]
    225c:	ldr	x1, [sp, #736]
    2260:	ldr	x2, [sp, #728]
    2264:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2268:	str	x0, [sp, #4128]
    226c:	ldr	x0, [sp, #4128]
    2270:	ldr	x1, [sp, #4216]
    2274:	add	x8, sp, #0xfe8
    2278:	str	x0, [sp, #720]
    227c:	mov	x0, x8
    2280:	adrp	x9, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2284:	add	x9, x9, #0x0
    2288:	str	x1, [sp, #712]
    228c:	mov	x1, x9
    2290:	str	x8, [sp, #704]
    2294:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2298:	ldr	x0, [sp, #720]
    229c:	ldr	x1, [sp, #712]
    22a0:	ldr	x2, [sp, #704]
    22a4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    22a8:	add	x8, sp, #0x1, lsl #12
    22ac:	str	x0, [sp, #4096]
    22b0:	add	x9, sp, #0xfd0
    22b4:	ldr	x10, [sp, #1032]
    22b8:	str	x10, [sp, #4048]
    22bc:	str	x8, [x9, #8]
    22c0:	ldr	x8, [sp, #1096]
    22c4:	str	x8, [x9, #16]
    22c8:	ldr	x9, [sp, #1104]
    22cc:	ldr	q0, [x9, #2528]
    22d0:	add	x1, sp, #0xf90
    22d4:	str	q0, [x9, #2464]
    22d8:	ldr	x11, [sp, #4064]
    22dc:	str	x11, [sp, #4000]
    22e0:	add	x11, sp, #0xfa8
    22e4:	mov	x0, x11
    22e8:	str	x11, [sp, #696]
    22ec:	bl	35a8 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2IZNS0_15OpenMPIRBuilder14CreateParallelERKNS6_19LocationDescriptionENS0_12function_refIFvS2_S2_RNS0_10BasicBlockEEEENSA_IFS2_S2_S2_RNS0_5ValueERPSF_EEES4_SH_SH_NS0_3omp12ProcBindKindEbE3$_0vvEET_>
    22f0:	mov	w12, #0x1                   	// #1
    22f4:	str	w12, [sp, #4040]
    22f8:	ldurb	w12, [x29, #-85]
    22fc:	and	w12, w12, #0x1
    2300:	ldr	x8, [sp, #696]
    2304:	strb	w12, [x8, #36]
    2308:	ldr	x0, [sp, #1032]
    230c:	mov	x1, x8
    2310:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2314:	ldr	x0, [sp, #696]
    2318:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    231c:	ldr	x1, [sp, #4192]
    2320:	ldr	x0, [sp, #4192]
    2324:	str	x1, [sp, #688]
    2328:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    232c:	add	x0, x0, #0x18
    2330:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2334:	str	x0, [sp, #3960]
    2338:	ldr	x2, [sp, #3960]
    233c:	add	x0, sp, #0xf80
    2340:	ldr	x1, [sp, #688]
    2344:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2348:	ldr	x8, [sp, #1032]
    234c:	add	x0, x8, #0x158
    2350:	ldr	x9, [sp, #1104]
    2354:	ldr	q0, [x9, #2448]
    2358:	str	q0, [x9, #2416]
    235c:	ldr	x1, [sp, #3936]
    2360:	ldr	x2, [sp, #3944]
    2364:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2368:	ldr	x8, [sp, #1032]
    236c:	add	x0, x8, #0x158
    2370:	ldr	x9, [sp, #1088]
    2374:	ldr	x1, [x9]
    2378:	add	x10, sp, #0xf40
    237c:	str	x0, [sp, #680]
    2380:	mov	x0, x10
    2384:	adrp	x11, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2388:	add	x11, x11, #0x0
    238c:	str	x1, [sp, #672]
    2390:	mov	x1, x11
    2394:	str	x10, [sp, #664]
    2398:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    239c:	ldr	x0, [sp, #680]
    23a0:	ldr	x1, [sp, #672]
    23a4:	mov	x8, xzr
    23a8:	mov	x2, x8
    23ac:	ldr	x3, [sp, #664]
    23b0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    23b4:	str	x0, [sp, #3928]
    23b8:	ldr	x8, [sp, #1032]
    23bc:	add	x0, x8, #0x158
    23c0:	ldr	x1, [sp, #3928]
    23c4:	adrp	x2, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    23c8:	add	x2, x2, #0x0
    23cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    23d0:	str	x0, [sp, #3896]
    23d4:	ldr	x8, [sp, #1032]
    23d8:	add	x0, x8, #0x158
    23dc:	ldr	x1, [sp, #4304]
    23e0:	adrp	x2, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    23e4:	add	x2, x2, #0x0
    23e8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    23ec:	add	x1, sp, #0xf30
    23f0:	str	x0, [sp, #3888]
    23f4:	add	x8, sp, #0x1, lsl #12
    23f8:	add	x8, x8, #0xd8
    23fc:	mov	x0, x8
    2400:	str	x8, [sp, #656]
    2404:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2408:	ldr	x8, [sp, #1032]
    240c:	add	x0, x8, #0x158
    2410:	ldr	x1, [sp, #4272]
    2414:	adrp	x2, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2418:	add	x2, x2, #0x0
    241c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2420:	add	x1, sp, #0xf28
    2424:	str	x0, [sp, #3880]
    2428:	ldr	x0, [sp, #656]
    242c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2430:	ldr	x8, [sp, #1072]
    2434:	ldrb	w9, [x8]
    2438:	tbnz	w9, #0, 2440 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x784>
    243c:	b	248c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x7d0>
    2440:	ldr	x0, [sp, #1064]
    2444:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2448:	tbnz	w0, #0, 2450 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x794>
    244c:	b	248c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x7d0>
    2450:	bl	0 <_ZN4llvm4dbgsEv>
    2454:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2458:	add	x1, x1, #0x0
    245c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2460:	ldr	x8, [sp, #4224]
    2464:	str	x0, [sp, #648]
    2468:	mov	x0, x8
    246c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2470:	ldr	x1, [sp, #648]
    2474:	str	x0, [sp, #640]
    2478:	mov	x0, x1
    247c:	ldr	x1, [sp, #640]
    2480:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2484:	ldr	x1, [sp, #1056]
    2488:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    248c:	sub	x0, x29, #0x20
    2490:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2494:	mov	w8, #0x0                   	// #0
    2498:	str	w8, [sp, #636]
    249c:	tbnz	w0, #0, 24a4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x7e8>
    24a0:	b	24ac <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x7f0>
    24a4:	mov	w8, #0x1                   	// #1
    24a8:	str	w8, [sp, #636]
    24ac:	ldr	w8, [sp, #636]
    24b0:	tbnz	w8, #0, 24b8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x7fc>
    24b4:	b	24bc <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x800>
    24b8:	b	24d4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x818>
    24bc:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    24c0:	add	x0, x0, #0x0
    24c4:	ldr	x1, [sp, #1048]
    24c8:	mov	w2, #0x1a5                 	// #421
    24cc:	ldr	x3, [sp, #1040]
    24d0:	bl	0 <__assert_fail>
    24d4:	ldr	x1, [sp, #4160]
    24d8:	ldr	x0, [sp, #4160]
    24dc:	str	x1, [sp, #624]
    24e0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    24e4:	str	x0, [sp, #3856]
    24e8:	ldr	x2, [sp, #3856]
    24ec:	add	x0, sp, #0xf18
    24f0:	ldr	x1, [sp, #624]
    24f4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    24f8:	ldr	x8, [sp, #1104]
    24fc:	ldr	q0, [x8, #2448]
    2500:	str	q0, [x8, #2320]
    2504:	add	x9, sp, #0xe19
    2508:	ldur	q0, [x9, #255]
    250c:	str	q0, [x8, #2304]
    2510:	ldr	x5, [sp, #4128]
    2514:	ldr	x1, [sp, #3840]
    2518:	ldr	x2, [sp, #3848]
    251c:	ldr	x3, [sp, #3824]
    2520:	ldr	x4, [sp, #3832]
    2524:	sub	x0, x29, #0x20
    2528:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    252c:	ldr	x8, [sp, #1072]
    2530:	ldrb	w9, [x8]
    2534:	tbnz	w9, #0, 253c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x880>
    2538:	b	2588 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x8cc>
    253c:	ldr	x0, [sp, #1064]
    2540:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2544:	tbnz	w0, #0, 254c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x890>
    2548:	b	2588 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x8cc>
    254c:	bl	0 <_ZN4llvm4dbgsEv>
    2550:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2554:	add	x1, x1, #0x0
    2558:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    255c:	ldr	x8, [sp, #4224]
    2560:	str	x0, [sp, #616]
    2564:	mov	x0, x8
    2568:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    256c:	ldr	x1, [sp, #616]
    2570:	str	x0, [sp, #608]
    2574:	mov	x0, x1
    2578:	ldr	x1, [sp, #608]
    257c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2580:	ldr	x1, [sp, #1056]
    2584:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2588:	add	x8, sp, #0xdc8
    258c:	mov	x0, x8
    2590:	str	x8, [sp, #600]
    2594:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2598:	add	x0, sp, #0xcb8
    259c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    25a0:	add	x8, sp, #0xba8
    25a4:	mov	x0, x8
    25a8:	str	x8, [sp, #592]
    25ac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    25b0:	add	x1, sp, #0x1, lsl #12
    25b4:	add	x1, x1, #0x60
    25b8:	ldr	x8, [sp, #4192]
    25bc:	add	x9, sp, #0xb80
    25c0:	str	x8, [sp, #584]
    25c4:	mov	x8, x9
    25c8:	ldr	x0, [sp, #600]
    25cc:	ldr	x9, [sp, #584]
    25d0:	str	x1, [sp, #576]
    25d4:	mov	x1, x9
    25d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    25dc:	ldr	x1, [sp, #4096]
    25e0:	add	x8, sp, #0xb58
    25e4:	ldr	x0, [sp, #600]
    25e8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    25ec:	ldr	x0, [sp, #592]
    25f0:	ldr	x1, [sp, #576]
    25f4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    25f8:	add	x0, sp, #0xba8
    25fc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2600:	eor	w8, w0, #0x1
    2604:	tbnz	w8, #0, 260c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x950>
    2608:	b	26bc <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xa00>
    260c:	add	x0, sp, #0xba8
    2610:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2614:	add	x1, sp, #0xb50
    2618:	str	x0, [sp, #2896]
    261c:	add	x0, sp, #0xcb8
    2620:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2624:	ldr	x0, [sp, #2896]
    2628:	add	x8, sp, #0xb28
    262c:	str	x8, [sp, #568]
    2630:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2634:	ldr	x8, [sp, #568]
    2638:	str	x8, [sp, #2888]
    263c:	ldr	x0, [sp, #2888]
    2640:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2644:	str	x0, [sp, #2840]
    2648:	str	x1, [sp, #2848]
    264c:	ldr	x0, [sp, #2888]
    2650:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2654:	str	x0, [sp, #2824]
    2658:	str	x1, [sp, #2832]
    265c:	add	x0, sp, #0xb18
    2660:	add	x1, sp, #0xb08
    2664:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2668:	tbnz	w0, #0, 2670 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x9b4>
    266c:	b	26b8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x9fc>
    2670:	add	x0, sp, #0xb18
    2674:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2678:	str	x0, [sp, #2816]
    267c:	ldr	x1, [sp, #2816]
    2680:	add	x8, sp, #0xad8
    2684:	str	x8, [sp, #560]
    2688:	add	x0, sp, #0xdc8
    268c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2690:	ldr	x8, [sp, #560]
    2694:	ldrb	w9, [x8, #32]
    2698:	tbnz	w9, #0, 26a0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x9e4>
    269c:	b	26ac <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x9f0>
    26a0:	add	x0, sp, #0xba8
    26a4:	add	x1, sp, #0xb00
    26a8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    26ac:	add	x0, sp, #0xb18
    26b0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    26b4:	b	265c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x9a0>
    26b8:	b	25f8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x93c>
    26bc:	ldr	x1, [sp, #4360]
    26c0:	add	x8, sp, #0xa08
    26c4:	mov	x0, x8
    26c8:	str	x8, [sp, #552]
    26cc:	bl	0 <_ZN4llvm26CodeExtractorAnalysisCacheC1ERNS_8FunctionE>
    26d0:	add	x0, sp, #0x960
    26d4:	add	x1, sp, #0xcb8
    26d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    26dc:	add	x8, sp, #0x93f
    26e0:	mov	x0, x8
    26e4:	str	x8, [sp, #544]
    26e8:	bl	0 <_ZNSaIcEC1Ev>
    26ec:	add	x8, sp, #0x940
    26f0:	mov	x0, x8
    26f4:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    26f8:	add	x1, x1, #0x0
    26fc:	ldr	x2, [sp, #544]
    2700:	str	x8, [sp, #536]
    2704:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    2708:	ldr	x1, [sp, #2400]
    270c:	ldr	x2, [sp, #2408]
    2710:	add	x8, sp, #0x970
    2714:	mov	x0, x8
    2718:	mov	x9, xzr
    271c:	mov	x3, x9
    2720:	mov	w10, #0x1                   	// #1
    2724:	mov	w11, wzr
    2728:	and	w4, w11, #0x1
    272c:	mov	x5, x9
    2730:	mov	x6, x9
    2734:	mov	x7, x9
    2738:	mov	x12, sp
    273c:	and	w11, w10, w10
    2740:	strb	w11, [x12]
    2744:	mov	x12, sp
    2748:	and	w10, w10, w10
    274c:	strb	w10, [x12, #8]
    2750:	mov	x12, sp
    2754:	ldr	x13, [sp, #536]
    2758:	str	x13, [x12, #16]
    275c:	str	x8, [sp, #528]
    2760:	str	x9, [sp, #520]
    2764:	bl	0 <_ZN4llvm13CodeExtractorC1ENS_8ArrayRefIPNS_10BasicBlockEEEPNS_13DominatorTreeEbPNS_18BlockFrequencyInfoEPNS_21BranchProbabilityInfoEPNS_15AssumptionCacheEbbNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
    2768:	ldr	x0, [sp, #536]
    276c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2770:	ldr	x0, [sp, #544]
    2774:	bl	0 <_ZNSaIcED1Ev>
    2778:	add	x4, sp, #0x930
    277c:	ldr	x8, [sp, #520]
    2780:	str	x8, [sp, #2352]
    2784:	add	x9, sp, #0x8f8
    2788:	mov	x0, x9
    278c:	str	x4, [sp, #512]
    2790:	str	x9, [sp, #504]
    2794:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2798:	add	x8, sp, #0x8c0
    279c:	mov	x0, x8
    27a0:	str	x8, [sp, #496]
    27a4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    27a8:	add	x8, sp, #0x888
    27ac:	mov	x0, x8
    27b0:	str	x8, [sp, #488]
    27b4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    27b8:	add	x8, sp, #0x850
    27bc:	mov	x0, x8
    27c0:	str	x8, [sp, #480]
    27c4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    27c8:	ldr	x0, [sp, #528]
    27cc:	ldr	x1, [sp, #552]
    27d0:	ldr	x2, [sp, #488]
    27d4:	ldr	x3, [sp, #480]
    27d8:	ldr	x4, [sp, #512]
    27dc:	bl	0 <_ZNK4llvm13CodeExtractor11findAllocasERKNS_26CodeExtractorAnalysisCacheERNS_9SetVectorIPNS_5ValueESt6vectorIS6_SaIS6_EENS_8DenseSetIS6_NS_12DenseMapInfoIS6_EEEEEESF_RPNS_10BasicBlockE>
    27e0:	ldr	x0, [sp, #528]
    27e4:	ldr	x1, [sp, #504]
    27e8:	ldr	x2, [sp, #496]
    27ec:	ldr	x3, [sp, #488]
    27f0:	bl	0 <_ZNK4llvm13CodeExtractor17findInputsOutputsERNS_9SetVectorIPNS_5ValueESt6vectorIS3_SaIS3_EENS_8DenseSetIS3_NS_12DenseMapInfoIS3_EEEEEESC_RKSB_>
    27f4:	ldr	x8, [sp, #1072]
    27f8:	ldrb	w9, [x8]
    27fc:	tbnz	w9, #0, 2804 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xb48>
    2800:	b	2850 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xb94>
    2804:	ldr	x0, [sp, #1064]
    2808:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    280c:	tbnz	w0, #0, 2814 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xb58>
    2810:	b	2850 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xb94>
    2814:	bl	0 <_ZN4llvm4dbgsEv>
    2818:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    281c:	add	x1, x1, #0x0
    2820:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2824:	ldr	x8, [sp, #4224]
    2828:	str	x0, [sp, #472]
    282c:	mov	x0, x8
    2830:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2834:	ldr	x1, [sp, #472]
    2838:	str	x0, [sp, #464]
    283c:	mov	x0, x1
    2840:	ldr	x1, [sp, #464]
    2844:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2848:	ldr	x1, [sp, #1056]
    284c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2850:	ldr	x0, [sp, #1032]
    2854:	mov	w1, #0x3                   	// #3
    2858:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    285c:	add	x8, sp, #0x840
    2860:	str	x0, [sp, #456]
    2864:	mov	x0, x8
    2868:	ldr	x1, [sp, #456]
    286c:	str	x8, [sp, #448]
    2870:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2874:	add	x8, sp, #0x800
    2878:	add	x9, sp, #0x1, lsl #12
    287c:	add	x9, x9, #0xd0
    2880:	str	x9, [sp, #2048]
    2884:	add	x9, sp, #0x1, lsl #12
    2888:	add	x9, x9, #0xb0
    288c:	str	x9, [x8, #8]
    2890:	add	x9, sp, #0xdc8
    2894:	str	x9, [x8, #16]
    2898:	ldr	x9, [sp, #448]
    289c:	str	x9, [x8, #24]
    28a0:	add	x10, sp, #0xf38
    28a4:	str	x10, [x8, #32]
    28a8:	ldr	x10, [sp, #1032]
    28ac:	str	x10, [x8, #40]
    28b0:	sub	x11, x29, #0x30
    28b4:	str	x11, [x8, #48]
    28b8:	add	x11, sp, #0xf80
    28bc:	str	x11, [x8, #56]
    28c0:	add	x8, sp, #0x8f8
    28c4:	str	x8, [sp, #2040]
    28c8:	ldr	x0, [sp, #2040]
    28cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    28d0:	str	x0, [sp, #2032]
    28d4:	ldr	x0, [sp, #2040]
    28d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    28dc:	str	x0, [sp, #2024]
    28e0:	add	x0, sp, #0x7f0
    28e4:	add	x1, sp, #0x7e8
    28e8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    28ec:	tbnz	w0, #0, 28f4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xc38>
    28f0:	b	295c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xca0>
    28f4:	add	x0, sp, #0x7f0
    28f8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    28fc:	ldr	x8, [x0]
    2900:	str	x8, [sp, #2016]
    2904:	ldr	x8, [sp, #1072]
    2908:	ldrb	w9, [x8]
    290c:	tbnz	w9, #0, 2914 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xc58>
    2910:	b	2944 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xc88>
    2914:	ldr	x0, [sp, #1064]
    2918:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    291c:	tbnz	w0, #0, 2924 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xc68>
    2920:	b	2944 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xc88>
    2924:	bl	0 <_ZN4llvm4dbgsEv>
    2928:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    292c:	add	x1, x1, #0x0
    2930:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2934:	ldr	x1, [sp, #2016]
    2938:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    293c:	ldr	x1, [sp, #1056]
    2940:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2944:	ldr	x1, [sp, #2016]
    2948:	add	x0, sp, #0x800
    294c:	bl	3620 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_>
    2950:	add	x0, sp, #0x7f0
    2954:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2958:	b	28e0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xc24>
    295c:	add	x8, sp, #0x8c0
    2960:	str	x8, [sp, #2008]
    2964:	ldr	x0, [sp, #2008]
    2968:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    296c:	str	x0, [sp, #2000]
    2970:	ldr	x0, [sp, #2008]
    2974:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2978:	str	x0, [sp, #1992]
    297c:	add	x0, sp, #0x7d0
    2980:	add	x1, sp, #0x7c8
    2984:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2988:	tbnz	w0, #0, 2990 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xcd4>
    298c:	b	29f8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd3c>
    2990:	add	x0, sp, #0x7d0
    2994:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2998:	ldr	x8, [x0]
    299c:	str	x8, [sp, #1984]
    29a0:	ldr	x8, [sp, #1072]
    29a4:	ldrb	w9, [x8]
    29a8:	tbnz	w9, #0, 29b0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xcf4>
    29ac:	b	29e0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd24>
    29b0:	ldr	x0, [sp, #1064]
    29b4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    29b8:	tbnz	w0, #0, 29c0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd04>
    29bc:	b	29e0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd24>
    29c0:	bl	0 <_ZN4llvm4dbgsEv>
    29c4:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    29c8:	add	x1, x1, #0x0
    29cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    29d0:	ldr	x1, [sp, #1984]
    29d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    29d8:	ldr	x1, [sp, #1056]
    29dc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    29e0:	ldr	x1, [sp, #1984]
    29e4:	add	x0, sp, #0x800
    29e8:	bl	3620 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_>
    29ec:	add	x0, sp, #0x7d0
    29f0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    29f4:	b	297c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xcc0>
    29f8:	ldr	x8, [sp, #1072]
    29fc:	ldrb	w9, [x8]
    2a00:	tbnz	w9, #0, 2a08 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd4c>
    2a04:	b	2a54 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd98>
    2a08:	ldr	x0, [sp, #1064]
    2a0c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2a10:	tbnz	w0, #0, 2a18 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd5c>
    2a14:	b	2a54 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xd98>
    2a18:	bl	0 <_ZN4llvm4dbgsEv>
    2a1c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a20:	add	x1, x1, #0x0
    2a24:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a28:	ldr	x8, [sp, #4224]
    2a2c:	str	x0, [sp, #440]
    2a30:	mov	x0, x8
    2a34:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a38:	ldr	x1, [sp, #440]
    2a3c:	str	x0, [sp, #432]
    2a40:	mov	x0, x1
    2a44:	ldr	x1, [sp, #432]
    2a48:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a4c:	ldr	x1, [sp, #1056]
    2a50:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a54:	ldr	x8, [sp, #1072]
    2a58:	ldrb	w9, [x8]
    2a5c:	tbnz	w9, #0, 2a64 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xda8>
    2a60:	b	2b00 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xe44>
    2a64:	ldr	x0, [sp, #1064]
    2a68:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2a6c:	tbnz	w0, #0, 2a74 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xdb8>
    2a70:	b	2b00 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xe44>
    2a74:	add	x8, sp, #0xcb8
    2a78:	str	x8, [sp, #1976]
    2a7c:	ldr	x0, [sp, #1976]
    2a80:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a84:	str	x0, [sp, #1968]
    2a88:	ldr	x0, [sp, #1976]
    2a8c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2a90:	str	x0, [sp, #1960]
    2a94:	ldr	x8, [sp, #1968]
    2a98:	ldr	x9, [sp, #1960]
    2a9c:	cmp	x8, x9
    2aa0:	b.eq	2b00 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xe44>  // b.none
    2aa4:	ldr	x8, [sp, #1968]
    2aa8:	ldr	x8, [x8]
    2aac:	str	x8, [sp, #1952]
    2ab0:	bl	0 <_ZN4llvm4dbgsEv>
    2ab4:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ab8:	add	x1, x1, #0x0
    2abc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ac0:	ldr	x8, [sp, #1952]
    2ac4:	str	x0, [sp, #424]
    2ac8:	mov	x0, x8
    2acc:	bl	0 <_ZNK4llvm5Value7getNameEv>
    2ad0:	str	x0, [sp, #1936]
    2ad4:	str	x1, [sp, #1944]
    2ad8:	ldr	x1, [sp, #1936]
    2adc:	ldr	x2, [sp, #1944]
    2ae0:	ldr	x0, [sp, #424]
    2ae4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ae8:	ldr	x1, [sp, #1056]
    2aec:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2af0:	ldr	x8, [sp, #1968]
    2af4:	add	x8, x8, #0x8
    2af8:	str	x8, [sp, #1968]
    2afc:	b	2a94 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xdd8>
    2b00:	add	x0, sp, #0x970
    2b04:	add	x1, sp, #0xa08
    2b08:	bl	0 <_ZN4llvm13CodeExtractor17extractCodeRegionERKNS_26CodeExtractorAnalysisCacheE>
    2b0c:	str	x0, [sp, #1928]
    2b10:	ldr	x0, [sp, #1928]
    2b14:	mov	w8, wzr
    2b18:	mov	w1, w8
    2b1c:	mov	w8, #0x15                  	// #21
    2b20:	mov	w2, w8
    2b24:	str	w8, [sp, #420]
    2b28:	bl	0 <_ZN4llvm8Function12addParamAttrEjNS_9Attribute8AttrKindE>
    2b2c:	ldr	x0, [sp, #1928]
    2b30:	mov	w1, #0x1                   	// #1
    2b34:	ldr	w2, [sp, #420]
    2b38:	bl	0 <_ZN4llvm8Function12addParamAttrEjNS_9Attribute8AttrKindE>
    2b3c:	ldr	x0, [sp, #1928]
    2b40:	mov	w1, #0x21                  	// #33
    2b44:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2b48:	ldr	x0, [sp, #1928]
    2b4c:	mov	w1, #0x1d                  	// #29
    2b50:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2b54:	ldr	x8, [sp, #1072]
    2b58:	ldrb	w9, [x8]
    2b5c:	tbnz	w9, #0, 2b64 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xea8>
    2b60:	b	2bb0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xef4>
    2b64:	ldr	x0, [sp, #1064]
    2b68:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2b6c:	tbnz	w0, #0, 2b74 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xeb8>
    2b70:	b	2bb0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xef4>
    2b74:	bl	0 <_ZN4llvm4dbgsEv>
    2b78:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2b7c:	add	x1, x1, #0x0
    2b80:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2b84:	ldr	x8, [sp, #4224]
    2b88:	str	x0, [sp, #408]
    2b8c:	mov	x0, x8
    2b90:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2b94:	ldr	x1, [sp, #408]
    2b98:	str	x0, [sp, #400]
    2b9c:	mov	x0, x1
    2ba0:	ldr	x1, [sp, #400]
    2ba4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ba8:	ldr	x1, [sp, #1056]
    2bac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2bb0:	ldr	x8, [sp, #1072]
    2bb4:	ldrb	w9, [x8]
    2bb8:	tbnz	w9, #0, 2bc0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xf04>
    2bbc:	b	2bf0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xf34>
    2bc0:	ldr	x0, [sp, #1064]
    2bc4:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2bc8:	tbnz	w0, #0, 2bd0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xf14>
    2bcc:	b	2bf0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xf34>
    2bd0:	bl	0 <_ZN4llvm4dbgsEv>
    2bd4:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2bd8:	add	x1, x1, #0x0
    2bdc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2be0:	ldr	x1, [sp, #1928]
    2be4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2be8:	ldr	x1, [sp, #1056]
    2bec:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2bf0:	ldr	x0, [sp, #1928]
    2bf4:	bl	0 <_ZN4llvm8Function16removeFromParentEv>
    2bf8:	ldr	x8, [sp, #1032]
    2bfc:	ldr	x0, [x8, #336]
    2c00:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c04:	ldr	x8, [sp, #4360]
    2c08:	add	x8, x8, #0x38
    2c0c:	str	x0, [sp, #392]
    2c10:	mov	x0, x8
    2c14:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c18:	str	x0, [sp, #1920]
    2c1c:	ldr	x2, [sp, #1928]
    2c20:	ldr	x1, [sp, #1920]
    2c24:	ldr	x0, [sp, #392]
    2c28:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c2c:	str	x0, [sp, #1912]
    2c30:	ldr	x0, [sp, #1928]
    2c34:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c38:	str	x0, [sp, #1904]
    2c3c:	ldr	x0, [sp, #1904]
    2c40:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c44:	ldr	x8, [sp, #4192]
    2c48:	cmp	x0, x8
    2c4c:	b.ne	2c54 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xf98>  // b.any
    2c50:	b	2c6c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xfb0>
    2c54:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c58:	add	x0, x0, #0x0
    2c5c:	ldr	x1, [sp, #1048]
    2c60:	mov	w2, #0x20c                 	// #524
    2c64:	ldr	x3, [sp, #1040]
    2c68:	bl	0 <__assert_fail>
    2c6c:	ldr	x0, [sp, #4192]
    2c70:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c74:	ldr	x8, [sp, #1904]
    2c78:	cmp	x0, x8
    2c7c:	b.ne	2c84 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xfc8>  // b.any
    2c80:	b	2c9c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0xfe0>
    2c84:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2c88:	add	x0, x0, #0x0
    2c8c:	ldr	x1, [sp, #1048]
    2c90:	mov	w2, #0x20d                 	// #525
    2c94:	ldr	x3, [sp, #1040]
    2c98:	bl	0 <__assert_fail>
    2c9c:	ldr	x0, [sp, #4192]
    2ca0:	ldr	x1, [sp, #1904]
    2ca4:	bl	0 <_ZN4llvm10BasicBlock10moveBeforeEPS0_>
    2ca8:	ldr	x0, [sp, #1904]
    2cac:	bl	0 <_ZN4llvm10BasicBlock15eraseFromParentEv>
    2cb0:	str	x0, [sp, #1896]
    2cb4:	ldr	x8, [sp, #1072]
    2cb8:	ldrb	w9, [x8]
    2cbc:	tbnz	w9, #0, 2cc4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1008>
    2cc0:	b	2cf4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1038>
    2cc4:	ldr	x0, [sp, #1064]
    2cc8:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    2ccc:	tbnz	w0, #0, 2cd4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1018>
    2cd0:	b	2cf4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1038>
    2cd4:	bl	0 <_ZN4llvm4dbgsEv>
    2cd8:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2cdc:	add	x1, x1, #0x0
    2ce0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ce4:	ldr	x1, [sp, #1928]
    2ce8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2cec:	ldr	x1, [sp, #1056]
    2cf0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2cf4:	ldr	x0, [sp, #1928]
    2cf8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2cfc:	ldr	x8, [sp, #4192]
    2d00:	cmp	x0, x8
    2d04:	b.ne	2d0c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1050>  // b.any
    2d08:	b	2d24 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1068>
    2d0c:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2d10:	add	x0, x0, #0x0
    2d14:	ldr	x1, [sp, #1048]
    2d18:	mov	w2, #0x212                 	// #530
    2d1c:	ldr	x3, [sp, #1040]
    2d20:	bl	0 <__assert_fail>
    2d24:	ldr	x8, [sp, #1928]
    2d28:	mov	w9, #0x0                   	// #0
    2d2c:	str	w9, [sp, #388]
    2d30:	cbz	x8, 2d48 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x108c>
    2d34:	ldr	x0, [sp, #1928]
    2d38:	bl	0 <_ZNK4llvm5Value10getNumUsesEv>
    2d3c:	cmp	w0, #0x1
    2d40:	cset	w8, eq  // eq = none
    2d44:	str	w8, [sp, #388]
    2d48:	ldr	w8, [sp, #388]
    2d4c:	tbnz	w8, #0, 2d54 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1098>
    2d50:	b	2d58 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x109c>
    2d54:	b	2d70 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x10b4>
    2d58:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2d5c:	add	x0, x0, #0x0
    2d60:	ldr	x1, [sp, #1048]
    2d64:	mov	w2, #0x214                 	// #532
    2d68:	ldr	x3, [sp, #1040]
    2d6c:	bl	0 <__assert_fail>
    2d70:	ldr	x0, [sp, #1928]
    2d74:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2d78:	mov	w8, #0x0                   	// #0
    2d7c:	cmp	x0, #0x2
    2d80:	str	w8, [sp, #384]
    2d84:	b.cc	2d90 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x10d4>  // b.lo, b.ul, b.last
    2d88:	mov	w8, #0x1                   	// #1
    2d8c:	str	w8, [sp, #384]
    2d90:	ldr	w8, [sp, #384]
    2d94:	tbnz	w8, #0, 2d9c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x10e0>
    2d98:	b	2da0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x10e4>
    2d9c:	b	2db8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x10fc>
    2da0:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2da4:	add	x0, x0, #0x0
    2da8:	ldr	x1, [sp, #1048]
    2dac:	mov	w2, #0x216                 	// #534
    2db0:	ldr	x3, [sp, #1040]
    2db4:	bl	0 <__assert_fail>
    2db8:	ldr	x0, [sp, #1928]
    2dbc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2dc0:	subs	x8, x0, #0x2
    2dc4:	str	w8, [sp, #1892]
    2dc8:	ldr	x0, [sp, #1928]
    2dcc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2dd0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2dd4:	str	x0, [sp, #1880]
    2dd8:	ldr	x0, [sp, #1880]
    2ddc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2de0:	add	x9, sp, #0x740
    2de4:	str	x0, [sp, #376]
    2de8:	mov	x0, x9
    2dec:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2df0:	add	x1, x1, #0x0
    2df4:	str	x9, [sp, #368]
    2df8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2dfc:	ldr	x0, [sp, #376]
    2e00:	ldr	x1, [sp, #368]
    2e04:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
    2e08:	ldr	x9, [sp, #1032]
    2e0c:	add	x0, x9, #0x158
    2e10:	ldr	x1, [sp, #1880]
    2e14:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2e18:	ldur	x9, [x29, #-104]
    2e1c:	add	x10, sp, #0x728
    2e20:	str	x9, [sp, #1832]
    2e24:	ldr	x9, [sp, #1032]
    2e28:	add	x0, x9, #0x158
    2e2c:	ldr	w1, [sp, #1892]
    2e30:	str	x10, [sp, #360]
    2e34:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2e38:	ldr	x9, [sp, #360]
    2e3c:	str	x0, [x9, #8]
    2e40:	ldr	x10, [sp, #1032]
    2e44:	add	x0, x10, #0x158
    2e48:	ldr	x1, [sp, #1928]
    2e4c:	adrp	x11, 0 <_ZN4llvm3omp5types15ParallelTaskPtrE>
    2e50:	ldr	x11, [x11]
    2e54:	ldr	x2, [x11]
    2e58:	add	x11, sp, #0x710
    2e5c:	str	x0, [sp, #352]
    2e60:	mov	x0, x11
    2e64:	ldr	x12, [sp, #1080]
    2e68:	str	x1, [sp, #344]
    2e6c:	mov	x1, x12
    2e70:	str	x2, [sp, #336]
    2e74:	str	x11, [sp, #328]
    2e78:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2e7c:	ldr	x0, [sp, #352]
    2e80:	ldr	x1, [sp, #344]
    2e84:	ldr	x2, [sp, #336]
    2e88:	ldr	x3, [sp, #328]
    2e8c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2e90:	ldr	x9, [sp, #360]
    2e94:	str	x0, [x9, #16]
    2e98:	add	x10, sp, #0x680
    2e9c:	mov	x0, x10
    2ea0:	str	x10, [sp, #320]
    2ea4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ea8:	ldr	x0, [sp, #360]
    2eac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2eb0:	ldr	x9, [sp, #360]
    2eb4:	str	x0, [sp, #312]
    2eb8:	mov	x0, x9
    2ebc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ec0:	ldr	x9, [sp, #320]
    2ec4:	str	x0, [sp, #304]
    2ec8:	mov	x0, x9
    2ecc:	ldr	x1, [sp, #312]
    2ed0:	ldr	x2, [sp, #304]
    2ed4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ed8:	ldr	x0, [sp, #1880]
    2edc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ee0:	add	x1, x0, #0x30
    2ee4:	ldr	x0, [sp, #1880]
    2ee8:	str	x1, [sp, #296]
    2eec:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ef0:	ldr	x9, [sp, #320]
    2ef4:	str	x0, [sp, #288]
    2ef8:	mov	x0, x9
    2efc:	ldr	x1, [sp, #296]
    2f00:	ldr	x2, [sp, #288]
    2f04:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2f08:	ldr	x0, [sp, #1032]
    2f0c:	mov	w1, #0x4                   	// #4
    2f10:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    2f14:	add	x9, sp, #0x670
    2f18:	str	x0, [sp, #280]
    2f1c:	mov	x0, x9
    2f20:	ldr	x1, [sp, #280]
    2f24:	str	x9, [sp, #272]
    2f28:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2f2c:	ldr	x0, [sp, #272]
    2f30:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2f34:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2f38:	str	x0, [sp, #1640]
    2f3c:	ldr	x9, [sp, #1640]
    2f40:	cbz	x9, 3014 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1358>
    2f44:	ldr	x0, [sp, #1640]
    2f48:	mov	w1, #0x1a                  	// #26
    2f4c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2f50:	tbnz	w0, #0, 3014 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1358>
    2f54:	ldr	x0, [sp, #1640]
    2f58:	bl	0 <_ZNK4llvm8Function10getContextEv>
    2f5c:	str	x0, [sp, #1632]
    2f60:	ldr	x1, [sp, #1632]
    2f64:	add	x8, sp, #0x658
    2f68:	mov	x0, x8
    2f6c:	str	x8, [sp, #264]
    2f70:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2f74:	ldr	x0, [sp, #1640]
    2f78:	ldr	x8, [sp, #1632]
    2f7c:	add	x9, sp, #0x608
    2f80:	mov	w10, #0xffffffff            	// #-1
    2f84:	str	w10, [sp, #1544]
    2f88:	str	w10, [sp, #1548]
    2f8c:	add	x1, sp, #0x610
    2f90:	str	x9, [sp, #1552]
    2f94:	mov	x9, #0x2                   	// #2
    2f98:	str	x9, [sp, #1560]
    2f9c:	add	x9, sp, #0x620
    2fa0:	str	x0, [sp, #256]
    2fa4:	mov	x0, x9
    2fa8:	str	x8, [sp, #248]
    2fac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2fb0:	ldr	x2, [sp, #1568]
    2fb4:	ldr	x3, [sp, #1576]
    2fb8:	ldr	x0, [sp, #264]
    2fbc:	mov	w1, #0x2                   	// #2
    2fc0:	mov	w10, #0x1                   	// #1
    2fc4:	and	w4, w10, #0x1
    2fc8:	bl	0 <_ZN4llvm9MDBuilder22createCallbackEncodingEjNS_8ArrayRefIiEEb>
    2fcc:	add	x8, sp, #0x630
    2fd0:	str	x0, [sp, #1584]
    2fd4:	add	x1, sp, #0x638
    2fd8:	str	x8, [sp, #1592]
    2fdc:	mov	x8, #0x1                   	// #1
    2fe0:	str	x8, [sp, #1600]
    2fe4:	add	x0, sp, #0x648
    2fe8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2fec:	ldr	x1, [sp, #1608]
    2ff0:	ldr	x2, [sp, #1616]
    2ff4:	ldr	x0, [sp, #248]
    2ff8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    2ffc:	ldr	x8, [sp, #256]
    3000:	str	x0, [sp, #240]
    3004:	mov	x0, x8
    3008:	mov	w1, #0x1a                  	// #26
    300c:	ldr	x2, [sp, #240]
    3010:	bl	0 <_ZN4llvm12GlobalObject11addMetadataEjRNS_6MDNodeE>
    3014:	ldr	x8, [sp, #1032]
    3018:	add	x0, x8, #0x158
    301c:	ldr	x9, [sp, #1104]
    3020:	ldr	q0, [x9, #128]
    3024:	str	q0, [x9]
    3028:	add	x10, sp, #0x5e0
    302c:	str	x0, [sp, #232]
    3030:	mov	x0, x10
    3034:	add	x1, sp, #0x680
    3038:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    303c:	add	x8, sp, #0x5c8
    3040:	mov	x0, x8
    3044:	ldr	x1, [sp, #1080]
    3048:	str	x8, [sp, #224]
    304c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3050:	ldr	x1, [sp, #1520]
    3054:	ldr	x2, [sp, #1528]
    3058:	ldr	x3, [sp, #1504]
    305c:	ldr	x4, [sp, #1512]
    3060:	ldr	x0, [sp, #232]
    3064:	ldr	x5, [sp, #224]
    3068:	mov	x8, xzr
    306c:	mov	x6, x8
    3070:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3074:	ldr	x8, [sp, #1072]
    3078:	ldrb	w9, [x8]
    307c:	tbnz	w9, #0, 3084 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x13c8>
    3080:	b	30d8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x141c>
    3084:	ldr	x0, [sp, #1064]
    3088:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    308c:	tbnz	w0, #0, 3094 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x13d8>
    3090:	b	30d8 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x141c>
    3094:	bl	0 <_ZN4llvm4dbgsEv>
    3098:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    309c:	add	x1, x1, #0x0
    30a0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30a4:	ldr	x8, [sp, #1032]
    30a8:	add	x9, x8, #0x158
    30ac:	str	x0, [sp, #216]
    30b0:	mov	x0, x9
    30b4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30b8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30bc:	ldr	x1, [sp, #216]
    30c0:	str	x0, [sp, #208]
    30c4:	mov	x0, x1
    30c8:	ldr	x1, [sp, #208]
    30cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30d0:	ldr	x1, [sp, #1056]
    30d4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30d8:	ldr	x0, [sp, #4224]
    30dc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30e0:	ldr	x8, [sp, #4224]
    30e4:	str	x0, [sp, #200]
    30e8:	mov	x0, x8
    30ec:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30f0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    30f4:	str	x0, [sp, #1456]
    30f8:	ldr	x2, [sp, #1456]
    30fc:	add	x0, sp, #0x5b8
    3100:	ldr	x1, [sp, #200]
    3104:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3108:	ldr	x1, [sp, #4096]
    310c:	ldr	x0, [sp, #4096]
    3110:	str	x1, [sp, #192]
    3114:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3118:	str	x0, [sp, #1432]
    311c:	ldr	x2, [sp, #1432]
    3120:	add	x0, sp, #0x5a0
    3124:	ldr	x1, [sp, #192]
    3128:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    312c:	ldr	x0, [sp, #4224]
    3130:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    3134:	str	x0, [sp, #1424]
    3138:	ldr	x8, [sp, #1032]
    313c:	add	x0, x8, #0x158
    3140:	ldr	x1, [sp, #3896]
    3144:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3148:	ldr	x0, [sp, #1928]
    314c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3150:	str	x0, [sp, #1416]
    3154:	ldr	x8, [sp, #1032]
    3158:	add	x0, x8, #0x158
    315c:	add	x9, x8, #0x158
    3160:	ldr	x1, [sp, #1416]
    3164:	add	x10, sp, #0x570
    3168:	str	x0, [sp, #184]
    316c:	mov	x0, x10
    3170:	ldr	x11, [sp, #1080]
    3174:	str	x1, [sp, #176]
    3178:	mov	x1, x11
    317c:	str	x9, [sp, #168]
    3180:	str	x10, [sp, #160]
    3184:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3188:	ldr	x0, [sp, #168]
    318c:	ldr	x1, [sp, #176]
    3190:	ldr	x2, [sp, #160]
    3194:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3198:	ldr	x2, [sp, #3928]
    319c:	ldr	x8, [sp, #184]
    31a0:	str	x0, [sp, #152]
    31a4:	mov	x0, x8
    31a8:	ldr	x1, [sp, #152]
    31ac:	mov	w12, wzr
    31b0:	and	w3, w12, #0x1
    31b4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    31b8:	ldr	x8, [sp, #4208]
    31bc:	cbnz	x8, 31d0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1514>
    31c0:	ldr	x0, [sp, #1880]
    31c4:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    31c8:	str	x0, [sp, #1384]
    31cc:	b	337c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x16c0>
    31d0:	ldr	x8, [sp, #1032]
    31d4:	add	x0, x8, #0x158
    31d8:	ldr	x1, [sp, #4208]
    31dc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    31e0:	ldur	x8, [x29, #-104]
    31e4:	add	x9, sp, #0x558
    31e8:	str	x8, [sp, #1368]
    31ec:	ldur	x8, [x29, #-112]
    31f0:	str	x8, [x9, #8]
    31f4:	ldr	x8, [sp, #1032]
    31f8:	add	x0, x8, #0x158
    31fc:	str	x0, [sp, #144]
    3200:	mov	x0, x8
    3204:	mov	w1, #0x7                   	// #7
    3208:	str	x9, [sp, #136]
    320c:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    3210:	add	x8, sp, #0x548
    3214:	str	x0, [sp, #128]
    3218:	mov	x0, x8
    321c:	ldr	x1, [sp, #136]
    3220:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3224:	add	x8, sp, #0x530
    3228:	mov	x0, x8
    322c:	ldr	x1, [sp, #1080]
    3230:	str	x8, [sp, #120]
    3234:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3238:	ldr	x2, [sp, #1352]
    323c:	ldr	x3, [sp, #1360]
    3240:	ldr	x0, [sp, #144]
    3244:	ldr	x1, [sp, #128]
    3248:	ldr	x4, [sp, #120]
    324c:	mov	x8, xzr
    3250:	mov	x5, x8
    3254:	str	x8, [sp, #112]
    3258:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    325c:	ldr	x8, [sp, #1880]
    3260:	mov	x0, x8
    3264:	bl	0 <_ZN4llvm11Instruction16removeFromParentEv>
    3268:	ldr	x8, [sp, #1032]
    326c:	add	x0, x8, #0x158
    3270:	ldr	x1, [sp, #1880]
    3274:	add	x9, sp, #0x518
    3278:	str	x0, [sp, #104]
    327c:	mov	x0, x9
    3280:	ldr	x10, [sp, #1080]
    3284:	str	x1, [sp, #96]
    3288:	mov	x1, x10
    328c:	str	x9, [sp, #88]
    3290:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3294:	ldr	x0, [sp, #104]
    3298:	ldr	x1, [sp, #96]
    329c:	ldr	x2, [sp, #88]
    32a0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    32a4:	ldur	x8, [x29, #-104]
    32a8:	add	x9, sp, #0x508
    32ac:	str	x8, [sp, #1288]
    32b0:	ldur	x8, [x29, #-112]
    32b4:	str	x8, [x9, #8]
    32b8:	ldr	x8, [sp, #1032]
    32bc:	add	x10, x8, #0x158
    32c0:	mov	x0, x8
    32c4:	mov	w1, #0x8                   	// #8
    32c8:	str	x9, [sp, #80]
    32cc:	str	x10, [sp, #72]
    32d0:	bl	378 <_ZN4llvm15OpenMPIRBuilder26getOrCreateRuntimeFunctionENS_3omp15RuntimeFunctionE>
    32d4:	add	x8, sp, #0x4f8
    32d8:	str	x0, [sp, #64]
    32dc:	mov	x0, x8
    32e0:	ldr	x1, [sp, #80]
    32e4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    32e8:	add	x8, sp, #0x4e0
    32ec:	mov	x0, x8
    32f0:	ldr	x1, [sp, #1080]
    32f4:	str	x8, [sp, #56]
    32f8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    32fc:	ldr	x2, [sp, #1272]
    3300:	ldr	x3, [sp, #1280]
    3304:	ldr	x0, [sp, #72]
    3308:	ldr	x1, [sp, #64]
    330c:	ldr	x4, [sp, #56]
    3310:	ldr	x5, [sp, #112]
    3314:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3318:	ldr	x8, [sp, #1072]
    331c:	ldrb	w9, [x8]
    3320:	tbnz	w9, #0, 3328 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x166c>
    3324:	b	337c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x16c0>
    3328:	ldr	x0, [sp, #1064]
    332c:	bl	0 <_ZN4llvm18isCurrentDebugTypeEPKc>
    3330:	tbnz	w0, #0, 3338 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x167c>
    3334:	b	337c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x16c0>
    3338:	bl	0 <_ZN4llvm4dbgsEv>
    333c:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3340:	add	x1, x1, #0x0
    3344:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3348:	ldr	x8, [sp, #1032]
    334c:	add	x9, x8, #0x158
    3350:	str	x0, [sp, #48]
    3354:	mov	x0, x9
    3358:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    335c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3360:	ldr	x1, [sp, #48]
    3364:	str	x0, [sp, #40]
    3368:	mov	x0, x1
    336c:	ldr	x1, [sp, #40]
    3370:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3374:	ldr	x1, [sp, #1056]
    3378:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    337c:	add	x8, sp, #0x4b8
    3380:	ldr	x0, [sp, #1032]
    3384:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3388:	ldr	w9, [sp, #1240]
    338c:	mov	w10, #0x0                   	// #0
    3390:	cmp	w9, #0x1
    3394:	str	w10, [sp, #36]
    3398:	b.ne	33a4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x16e8>  // b.any
    339c:	mov	w8, #0x1                   	// #1
    33a0:	str	w8, [sp, #36]
    33a4:	ldr	w8, [sp, #36]
    33a8:	tbnz	w8, #0, 33b0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x16f4>
    33ac:	b	33b4 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x16f8>
    33b0:	b	33cc <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1710>
    33b4:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    33b8:	add	x0, x0, #0x0
    33bc:	ldr	x1, [sp, #1048]
    33c0:	mov	w2, #0x269                 	// #617
    33c4:	ldr	x3, [sp, #1040]
    33c8:	bl	0 <__assert_fail>
    33cc:	ldr	x0, [sp, #4128]
    33d0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    33d4:	str	x0, [sp, #1200]
    33d8:	ldr	x0, [sp, #1200]
    33dc:	bl	0 <_ZNK4llvm11Instruction16getNumSuccessorsEv>
    33e0:	mov	w8, #0x0                   	// #0
    33e4:	cmp	w0, #0x1
    33e8:	str	w8, [sp, #32]
    33ec:	b.ne	3450 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1794>  // b.any
    33f0:	ldr	x0, [sp, #1200]
    33f4:	mov	w8, wzr
    33f8:	mov	w1, w8
    33fc:	bl	0 <_ZNK4llvm11Instruction12getSuccessorEj>
    3400:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3404:	mov	w8, #0x0                   	// #0
    3408:	cmp	x0, #0x1
    340c:	str	w8, [sp, #32]
    3410:	b.ne	3450 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1794>  // b.any
    3414:	ldr	x0, [sp, #1200]
    3418:	mov	w8, wzr
    341c:	mov	w1, w8
    3420:	bl	0 <_ZNK4llvm11Instruction12getSuccessorEj>
    3424:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3428:	add	x9, sp, #0x4a8
    342c:	str	x0, [sp, #1192]
    3430:	mov	x0, x9
    3434:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3438:	mov	w8, #0x0                   	// #0
    343c:	str	w8, [sp, #32]
    3440:	tbnz	w0, #0, 3448 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x178c>
    3444:	b	3450 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1794>
    3448:	mov	w8, #0x1                   	// #1
    344c:	str	w8, [sp, #32]
    3450:	ldr	w8, [sp, #32]
    3454:	tbnz	w8, #0, 345c <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x17a0>
    3458:	b	3460 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x17a4>
    345c:	b	3478 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x17bc>
    3460:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3464:	add	x0, x0, #0x0
    3468:	ldr	x1, [sp, #1048]
    346c:	mov	w2, #0x26f                 	// #623
    3470:	ldr	x3, [sp, #1040]
    3474:	bl	0 <__assert_fail>
    3478:	ldr	x1, [sp, #4128]
    347c:	ldr	x8, [sp, #1200]
    3480:	add	x0, x8, #0x18
    3484:	str	x1, [sp, #24]
    3488:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    348c:	str	x0, [sp, #1168]
    3490:	ldr	x2, [sp, #1168]
    3494:	add	x0, sp, #0x498
    3498:	ldr	x1, [sp, #24]
    349c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    34a0:	add	x8, sp, #0x399
    34a4:	ldur	q0, [x8, #255]
    34a8:	str	q0, [sp, #1152]
    34ac:	ldr	x1, [sp, #1152]
    34b0:	ldr	x2, [sp, #1160]
    34b4:	ldr	x0, [sp, #1096]
    34b8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    34bc:	add	x8, sp, #0x1, lsl #12
    34c0:	add	x8, x8, #0xd8
    34c4:	str	x8, [sp, #1144]
    34c8:	ldr	x0, [sp, #1144]
    34cc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    34d0:	str	x0, [sp, #1136]
    34d4:	ldr	x0, [sp, #1144]
    34d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    34dc:	str	x0, [sp, #1128]
    34e0:	ldr	x8, [sp, #1136]
    34e4:	ldr	x9, [sp, #1128]
    34e8:	cmp	x8, x9
    34ec:	b.eq	3518 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x185c>  // b.none
    34f0:	ldr	x8, [sp, #1136]
    34f4:	ldr	x8, [x8]
    34f8:	str	x8, [sp, #1120]
    34fc:	ldr	x0, [sp, #1120]
    3500:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
    3504:	str	x0, [sp, #1112]
    3508:	ldr	x8, [sp, #1136]
    350c:	add	x8, x8, #0x8
    3510:	str	x8, [sp, #1136]
    3514:	b	34e0 <_ZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEb+0x1824>
    3518:	add	x8, sp, #0x4b9
    351c:	ldur	q0, [x8, #255]
    3520:	ldr	x8, [sp, #1104]
    3524:	str	q0, [x8, #3104]
    3528:	add	x0, sp, #0x4b8
    352c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3530:	add	x0, sp, #0x680
    3534:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3538:	add	x0, sp, #0x850
    353c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3540:	add	x0, sp, #0x888
    3544:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3548:	add	x0, sp, #0x8c0
    354c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3550:	add	x0, sp, #0x8f8
    3554:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3558:	add	x0, sp, #0x970
    355c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3560:	add	x0, sp, #0xa08
    3564:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3568:	add	x0, sp, #0xba8
    356c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3570:	add	x0, sp, #0xcb8
    3574:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3578:	add	x0, sp, #0xdc8
    357c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3580:	add	x0, sp, #0x1, lsl #12
    3584:	add	x0, x0, #0xd8
    3588:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    358c:	ldur	x0, [x29, #-16]
    3590:	ldur	x1, [x29, #-8]
    3594:	add	sp, sp, #0x1, lsl #12
    3598:	add	sp, sp, #0x220
    359c:	ldp	x28, x19, [sp, #16]
    35a0:	ldp	x29, x30, [sp], #32
    35a4:	ret

00000000000035a8 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2IZNS0_15OpenMPIRBuilder14CreateParallelERKNS6_19LocationDescriptionENS0_12function_refIFvS2_S2_RNS0_10BasicBlockEEEENSA_IFS2_S2_S2_RNS0_5ValueERPSF_EEES4_SH_SH_NS0_3omp12ProcBindKindEbE3$_0vvEET_>:
    35a8:	sub	sp, sp, #0x30
    35ac:	stp	x29, x30, [sp, #32]
    35b0:	add	x29, sp, #0x20
    35b4:	stur	x0, [x29, #-8]
    35b8:	ldur	x8, [x29, #-8]
    35bc:	mov	x0, x8
    35c0:	str	x1, [sp, #16]
    35c4:	str	x8, [sp, #8]
    35c8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    35cc:	ldr	x0, [sp, #16]
    35d0:	bl	38d8 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E21_M_not_empty_functionISO_EEbRKT_>
    35d4:	tbnz	w0, #0, 35dc <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2IZNS0_15OpenMPIRBuilder14CreateParallelERKNS6_19LocationDescriptionENS0_12function_refIFvS2_S2_RNS0_10BasicBlockEEEENSA_IFS2_S2_S2_RNS0_5ValueERPSF_EEES4_SH_SH_NS0_3omp12ProcBindKindEbE3$_0vvEET_+0x34>
    35d8:	b	3614 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2IZNS0_15OpenMPIRBuilder14CreateParallelERKNS6_19LocationDescriptionENS0_12function_refIFvS2_S2_RNS0_10BasicBlockEEEENSA_IFS2_S2_S2_RNS0_5ValueERPSF_EEES4_SH_SH_NS0_3omp12ProcBindKindEbE3$_0vvEET_+0x6c>
    35dc:	ldr	x0, [sp, #16]
    35e0:	bl	393c <_ZSt4moveIRZN4llvm15OpenMPIRBuilder14CreateParallelERKNS1_19LocationDescriptionENS0_12function_refIFvNS0_13IRBuilderBase11InsertPointES7_RNS0_10BasicBlockEEEENS5_IFS7_S7_S7_RNS0_5ValueERPSC_EEESt8functionIFvS7_EESE_SE_NS0_3omp12ProcBindKindEbE3$_0EONSt16remove_referenceIT_E4typeEOSQ_>
    35e4:	ldr	x8, [sp, #8]
    35e8:	str	x0, [sp]
    35ec:	mov	x0, x8
    35f0:	ldr	x1, [sp]
    35f4:	bl	38f0 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E15_M_init_functorERSt9_Any_dataOSO_>
    35f8:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    35fc:	add	x8, x8, #0x0
    3600:	ldr	x9, [sp, #8]
    3604:	str	x8, [x9, #24]
    3608:	adrp	x8, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    360c:	add	x8, x8, #0x0
    3610:	str	x8, [x9, #16]
    3614:	ldp	x29, x30, [sp, #32]
    3618:	add	sp, sp, #0x30
    361c:	ret

0000000000003620 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_>:
    3620:	sub	sp, sp, #0x170
    3624:	stp	x29, x30, [sp, #336]
    3628:	str	x28, [sp, #352]
    362c:	add	x29, sp, #0x150
    3630:	stur	x0, [x29, #-8]
    3634:	stur	x1, [x29, #-16]
    3638:	ldur	x8, [x29, #-8]
    363c:	ldr	x9, [x8, #40]
    3640:	ldur	x10, [x29, #-16]
    3644:	ldr	x11, [x8]
    3648:	ldr	x11, [x11]
    364c:	cmp	x10, x11
    3650:	str	x8, [sp, #64]
    3654:	str	x9, [sp, #56]
    3658:	b.eq	3674 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x54>  // b.none
    365c:	ldur	x8, [x29, #-16]
    3660:	ldr	x9, [sp, #64]
    3664:	ldr	x10, [x9, #8]
    3668:	ldr	x10, [x10]
    366c:	cmp	x8, x10
    3670:	b.ne	3678 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x58>  // b.any
    3674:	b	38c8 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x2a8>
    3678:	sub	x0, x29, #0x60
    367c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3680:	ldur	x0, [x29, #-16]
    3684:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3688:	sub	x8, x29, #0x78
    368c:	stur	x0, [x29, #-120]
    3690:	stur	x1, [x29, #-112]
    3694:	stur	x8, [x29, #-104]
    3698:	ldur	x0, [x29, #-104]
    369c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    36a0:	stur	x0, [x29, #-128]
    36a4:	ldur	x0, [x29, #-104]
    36a8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    36ac:	stur	x0, [x29, #-136]
    36b0:	sub	x0, x29, #0x80
    36b4:	sub	x1, x29, #0x88
    36b8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    36bc:	tbnz	w0, #0, 36c4 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0xa4>
    36c0:	b	3738 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x118>
    36c4:	sub	x0, x29, #0x80
    36c8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    36cc:	stur	x0, [x29, #-144]
    36d0:	ldur	x0, [x29, #-144]
    36d4:	bl	0 <_ZNK4llvm3Use7getUserEv>
    36d8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    36dc:	stur	x0, [x29, #-152]
    36e0:	ldur	x8, [x29, #-152]
    36e4:	cbz	x8, 372c <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x10c>
    36e8:	ldr	x8, [sp, #64]
    36ec:	ldr	x0, [x8, #16]
    36f0:	ldur	x9, [x29, #-152]
    36f4:	str	x0, [sp, #48]
    36f8:	mov	x0, x9
    36fc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3700:	ldr	x8, [sp, #48]
    3704:	str	x0, [sp, #40]
    3708:	mov	x0, x8
    370c:	ldr	x1, [sp, #40]
    3710:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3714:	cbz	w0, 372c <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x10c>
    3718:	ldur	x8, [x29, #-144]
    371c:	sub	x1, x29, #0xa0
    3720:	stur	x8, [x29, #-160]
    3724:	sub	x0, x29, #0x60
    3728:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    372c:	sub	x0, x29, #0x80
    3730:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3734:	b	36b0 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x90>
    3738:	mov	x8, xzr
    373c:	str	x8, [sp, #168]
    3740:	ldur	x0, [x29, #-16]
    3744:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3748:	str	x0, [sp, #160]
    374c:	ldr	x8, [sp, #160]
    3750:	cbz	x8, 3790 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x170>
    3754:	ldr	x0, [sp, #160]
    3758:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    375c:	ldr	x8, [sp, #64]
    3760:	ldr	x9, [x8, #24]
    3764:	str	x0, [sp, #32]
    3768:	mov	x0, x9
    376c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3770:	ldr	x8, [sp, #32]
    3774:	cmp	x8, x0
    3778:	b.ne	3790 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x170>  // b.any
    377c:	ldr	x8, [sp, #64]
    3780:	ldr	x9, [x8, #32]
    3784:	ldr	x9, [x9]
    3788:	str	x9, [sp, #168]
    378c:	b	3864 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x244>
    3790:	ldr	x8, [sp, #56]
    3794:	add	x0, x8, #0x158
    3798:	ldr	x9, [sp, #64]
    379c:	ldr	x10, [x9, #48]
    37a0:	ldr	x11, [x9, #56]
    37a4:	ldr	q0, [x11]
    37a8:	str	q0, [sp, #128]
    37ac:	add	x11, x8, #0x158
    37b0:	str	x0, [sp, #24]
    37b4:	mov	x0, x11
    37b8:	str	x10, [sp, #16]
    37bc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    37c0:	str	x0, [sp, #112]
    37c4:	str	x1, [sp, #120]
    37c8:	ldur	x5, [x29, #-16]
    37cc:	ldr	x1, [sp, #128]
    37d0:	ldr	x2, [sp, #136]
    37d4:	ldr	x3, [sp, #112]
    37d8:	ldr	x4, [sp, #120]
    37dc:	ldr	x0, [sp, #16]
    37e0:	add	x6, sp, #0xa8
    37e4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    37e8:	str	x0, [sp, #144]
    37ec:	str	x1, [sp, #152]
    37f0:	ldr	x1, [sp, #144]
    37f4:	ldr	x2, [sp, #152]
    37f8:	ldr	x0, [sp, #24]
    37fc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3800:	ldr	x8, [sp, #168]
    3804:	mov	w12, #0x0                   	// #0
    3808:	str	w12, [sp, #12]
    380c:	cbz	x8, 3818 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x1f8>
    3810:	mov	w8, #0x1                   	// #1
    3814:	str	w8, [sp, #12]
    3818:	ldr	w8, [sp, #12]
    381c:	tbnz	w8, #0, 3824 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x204>
    3820:	b	3828 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x208>
    3824:	b	3848 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x228>
    3828:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    382c:	add	x0, x0, #0x0
    3830:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3834:	add	x1, x1, #0x0
    3838:	mov	w2, #0x1e1                 	// #481
    383c:	adrp	x3, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3840:	add	x3, x3, #0x0
    3844:	bl	0 <__assert_fail>
    3848:	ldr	x8, [sp, #168]
    384c:	ldur	x9, [x29, #-16]
    3850:	cmp	x8, x9
    3854:	b.ne	3864 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x244>  // b.any
    3858:	mov	w8, #0x1                   	// #1
    385c:	str	w8, [sp, #108]
    3860:	b	38c0 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x2a0>
    3864:	sub	x8, x29, #0x60
    3868:	str	x8, [sp, #96]
    386c:	ldr	x0, [sp, #96]
    3870:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3874:	str	x0, [sp, #88]
    3878:	ldr	x0, [sp, #96]
    387c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3880:	str	x0, [sp, #80]
    3884:	ldr	x8, [sp, #88]
    3888:	ldr	x9, [sp, #80]
    388c:	cmp	x8, x9
    3890:	b.eq	38bc <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x29c>  // b.none
    3894:	ldr	x8, [sp, #88]
    3898:	ldr	x8, [x8]
    389c:	str	x8, [sp, #72]
    38a0:	ldr	x0, [sp, #72]
    38a4:	ldr	x1, [sp, #168]
    38a8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    38ac:	ldr	x8, [sp, #88]
    38b0:	add	x8, x8, #0x8
    38b4:	str	x8, [sp, #88]
    38b8:	b	3884 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_1clESC_+0x264>
    38bc:	str	wzr, [sp, #108]
    38c0:	sub	x0, x29, #0x60
    38c4:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    38c8:	ldr	x28, [sp, #352]
    38cc:	ldp	x29, x30, [sp, #336]
    38d0:	add	sp, sp, #0x170
    38d4:	ret

00000000000038d8 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E21_M_not_empty_functionISO_EEbRKT_>:
    38d8:	sub	sp, sp, #0x10
    38dc:	str	x0, [sp, #8]
    38e0:	mov	w8, #0x1                   	// #1
    38e4:	and	w0, w8, #0x1
    38e8:	add	sp, sp, #0x10
    38ec:	ret

00000000000038f0 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E15_M_init_functorERSt9_Any_dataOSO_>:
    38f0:	sub	sp, sp, #0x40
    38f4:	stp	x29, x30, [sp, #48]
    38f8:	add	x29, sp, #0x30
    38fc:	stur	x0, [x29, #-8]
    3900:	stur	x1, [x29, #-16]
    3904:	ldur	x0, [x29, #-8]
    3908:	ldur	x8, [x29, #-16]
    390c:	str	x0, [sp, #16]
    3910:	mov	x0, x8
    3914:	bl	393c <_ZSt4moveIRZN4llvm15OpenMPIRBuilder14CreateParallelERKNS1_19LocationDescriptionENS0_12function_refIFvNS0_13IRBuilderBase11InsertPointES7_RNS0_10BasicBlockEEEENS5_IFS7_S7_S7_RNS0_5ValueERPSC_EEESt8functionIFvS7_EESE_SE_NS0_3omp12ProcBindKindEbE3$_0EONSt16remove_referenceIT_E4typeEOSQ_>
    3918:	ldurb	w2, [x29, #-17]
    391c:	ldr	x8, [sp, #16]
    3920:	str	x0, [sp, #8]
    3924:	mov	x0, x8
    3928:	ldr	x1, [sp, #8]
    392c:	bl	3a44 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E15_M_init_functorERSt9_Any_dataOSO_St17integral_constantIbLb0EE>
    3930:	ldp	x29, x30, [sp, #48]
    3934:	add	sp, sp, #0x40
    3938:	ret

000000000000393c <_ZSt4moveIRZN4llvm15OpenMPIRBuilder14CreateParallelERKNS1_19LocationDescriptionENS0_12function_refIFvNS0_13IRBuilderBase11InsertPointES7_RNS0_10BasicBlockEEEENS5_IFS7_S7_S7_RNS0_5ValueERPSC_EEESt8functionIFvS7_EESE_SE_NS0_3omp12ProcBindKindEbE3$_0EONSt16remove_referenceIT_E4typeEOSQ_>:
    393c:	sub	sp, sp, #0x10
    3940:	str	x0, [sp, #8]
    3944:	ldr	x0, [sp, #8]
    3948:	add	sp, sp, #0x10
    394c:	ret

0000000000003950 <_ZNSt17_Function_handlerIFvN4llvm13IRBuilderBase11InsertPointEEZNS0_15OpenMPIRBuilder14CreateParallelERKNS4_19LocationDescriptionENS0_12function_refIFvS2_S2_RNS0_10BasicBlockEEEENS8_IFS2_S2_S2_RNS0_5ValueERPSD_EEESt8functionIS3_ESF_SF_NS0_3omp12ProcBindKindEbE3$_0E9_M_invokeERKSt9_Any_dataOS2_>:
    3950:	sub	sp, sp, #0x40
    3954:	stp	x29, x30, [sp, #48]
    3958:	add	x29, sp, #0x30
    395c:	stur	x0, [x29, #-8]
    3960:	stur	x1, [x29, #-16]
    3964:	ldur	x0, [x29, #-8]
    3968:	bl	3acc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E14_M_get_pointerERKSt9_Any_data>
    396c:	ldur	x8, [x29, #-16]
    3970:	str	x0, [sp, #8]
    3974:	mov	x0, x8
    3978:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    397c:	ldr	q0, [x0]
    3980:	str	q0, [sp, #16]
    3984:	ldr	x1, [sp, #16]
    3988:	ldr	x2, [sp, #24]
    398c:	ldr	x0, [sp, #8]
    3990:	bl	3af4 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_>
    3994:	ldp	x29, x30, [sp, #48]
    3998:	add	sp, sp, #0x40
    399c:	ret

00000000000039a0 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation>:
    39a0:	sub	sp, sp, #0x40
    39a4:	stp	x29, x30, [sp, #48]
    39a8:	add	x29, sp, #0x30
    39ac:	stur	x0, [x29, #-8]
    39b0:	stur	x1, [x29, #-16]
    39b4:	stur	w2, [x29, #-20]
    39b8:	ldur	w8, [x29, #-20]
    39bc:	cmp	w8, #0x1
    39c0:	str	w8, [sp, #20]
    39c4:	b.eq	39ec <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x4c>  // b.none
    39c8:	b	39cc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x2c>
    39cc:	ldr	w8, [sp, #20]
    39d0:	cmp	w8, #0x2
    39d4:	b.eq	3a10 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x70>  // b.none
    39d8:	b	39dc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x3c>
    39dc:	ldr	w8, [sp, #20]
    39e0:	cmp	w8, #0x3
    39e4:	b.eq	3a24 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x84>  // b.none
    39e8:	b	3a30 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x90>
    39ec:	ldur	x0, [x29, #-16]
    39f0:	bl	3acc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E14_M_get_pointerERKSt9_Any_data>
    39f4:	ldur	x8, [x29, #-8]
    39f8:	str	x0, [sp, #8]
    39fc:	mov	x0, x8
    3a00:	bl	3aa8 <_ZNSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERT_v>
    3a04:	ldr	x8, [sp, #8]
    3a08:	str	x8, [x0]
    3a0c:	b	3a30 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x90>
    3a10:	ldur	x0, [x29, #-8]
    3a14:	ldur	x1, [x29, #-16]
    3a18:	ldurb	w2, [x29, #-21]
    3a1c:	bl	3ccc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E8_M_cloneERSt9_Any_dataRKSQ_St17integral_constantIbLb0EE>
    3a20:	b	3a30 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_managerERSt9_Any_dataRKSQ_St18_Manager_operation+0x90>
    3a24:	ldur	x0, [x29, #-8]
    3a28:	ldurb	w1, [x29, #-22]
    3a2c:	bl	3d34 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>
    3a30:	mov	w8, wzr
    3a34:	and	w0, w8, #0x1
    3a38:	ldp	x29, x30, [sp, #48]
    3a3c:	add	sp, sp, #0x40
    3a40:	ret

0000000000003a44 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E15_M_init_functorERSt9_Any_dataOSO_St17integral_constantIbLb0EE>:
    3a44:	sub	sp, sp, #0x30
    3a48:	stp	x29, x30, [sp, #32]
    3a4c:	add	x29, sp, #0x20
    3a50:	mov	x8, #0x18                  	// #24
    3a54:	sturb	w2, [x29, #-1]
    3a58:	str	x0, [sp, #16]
    3a5c:	str	x1, [sp, #8]
    3a60:	mov	x0, x8
    3a64:	bl	0 <_Znwm>
    3a68:	ldr	x8, [sp, #8]
    3a6c:	str	x0, [sp]
    3a70:	mov	x0, x8
    3a74:	bl	393c <_ZSt4moveIRZN4llvm15OpenMPIRBuilder14CreateParallelERKNS1_19LocationDescriptionENS0_12function_refIFvNS0_13IRBuilderBase11InsertPointES7_RNS0_10BasicBlockEEEENS5_IFS7_S7_S7_RNS0_5ValueERPSC_EEESt8functionIFvS7_EESE_SE_NS0_3omp12ProcBindKindEbE3$_0EONSt16remove_referenceIT_E4typeEOSQ_>
    3a78:	ldr	q0, [x0]
    3a7c:	ldr	x8, [sp]
    3a80:	str	q0, [x8]
    3a84:	ldr	x9, [x0, #16]
    3a88:	str	x9, [x8, #16]
    3a8c:	ldr	x0, [sp, #16]
    3a90:	bl	3aa8 <_ZNSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERT_v>
    3a94:	ldr	x8, [sp]
    3a98:	str	x8, [x0]
    3a9c:	ldp	x29, x30, [sp, #32]
    3aa0:	add	sp, sp, #0x30
    3aa4:	ret

0000000000003aa8 <_ZNSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERT_v>:
    3aa8:	sub	sp, sp, #0x20
    3aac:	stp	x29, x30, [sp, #16]
    3ab0:	add	x29, sp, #0x10
    3ab4:	str	x0, [sp, #8]
    3ab8:	ldr	x0, [sp, #8]
    3abc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3ac0:	ldp	x29, x30, [sp, #16]
    3ac4:	add	sp, sp, #0x20
    3ac8:	ret

0000000000003acc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E14_M_get_pointerERKSt9_Any_data>:
    3acc:	sub	sp, sp, #0x20
    3ad0:	stp	x29, x30, [sp, #16]
    3ad4:	add	x29, sp, #0x10
    3ad8:	str	x0, [sp, #8]
    3adc:	ldr	x0, [sp, #8]
    3ae0:	bl	3ca8 <_ZNKSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERKT_v>
    3ae4:	ldr	x0, [x0]
    3ae8:	ldp	x29, x30, [sp, #16]
    3aec:	add	sp, sp, #0x20
    3af0:	ret

0000000000003af4 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_>:
    3af4:	sub	sp, sp, #0xf0
    3af8:	stp	x29, x30, [sp, #224]
    3afc:	add	x29, sp, #0xe0
    3b00:	sub	x8, x29, #0x10
    3b04:	sub	x9, x29, #0x20
    3b08:	sub	x10, x29, #0x28
    3b0c:	stur	x1, [x29, #-16]
    3b10:	stur	x2, [x29, #-8]
    3b14:	stur	x0, [x29, #-24]
    3b18:	ldur	x11, [x29, #-24]
    3b1c:	ldr	x12, [x11]
    3b20:	mov	x0, x8
    3b24:	str	x8, [sp, #56]
    3b28:	str	x9, [sp, #48]
    3b2c:	str	x10, [sp, #40]
    3b30:	str	x11, [sp, #32]
    3b34:	str	x12, [sp, #24]
    3b38:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3b3c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3b40:	stur	x0, [x29, #-32]
    3b44:	ldr	x0, [sp, #56]
    3b48:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3b4c:	stur	x0, [x29, #-40]
    3b50:	ldr	x0, [sp, #48]
    3b54:	ldr	x1, [sp, #40]
    3b58:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3b5c:	tbnz	w0, #0, 3b64 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x70>
    3b60:	b	3bf4 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x100>
    3b64:	ldr	x8, [sp, #24]
    3b68:	add	x1, x8, #0x158
    3b6c:	sub	x9, x29, #0x58
    3b70:	mov	x0, x9
    3b74:	str	x9, [sp, #16]
    3b78:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3b7c:	ldr	x8, [sp, #24]
    3b80:	add	x0, x8, #0x158
    3b84:	ldur	q0, [x29, #-16]
    3b88:	str	q0, [sp, #112]
    3b8c:	ldr	x1, [sp, #112]
    3b90:	ldr	x2, [sp, #120]
    3b94:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3b98:	ldr	x8, [sp, #24]
    3b9c:	add	x0, x8, #0x158
    3ba0:	ldr	x9, [sp, #32]
    3ba4:	ldr	x10, [x9, #8]
    3ba8:	ldr	x1, [x10]
    3bac:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3bb0:	str	x0, [sp, #104]
    3bb4:	ldr	x0, [sp, #104]
    3bb8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3bbc:	ldr	x8, [sp, #104]
    3bc0:	add	x8, x8, #0x18
    3bc4:	str	x0, [sp, #8]
    3bc8:	mov	x0, x8
    3bcc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3bd0:	str	x0, [sp, #80]
    3bd4:	ldr	x2, [sp, #80]
    3bd8:	add	x0, sp, #0x58
    3bdc:	ldr	x1, [sp, #8]
    3be0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3be4:	ldur	q0, [sp, #88]
    3be8:	stur	q0, [x29, #-16]
    3bec:	ldr	x0, [sp, #16]
    3bf0:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3bf4:	sub	x0, x29, #0x10
    3bf8:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3bfc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c00:	bl	0 <_ZNK4llvm11Instruction16getNumSuccessorsEv>
    3c04:	mov	w8, #0x0                   	// #0
    3c08:	cmp	w0, #0x1
    3c0c:	str	w8, [sp, #4]
    3c10:	b.ne	3c50 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x15c>  // b.any
    3c14:	sub	x0, x29, #0x10
    3c18:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c1c:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c20:	mov	w8, wzr
    3c24:	mov	w1, w8
    3c28:	bl	0 <_ZNK4llvm11Instruction12getSuccessorEj>
    3c2c:	ldr	x9, [sp, #32]
    3c30:	ldr	x10, [x9, #8]
    3c34:	ldr	x10, [x10]
    3c38:	mov	w8, #0x0                   	// #0
    3c3c:	cmp	x0, x10
    3c40:	str	w8, [sp, #4]
    3c44:	b.ne	3c50 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x15c>  // b.any
    3c48:	mov	w8, #0x1                   	// #1
    3c4c:	str	w8, [sp, #4]
    3c50:	ldr	w8, [sp, #4]
    3c54:	tbnz	w8, #0, 3c5c <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x168>
    3c58:	b	3c60 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x16c>
    3c5c:	b	3c80 <_ZZN4llvm15OpenMPIRBuilder14CreateParallelERKNS0_19LocationDescriptionENS_12function_refIFvNS_13IRBuilderBase11InsertPointES6_RNS_10BasicBlockEEEENS4_IFS6_S6_S6_RNS_5ValueERPSB_EEESt8functionIFvS6_EESD_SD_NS_3omp12ProcBindKindEbENK3$_0clES6_+0x18c>
    3c60:	adrp	x0, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c64:	add	x0, x0, #0x0
    3c68:	adrp	x1, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c6c:	add	x1, x1, #0x0
    3c70:	mov	w2, #0x180                 	// #384
    3c74:	adrp	x3, 0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c78:	add	x3, x3, #0x0
    3c7c:	bl	0 <__assert_fail>
    3c80:	ldr	x8, [sp, #32]
    3c84:	ldr	x0, [x8, #16]
    3c88:	ldur	q0, [x29, #-16]
    3c8c:	str	q0, [sp, #64]
    3c90:	ldr	x1, [sp, #64]
    3c94:	ldr	x2, [sp, #72]
    3c98:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3c9c:	ldp	x29, x30, [sp, #224]
    3ca0:	add	sp, sp, #0xf0
    3ca4:	ret

0000000000003ca8 <_ZNKSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERKT_v>:
    3ca8:	sub	sp, sp, #0x20
    3cac:	stp	x29, x30, [sp, #16]
    3cb0:	add	x29, sp, #0x10
    3cb4:	str	x0, [sp, #8]
    3cb8:	ldr	x0, [sp, #8]
    3cbc:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3cc0:	ldp	x29, x30, [sp, #16]
    3cc4:	add	sp, sp, #0x20
    3cc8:	ret

0000000000003ccc <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E8_M_cloneERSt9_Any_dataRKSQ_St17integral_constantIbLb0EE>:
    3ccc:	sub	sp, sp, #0x30
    3cd0:	stp	x29, x30, [sp, #32]
    3cd4:	add	x29, sp, #0x20
    3cd8:	mov	x8, #0x18                  	// #24
    3cdc:	sturb	w2, [x29, #-1]
    3ce0:	str	x0, [sp, #16]
    3ce4:	str	x1, [sp, #8]
    3ce8:	mov	x0, x8
    3cec:	bl	0 <_Znwm>
    3cf0:	ldr	x8, [sp, #8]
    3cf4:	str	x0, [sp]
    3cf8:	mov	x0, x8
    3cfc:	bl	3d70 <_ZNKSt9_Any_data9_M_accessIPKZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERKT_v>
    3d00:	ldr	x8, [x0]
    3d04:	ldr	q0, [x8]
    3d08:	ldr	x9, [sp]
    3d0c:	str	q0, [x9]
    3d10:	ldr	x8, [x8, #16]
    3d14:	str	x8, [x9, #16]
    3d18:	ldr	x0, [sp, #16]
    3d1c:	bl	3aa8 <_ZNSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERT_v>
    3d20:	ldr	x8, [sp]
    3d24:	str	x8, [x0]
    3d28:	ldp	x29, x30, [sp, #32]
    3d2c:	add	sp, sp, #0x30
    3d30:	ret

0000000000003d34 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE>:
    3d34:	sub	sp, sp, #0x30
    3d38:	stp	x29, x30, [sp, #32]
    3d3c:	add	x29, sp, #0x20
    3d40:	sturb	w1, [x29, #-1]
    3d44:	str	x0, [sp, #16]
    3d48:	ldr	x0, [sp, #16]
    3d4c:	bl	3aa8 <_ZNSt9_Any_data9_M_accessIPZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERT_v>
    3d50:	ldr	x8, [x0]
    3d54:	str	x8, [sp, #8]
    3d58:	cbz	x8, 3d64 <_ZNSt14_Function_base13_Base_managerIZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0E10_M_destroyERSt9_Any_dataSt17integral_constantIbLb0EE+0x30>
    3d5c:	ldr	x0, [sp, #8]
    3d60:	bl	0 <_ZdlPv>
    3d64:	ldp	x29, x30, [sp, #32]
    3d68:	add	sp, sp, #0x30
    3d6c:	ret

0000000000003d70 <_ZNKSt9_Any_data9_M_accessIPKZN4llvm15OpenMPIRBuilder14CreateParallelERKNS2_19LocationDescriptionENS1_12function_refIFvNS1_13IRBuilderBase11InsertPointES8_RNS1_10BasicBlockEEEENS6_IFS8_S8_S8_RNS1_5ValueERPSD_EEESt8functionIFvS8_EESF_SF_NS1_3omp12ProcBindKindEbE3$_0EERKT_v>:
    3d70:	sub	sp, sp, #0x20
    3d74:	stp	x29, x30, [sp, #16]
    3d78:	add	x29, sp, #0x10
    3d7c:	str	x0, [sp, #8]
    3d80:	ldr	x0, [sp, #8]
    3d84:	bl	0 <_ZN4llvm15OpenMPIRBuilder13addAttributesENS_3omp15RuntimeFunctionERNS_8FunctionE>
    3d88:	ldp	x29, x30, [sp, #16]
    3d8c:	add	sp, sp, #0x20
    3d90:	ret

Disassembly of section .text.startup:

0000000000000000 <__cxx_global_var_init>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	w8, #0x1                   	// #1
  10:	adrp	x1, 0 <__cxx_global_var_init>
  14:	add	x1, x1, #0x0
  18:	mov	w9, #0x0                   	// #0
  1c:	adrp	x10, 0 <__cxx_global_var_init>
  20:	add	x10, x10, #0x0
  24:	adrp	x11, 0 <__cxx_global_var_init>
  28:	add	x11, x11, #0x0
  2c:	adrp	x0, 0 <__cxx_global_var_init>
  30:	add	x0, x0, #0x0
  34:	adrp	x2, 0 <__dso_handle>
  38:	add	x2, x2, #0x0
  3c:	sub	x12, x29, #0x4
  40:	sub	x13, x29, #0x18
  44:	sub	x14, x29, #0x28
  48:	sub	x4, x29, #0x30
  4c:	sub	x15, x29, #0x31
  50:	stur	w8, [x29, #-4]
  54:	str	x0, [sp, #64]
  58:	mov	x0, x14
  5c:	str	w9, [sp, #60]
  60:	str	x10, [sp, #48]
  64:	str	x11, [sp, #40]
  68:	str	x2, [sp, #32]
  6c:	str	x12, [sp, #24]
  70:	str	x13, [sp, #16]
  74:	str	x4, [sp, #8]
  78:	str	x15, [sp]
  7c:	bl	0 <__cxx_global_var_init>
  80:	ldur	x1, [x29, #-40]
  84:	ldur	x2, [x29, #-32]
  88:	ldr	x0, [sp, #16]
  8c:	bl	0 <__cxx_global_var_init>
  90:	ldr	w8, [sp, #60]
  94:	sturb	w8, [x29, #-49]
  98:	ldr	x0, [sp]
  9c:	bl	0 <__cxx_global_var_init>
  a0:	stur	x0, [x29, #-48]
  a4:	ldr	x0, [sp, #48]
  a8:	ldr	x1, [sp, #40]
  ac:	ldr	x2, [sp, #24]
  b0:	ldr	x3, [sp, #16]
  b4:	ldr	x4, [sp, #8]
  b8:	bl	0 <__cxx_global_var_init>
  bc:	ldr	x0, [sp, #64]
  c0:	ldr	x1, [sp, #48]
  c4:	ldr	x2, [sp, #32]
  c8:	bl	0 <__cxa_atexit>
  cc:	ldp	x29, x30, [sp, #128]
  d0:	add	sp, sp, #0x90
  d4:	ret

00000000000000d8 <_GLOBAL__sub_I_OMPIRBuilder.cpp>:
  d8:	stp	x29, x30, [sp, #-16]!
  dc:	mov	x29, sp
  e0:	bl	0 <__cxx_global_var_init>
  e4:	ldp	x29, x30, [sp], #16
  e8:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm2cl4descC2ENS_9StringRefE:

0000000000000000 <_ZN4llvm2cl4descC2ENS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	str	x1, [sp, #16]
   8:	str	x2, [sp, #24]
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	q0, [sp, #16]
  18:	str	q0, [x8]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm2cl4initIbEENS0_11initializerIT_EERKS3_:

0000000000000000 <_ZN4llvm2cl4initIbEENS0_11initializerIT_EERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm2cl4initIbEENS0_11initializerIT_EERKS3_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  14:	ldr	x9, [x9]
  18:	add	x9, x9, #0x10
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x2, [x29, #-24]
  28:	str	x3, [sp, #32]
  2c:	str	x4, [sp, #24]
  30:	ldur	x10, [x29, #-8]
  34:	mov	x0, x10
  38:	mov	w1, w8
  3c:	mov	w2, w8
  40:	str	x9, [sp, #8]
  44:	str	x10, [sp]
  48:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  4c:	ldr	x9, [sp]
  50:	add	x0, x9, #0x88
  54:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  58:	ldr	x9, [sp, #8]
  5c:	ldr	x10, [sp]
  60:	str	x9, [x10]
  64:	add	x0, x10, #0xa0
  68:	mov	x1, x10
  6c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	ldr	x9, [sp]
  74:	add	x0, x9, #0xa8
  78:	ldrb	w1, [sp, #23]
  7c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  80:	ldur	x1, [x29, #-16]
  84:	ldur	x2, [x29, #-24]
  88:	ldr	x3, [sp, #32]
  8c:	ldr	x4, [sp, #24]
  90:	ldr	x0, [sp]
  94:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA40_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  98:	ldr	x0, [sp]
  9c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEE4doneEv>
  a0:	ldp	x29, x30, [sp, #64]
  a4:	add	sp, sp, #0x50
  a8:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0xa8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0xa0
  38:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm2cl11opt_storageIbLb0ELb0EEcvbEv:

0000000000000000 <_ZNK4llvm2cl11opt_storageIbLb0ELb0EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm2cl11opt_storageIbLb0ELb0EEcvbEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E:

0000000000000000 <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefINS_9AttributeEEC2ERKSt16initializer_listIS1_E>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm8Function13setAttributesENS_13AttributeListE:

0000000000000000 <_ZN4llvm8Function13setAttributesENS_13AttributeListE>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #112]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt16initializer_listIN4llvm9AttributeEEC2Ev:

0000000000000000 <_ZNSt16initializer_listIN4llvm9AttributeEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_12AttributeSetEEC2Ev:

0000000000000000 <_ZN4llvm8ArrayRefINS_12AttributeSetEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	ldur	x10, [x29, #-8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	strb	w9, [x10, #16]
  2c:	strb	w9, [x10, #17]
  30:	ldr	x8, [sp, #16]
  34:	ldrb	w9, [x8]
  38:	str	x10, [sp, #8]
  3c:	cbz	w9, 58 <_ZN4llvm5TwineC2EPKc+0x58>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	mov	w10, #0x3                   	// #3
  50:	strb	w10, [x9, #16]
  54:	b	64 <_ZN4llvm5TwineC2EPKc+0x64>
  58:	mov	w8, #0x1                   	// #1
  5c:	ldr	x9, [sp, #8]
  60:	strb	w8, [x9, #16]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm5TwineC2EPKc>
  6c:	mov	w8, #0x0                   	// #0
  70:	str	w8, [sp, #4]
  74:	tbnz	w0, #0, 7c <_ZN4llvm5TwineC2EPKc+0x7c>
  78:	b	84 <_ZN4llvm5TwineC2EPKc+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #4]
  84:	ldr	w8, [sp, #4]
  88:	tbnz	w8, #0, 90 <_ZN4llvm5TwineC2EPKc+0x90>
  8c:	b	94 <_ZN4llvm5TwineC2EPKc+0x94>
  90:	b	b4 <_ZN4llvm5TwineC2EPKc+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x112                 	// #274
  a8:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x30
  bc:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_4TypeEEC2Ev:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm17BitmaskEnumDetailoRINS_3omp9IdentFlagEvEERT_S5_S4_:

0000000000000000 <_ZN4llvm17BitmaskEnumDetailoRINS_3omp9IdentFlagEvEERT_S5_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w0, [x8]
  1c:	ldr	w1, [sp, #4]
  20:	bl	0 <_ZN4llvm17BitmaskEnumDetailoRINS_3omp9IdentFlagEvEERT_S5_S4_>
  24:	ldr	x8, [sp, #8]
  28:	str	w0, [x8]
  2c:	ldr	x0, [sp, #8]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_EixEOS5_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_EixEOS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_EixEOS5_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_EixEOS5_>
  3c:	add	x0, x0, #0x10
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt4pairIPN4llvm8ConstantEmEC2IRS2_mLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPN4llvm8ConstantEmEC2IRS2_mLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPN4llvm8ConstantEmEC2IRS2_mLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPN4llvm8ConstantEmEC2IRS2_mLb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10StructTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm4Type21getPointerElementTypeEv:

0000000000000000 <_ZNK4llvm4Type21getPointerElementTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4Type21getPointerElementTypeEv>
  20:	cmp	w0, #0xf
  24:	b.ne	2c <_ZNK4llvm4Type21getPointerElementTypeEv+0x2c>  // b.any
  28:	b	4c <_ZNK4llvm4Type21getPointerElementTypeEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm4Type21getPointerElementTypeEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm4Type21getPointerElementTypeEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x17e                 	// #382
  40:	adrp	x3, 0 <_ZNK4llvm4Type21getPointerElementTypeEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldr	x9, [x8, #16]
  54:	ldr	x0, [x9]
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_8ConstantEEC2ILm5EEERAT__KS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_8ConstantEEC2ILm5EEERAT__KS2_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x5                   	// #5
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6Module13getGlobalListEv:

0000000000000000 <_ZN4llvm6Module13getGlobalListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_14GlobalVariableEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_14GlobalVariableEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12simple_ilistINS_14GlobalVariableEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_14GlobalVariableEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_14GlobalVariableEJEE3endEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_14GlobalVariableEJEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_14GlobalVariableEJEE3endEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv+0x2c>
  28:	b	30 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv+0x30>
  2c:	b	50 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	adrp	x3, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x0, [x8]
  58:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEdeEv>
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue7getTypeEv:

0000000000000000 <_ZNK4llvm11GlobalValue7getTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue7getTypeEv>
  18:	bl	0 <_ZNK4llvm11GlobalValue7getTypeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable14hasInitializerEv:

0000000000000000 <_ZNK4llvm14GlobalVariable14hasInitializerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11GlobalValue13isDeclarationEv>
  18:	eor	w8, w0, #0x1
  1c:	and	w0, w8, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm14GlobalVariable14getInitializerEv:

0000000000000000 <_ZN4llvm14GlobalVariable14getInitializerEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm14GlobalVariable14getInitializerEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZN4llvm14GlobalVariable14getInitializerEv+0x30>
  2c:	b	38 <_ZN4llvm14GlobalVariable14getInitializerEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm14GlobalVariable14getInitializerEv+0x44>
  40:	b	48 <_ZN4llvm14GlobalVariable14getInitializerEv+0x48>
  44:	b	68 <_ZN4llvm14GlobalVariable14getInitializerEv+0x68>
  48:	adrp	x0, 0 <_ZN4llvm14GlobalVariable14getInitializerEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm14GlobalVariable14getInitializerEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x8d                  	// #141
  5c:	adrp	x3, 0 <_ZN4llvm14GlobalVariable14getInitializerEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZN4llvm14GlobalVariable14getInitializerEv>
  70:	bl	0 <_ZN4llvm14GlobalVariable14getInitializerEv>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm14GlobalVariablenwEm:

0000000000000000 <_ZN4llvm14GlobalVariablenwEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm4UsernwEmj>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11GlobalValue14setUnnamedAddrENS0_11UnnamedAddrE:

0000000000000000 <_ZN4llvm11GlobalValue14setUnnamedAddrENS0_11UnnamedAddrE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	ldr	w10, [x8, #32]
  18:	and	w9, w9, #0x3
  1c:	and	w10, w10, #0xffffff3f
  20:	orr	w9, w10, w9, lsl #6
  24:	str	w9, [x8, #32]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm5AlignC2Em:

0000000000000000 <_ZN4llvm5AlignC2Em>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x0                   	// #0
  10:	adrp	x9, 0 <_ZN4llvm5AlignC2Em>
  14:	add	x9, x9, #0x0
  18:	adrp	x10, 0 <_ZN4llvm5AlignC2Em>
  1c:	add	x10, x10, #0x0
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	ldur	x11, [x29, #-8]
  2c:	strb	w8, [x11]
  30:	ldur	x12, [x29, #-16]
  34:	cmp	x12, #0x0
  38:	cset	w8, ls  // ls = plast
  3c:	mov	w13, #0x0                   	// #0
  40:	stur	x9, [x29, #-24]
  44:	str	x10, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	str	w13, [sp, #20]
  50:	tbnz	w8, #0, 5c <_ZN4llvm5AlignC2Em+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #20]
  5c:	ldr	w8, [sp, #20]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5AlignC2Em+0x68>
  64:	b	6c <_ZN4llvm5AlignC2Em+0x6c>
  68:	b	84 <_ZN4llvm5AlignC2Em+0x84>
  6c:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
  70:	add	x0, x0, #0x0
  74:	ldur	x1, [x29, #-24]
  78:	mov	w2, #0x4e                  	// #78
  7c:	ldr	x3, [sp, #32]
  80:	bl	0 <__assert_fail>
  84:	ldur	x0, [x29, #-16]
  88:	bl	0 <_ZN4llvm5AlignC2Em>
  8c:	mov	w8, #0x0                   	// #0
  90:	str	w8, [sp, #16]
  94:	tbnz	w0, #0, 9c <_ZN4llvm5AlignC2Em+0x9c>
  98:	b	a4 <_ZN4llvm5AlignC2Em+0xa4>
  9c:	mov	w8, #0x1                   	// #1
  a0:	str	w8, [sp, #16]
  a4:	ldr	w8, [sp, #16]
  a8:	tbnz	w8, #0, b0 <_ZN4llvm5AlignC2Em+0xb0>
  ac:	b	b4 <_ZN4llvm5AlignC2Em+0xb4>
  b0:	b	cc <_ZN4llvm5AlignC2Em+0xcc>
  b4:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
  b8:	add	x0, x0, #0x0
  bc:	ldur	x1, [x29, #-24]
  c0:	mov	w2, #0x4f                  	// #79
  c4:	ldr	x3, [sp, #32]
  c8:	bl	0 <__assert_fail>
  cc:	ldur	x0, [x29, #-16]
  d0:	bl	0 <_ZN4llvm5AlignC2Em>
  d4:	ldr	x8, [sp, #24]
  d8:	strb	w0, [x8]
  dc:	ldrb	w9, [x8]
  e0:	mov	w10, #0x0                   	// #0
  e4:	cmp	w9, #0x40
  e8:	str	w10, [sp, #12]
  ec:	b.ge	f8 <_ZN4llvm5AlignC2Em+0xf8>  // b.tcont
  f0:	mov	w8, #0x1                   	// #1
  f4:	str	w8, [sp, #12]
  f8:	ldr	w8, [sp, #12]
  fc:	tbnz	w8, #0, 104 <_ZN4llvm5AlignC2Em+0x104>
 100:	b	108 <_ZN4llvm5AlignC2Em+0x108>
 104:	b	120 <_ZN4llvm5AlignC2Em+0x120>
 108:	adrp	x0, 0 <_ZN4llvm5AlignC2Em>
 10c:	add	x0, x0, #0x0
 110:	ldur	x1, [x29, #-24]
 114:	mov	w2, #0x51                  	// #81
 118:	ldr	x3, [sp, #32]
 11c:	bl	0 <__assert_fail>
 120:	ldp	x29, x30, [sp, #64]
 124:	add	sp, sp, #0x50
 128:	ret

Disassembly of section .text._ZN4llvm10MaybeAlignCI2NS_8OptionalINS_5AlignEEEEOS2_:

0000000000000000 <_ZN4llvm10MaybeAlignCI2NS_8OptionalINS_5AlignEEEEOS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm10MaybeAlignCI2NS_8OptionalINS_5AlignEEEEOS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEEixENS_9StringRefE:

0000000000000000 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEEixENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	add	x8, sp, #0x28
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x0, [x29, #-24]
  20:	ldur	q0, [x29, #-16]
  24:	str	q0, [sp, #16]
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #24]
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEEixENS_9StringRefE>
  38:	str	x0, [sp, #40]
  3c:	str	x1, [sp, #48]
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEEixENS_9StringRefE>
  48:	add	x0, x0, #0x8
  4c:	ldp	x29, x30, [sp, #80]
  50:	add	sp, sp, #0x60
  54:	ret

Disassembly of section .text._ZNK4llvm6Module10getContextEv:

0000000000000000 <_ZNK4llvm6Module10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14GlobalVariable10isConstantEv:

0000000000000000 <_ZNK4llvm14GlobalVariable10isConstantEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #80]
  10:	and	w9, w9, #0x1
  14:	and	w0, w9, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE21CreateGlobalStringPtrENS_9StringRefERKNS_5TwineEj:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE21CreateGlobalStringPtrENS_9StringRefERKNS_5TwineEj>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x48
  14:	add	x10, sp, #0x38
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-8]
  20:	stur	x0, [x29, #-24]
  24:	stur	x3, [x29, #-32]
  28:	stur	w4, [x29, #-36]
  2c:	ldur	x11, [x29, #-24]
  30:	ldur	q0, [x29, #-16]
  34:	stur	q0, [x29, #-64]
  38:	ldur	x3, [x29, #-32]
  3c:	ldur	w4, [x29, #-36]
  40:	ldur	x1, [x29, #-64]
  44:	ldur	x2, [x29, #-56]
  48:	mov	x0, x11
  4c:	str	x8, [sp, #48]
  50:	str	x9, [sp, #40]
  54:	str	x10, [sp, #32]
  58:	str	x11, [sp, #24]
  5c:	bl	0 <_ZN4llvm13IRBuilderBase18CreateGlobalStringENS_9StringRefERKNS_5TwineEj>
  60:	stur	x0, [x29, #-48]
  64:	ldr	x8, [sp, #24]
  68:	ldr	x0, [x8, #24]
  6c:	bl	0 <_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE>
  70:	ldr	x1, [sp, #48]
  74:	mov	w12, wzr
  78:	and	w2, w12, #0x1
  7c:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb>
  80:	stur	x0, [x29, #-72]
  84:	ldur	x8, [x29, #-72]
  88:	str	x8, [sp, #72]
  8c:	ldur	x8, [x29, #-72]
  90:	ldr	x9, [sp, #40]
  94:	str	x8, [x9, #8]
  98:	ldur	x0, [x29, #-48]
  9c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE21CreateGlobalStringPtrENS_9StringRefERKNS_5TwineEj>
  a0:	ldur	x1, [x29, #-48]
  a4:	ldr	x8, [sp, #32]
  a8:	str	x0, [sp, #16]
  ac:	mov	x0, x8
  b0:	ldr	x9, [sp, #40]
  b4:	str	x1, [sp, #8]
  b8:	mov	x1, x9
  bc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE21CreateGlobalStringPtrENS_9StringRefERKNS_5TwineEj>
  c0:	ldr	x2, [sp, #56]
  c4:	ldr	x3, [sp, #64]
  c8:	ldr	x0, [sp, #16]
  cc:	ldr	x1, [sp, #8]
  d0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE21CreateGlobalStringPtrENS_9StringRefERKNS_5TwineEj>
  d4:	ldp	x29, x30, [sp, #160]
  d8:	add	sp, sp, #0xb0
  dc:	ret

Disassembly of section .text._ZNK4llvm10DILocation11getFilenameEv:

0000000000000000 <_ZNK4llvm10DILocation11getFilenameEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm10DILocation11getFilenameEv>
  18:	bl	0 <_ZNK4llvm10DILocation11getFilenameEv>
  1c:	str	x0, [sp, #16]
  20:	str	x1, [sp, #24]
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm6Module7getNameEv:

0000000000000000 <_ZNK4llvm6Module7getNameEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	add	x1, x9, #0xb0
  1c:	mov	x0, x8
  20:	bl	0 <_ZNK4llvm6Module7getNameEv>
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm10DILocation8getScopeEv:

0000000000000000 <_ZNK4llvm10DILocation8getScopeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm10DILocation8getScopeEv>
  18:	bl	0 <_ZNK4llvm10DILocation8getScopeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm12DISubprogram7getNameEv:

0000000000000000 <_ZNK4llvm12DISubprogram7getNameEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w1, #0x2                   	// #2
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNK4llvm12DISubprogram7getNameEv>
  1c:	str	x0, [sp, #16]
  20:	str	x1, [sp, #24]
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase11InsertPoint8getBlockEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase11InsertPoint8getBlockEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10BasicBlock9getParentEv:

0000000000000000 <_ZN4llvm10BasicBlock9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #56]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt7__cxx119to_stringEj:

0000000000000000 <_ZNSt7__cxx119to_stringEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x9, 0 <vsnprintf>
  10:	ldr	x9, [x9]
  14:	mov	x1, #0x10                  	// #16
  18:	adrp	x2, 0 <_ZNSt7__cxx119to_stringEj>
  1c:	add	x2, x2, #0x0
  20:	str	x8, [sp, #8]
  24:	str	w0, [sp, #4]
  28:	ldr	w3, [sp, #4]
  2c:	mov	x0, x9
  30:	bl	0 <_ZNSt7__cxx119to_stringEj>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm10DILocation7getLineEv:

0000000000000000 <_ZNK4llvm10DILocation7getLineEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10DILocation9getColumnEv:

0000000000000000 <_ZNK4llvm10DILocation9getColumnEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #2]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x2, [x29, #-16]
  10:	stur	x3, [x29, #-8]
  14:	stur	x0, [x29, #-24]
  18:	stur	x1, [x29, #-32]
  1c:	str	x4, [sp, #40]
  20:	str	x5, [sp, #32]
  24:	ldur	x0, [x29, #-24]
  28:	ldur	x8, [x29, #-32]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  38:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  3c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  40:	ldur	x2, [x29, #-32]
  44:	ldur	q0, [x29, #-16]
  48:	str	q0, [sp, #16]
  4c:	ldr	x5, [sp, #40]
  50:	ldr	x6, [sp, #32]
  54:	ldr	x3, [sp, #16]
  58:	ldr	x4, [sp, #24]
  5c:	ldr	x8, [sp, #8]
  60:	str	x0, [sp]
  64:	mov	x0, x8
  68:	ldr	x1, [sp]
  6c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_5ValueENS_8ArrayRefIS5_EERKNS_5TwineEPNS_6MDNodeE>
  70:	ldp	x29, x30, [sp, #80]
  74:	add	sp, sp, #0x60
  78:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x1                   	// #1
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE:

0000000000000000 <_ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	add	x0, x9, #0x158
  20:	ldur	x10, [x29, #-16]
  24:	ldr	q0, [x10]
  28:	str	q0, [sp, #32]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x2, [sp, #40]
  34:	str	x8, [sp, #16]
  38:	str	x9, [sp, #8]
  3c:	bl	0 <_ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE>
  40:	ldr	x8, [sp, #8]
  44:	add	x0, x8, #0x158
  48:	ldur	x9, [x29, #-16]
  4c:	add	x1, x9, #0x10
  50:	ldr	x9, [sp, #16]
  54:	str	x0, [sp]
  58:	mov	x0, x9
  5c:	bl	0 <_ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE>
  60:	ldr	x0, [sp]
  64:	ldr	x1, [sp, #16]
  68:	bl	0 <_ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE>
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE>
  74:	ldur	x0, [x29, #-16]
  78:	bl	0 <_ZN4llvm15OpenMPIRBuilder16updateToLocationERKNS0_19LocationDescriptionE>
  7c:	cmp	x0, #0x0
  80:	cset	w11, ne  // ne = any
  84:	and	w0, w11, #0x1
  88:	ldp	x29, x30, [sp, #64]
  8c:	add	sp, sp, #0x50
  90:	ret

Disassembly of section .text._ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE:

0000000000000000 <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE>
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	tbnz	w0, #0, 68 <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE+0x68>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE>
  38:	ldrb	w8, [x0, #36]
  3c:	mov	w9, #0x0                   	// #0
  40:	str	w9, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE+0x4c>
  48:	b	68 <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE+0x68>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZN4llvm15OpenMPIRBuilder33isLastFinalizationInfoCancellableENS_3omp9DirectiveE>
  54:	ldr	w8, [x0, #32]
  58:	ldur	w9, [x29, #-12]
  5c:	cmp	w8, w9
  60:	cset	w8, eq  // eq = none
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	and	w0, w8, #0x1
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ILm2EEERAT__KS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ILm2EEERAT__KS2_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x2                   	// #2
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase6saveIPEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase6saveIPEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #24]
  20:	str	x9, [sp, #16]
  24:	bl	0 <_ZNK4llvm13IRBuilderBase6saveIPEv>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm13IRBuilderBase6saveIPEv>
  38:	str	x0, [sp, #32]
  3c:	ldr	x2, [sp, #32]
  40:	ldr	x0, [sp, #24]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZNK4llvm13IRBuilderBase6saveIPEv>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17CreateUnreachableEv:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17CreateUnreachableEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0x38                  	// #56
  10:	mov	x9, xzr
  14:	adrp	x1, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17CreateUnreachableEv>
  18:	add	x1, x1, #0x0
  1c:	sub	x10, x29, #0x20
  20:	stur	x0, [x29, #-8]
  24:	ldur	x11, [x29, #-8]
  28:	mov	x0, x8
  2c:	str	x9, [sp, #40]
  30:	str	x1, [sp, #32]
  34:	str	x10, [sp, #24]
  38:	str	x11, [sp, #16]
  3c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17CreateUnreachableEv>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x1, [x8, #24]
  48:	str	x0, [sp, #8]
  4c:	ldr	x2, [sp, #40]
  50:	bl	0 <_ZN4llvm15UnreachableInstC1ERNS_11LLVMContextEPNS_11InstructionE>
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #32]
  5c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17CreateUnreachableEv>
  60:	ldr	x0, [sp, #16]
  64:	ldr	x1, [sp, #8]
  68:	ldr	x2, [sp, #24]
  6c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17CreateUnreachableEv>
  70:	ldp	x29, x30, [sp, #80]
  74:	add	sp, sp, #0x60
  78:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #48]
  24:	str	x9, [sp, #40]
  28:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  2c:	ldr	x8, [sp, #40]
  30:	str	x0, [x8, #8]
  34:	ldur	x9, [x29, #-16]
  38:	add	x0, x9, #0x18
  3c:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  40:	stur	x0, [x29, #-24]
  44:	ldur	x8, [x29, #-24]
  48:	ldr	x9, [sp, #40]
  4c:	str	x8, [x9, #16]
  50:	add	x0, x9, #0x10
  54:	ldr	x8, [x9, #8]
  58:	str	x0, [sp, #32]
  5c:	mov	x0, x8
  60:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  64:	stur	x0, [x29, #-32]
  68:	ldr	x0, [sp, #32]
  6c:	ldr	x1, [sp, #48]
  70:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  74:	mov	w10, #0x0                   	// #0
  78:	str	w10, [sp, #28]
  7c:	tbnz	w0, #0, 84 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x84>
  80:	b	8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x8c>
  84:	mov	w8, #0x1                   	// #1
  88:	str	w8, [sp, #28]
  8c:	ldr	w8, [sp, #28]
  90:	tbnz	w8, #0, 98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x98>
  94:	b	9c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x9c>
  98:	b	bc <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0xbc>
  9c:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a0:	add	x0, x0, #0x0
  a4:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a8:	add	x1, x1, #0x0
  ac:	mov	w2, #0x8e                  	// #142
  b0:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  b4:	add	x3, x3, #0x0
  b8:	bl	0 <__assert_fail>
  bc:	ldur	x0, [x29, #-16]
  c0:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  c4:	sub	x8, x29, #0x28
  c8:	str	x0, [sp, #16]
  cc:	mov	x0, x8
  d0:	ldr	x1, [sp, #16]
  d4:	str	x8, [sp, #8]
  d8:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  dc:	ldr	x0, [sp, #40]
  e0:	ldr	x1, [sp, #8]
  e4:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  e8:	ldr	x0, [sp, #8]
  ec:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  f0:	ldp	x29, x30, [sp, #96]
  f4:	add	sp, sp, #0x70
  f8:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase8getInt32Ej:

0000000000000000 <_ZN4llvm13IRBuilderBase8getInt32Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm13IRBuilderBase8getInt32Ej>
  1c:	ldr	w8, [sp, #4]
  20:	mov	w1, w8
  24:	mov	w8, wzr
  28:	and	w2, w8, #0x1
  2c:	bl	0 <_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ILm3EEERAT__KS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ILm3EEERAT__KS2_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3                   	// #3
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8, #8]
  20:	ldr	x0, [x8, #8]
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockE>
  2c:	str	x0, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	ldr	x9, [sp]
  38:	str	x8, [x9, #16]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm11Instruction9getParentEv:

0000000000000000 <_ZN4llvm11Instruction9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase14GetInsertBlockEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase14GetInsertBlockEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvmeqERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmeqERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase14GetInsertPointEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase14GetInsertPointEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #16]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm10BasicBlock3endEv:

0000000000000000 <_ZN4llvm10BasicBlock3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x8, [sp]
  14:	add	x0, x8, #0x28
  18:	bl	0 <_ZN4llvm10BasicBlock3endEv>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm10BasicBlock6CreateERNS_11LLVMContextERKNS_5TwineEPNS_8FunctionEPS0_:

0000000000000000 <_ZN4llvm10BasicBlock6CreateERNS_11LLVMContextERKNS_5TwineEPNS_8FunctionEPS0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x40                  	// #64
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	str	x3, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_Znwm>
  28:	ldur	x1, [x29, #-8]
  2c:	ldur	x2, [x29, #-16]
  30:	ldr	x3, [sp, #24]
  34:	ldr	x4, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm10BasicBlockC1ERNS_11LLVMContextERKNS_5TwineEPNS_8FunctionEPS0_>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvmplERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvmplERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplERKNS_9StringRefEPKc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x2c>
  28:	b	30 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x30>
  2c:	b	50 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	adrp	x3, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x0, [x8]
  58:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZN4llvm10BasicBlock13getTerminatorEv:

0000000000000000 <_ZN4llvm10BasicBlock13getTerminatorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm10BasicBlock13getTerminatorEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateIsNullEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateIsNullEPNS_5ValueERKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateIsNullEPNS_5ValueERKNS_5TwineE>
  34:	bl	0 <_ZN4llvm8Constant12getNullValueEPNS_4TypeE>
  38:	ldr	x3, [sp, #24]
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateIsNullEPNS_5ValueERKNS_5TwineE>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x8, xzr
  10:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_>
  14:	add	x9, x9, #0x0
  18:	add	x10, sp, #0x28
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x2, [x29, #-24]
  28:	stur	x3, [x29, #-32]
  2c:	stur	x4, [x29, #-40]
  30:	stur	x5, [x29, #-48]
  34:	ldur	x11, [x29, #-8]
  38:	ldur	x0, [x29, #-24]
  3c:	ldur	x1, [x29, #-32]
  40:	ldur	x2, [x29, #-16]
  44:	mov	x3, x8
  48:	str	x9, [sp, #32]
  4c:	str	x10, [sp, #24]
  50:	str	x11, [sp, #16]
  54:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_>
  58:	ldur	x2, [x29, #-40]
  5c:	ldur	x3, [x29, #-48]
  60:	ldr	x8, [sp, #16]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #8]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_>
  74:	ldr	x8, [sp, #24]
  78:	str	x0, [sp]
  7c:	mov	x0, x8
  80:	ldr	x1, [sp, #32]
  84:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_>
  88:	ldr	x0, [sp, #16]
  8c:	ldr	x1, [sp]
  90:	ldr	x2, [sp, #24]
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES7_PNS_6MDNodeES9_>
  98:	ldp	x29, x30, [sp, #112]
  9c:	add	sp, sp, #0x80
  a0:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE4backEv>
  58:	mov	x8, #0xffffffffffffffd8    	// #-40
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZNKSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEclES2_:

0000000000000000 <_ZNKSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEclES2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNKSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEclES2_>
  28:	tbnz	w0, #0, 30 <_ZNKSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEclES2_+0x30>
  2c:	b	34 <_ZNKSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEclES2_+0x34>
  30:	bl	0 <_ZSt25__throw_bad_function_callv>
  34:	ldr	x8, [sp, #16]
  38:	ldr	x9, [x8, #24]
  3c:	sub	x0, x29, #0x10
  40:	str	x9, [sp, #8]
  44:	bl	0 <_ZNKSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEclES2_>
  48:	ldr	x8, [sp, #16]
  4c:	str	x0, [sp]
  50:	mov	x0, x8
  54:	ldr	x1, [sp]
  58:	ldr	x9, [sp, #8]
  5c:	blr	x9
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x8
  10:	sub	x9, x29, #0x20
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	ldur	x10, [x29, #-16]
  24:	ldur	x11, [x29, #-24]
  28:	str	x11, [x10, #8]
  2c:	ldur	x11, [x29, #-8]
  30:	str	x11, [x10, #16]
  34:	ldur	x0, [x29, #-24]
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x10, [sp, #16]
  44:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  48:	stur	x0, [x29, #-32]
  4c:	ldr	x0, [sp, #32]
  50:	ldr	x1, [sp, #24]
  54:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  58:	tbnz	w0, #0, 60 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x60>
  5c:	b	98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE+0x98>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  68:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  6c:	add	x8, sp, #0x28
  70:	str	x0, [sp, #8]
  74:	mov	x0, x8
  78:	ldr	x1, [sp, #8]
  7c:	str	x8, [sp]
  80:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  84:	ldr	x0, [sp, #16]
  88:	ldr	x1, [sp]
  8c:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  90:	ldr	x0, [sp]
  94:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>
  98:	ldp	x29, x30, [sp, #80]
  9c:	add	sp, sp, #0x60
  a0:	ret

Disassembly of section .text._ZN4llvm10BasicBlock5beginEv:

0000000000000000 <_ZN4llvm10BasicBlock5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x8, [sp]
  14:	add	x0, x8, #0x28
  18:	bl	0 <_ZN4llvm10BasicBlock5beginEv>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	and	w8, w3, #0x1
  1c:	sturb	w8, [x29, #-33]
  20:	stur	x4, [x29, #-48]
  24:	ldur	x9, [x29, #-16]
  28:	ldur	x0, [x29, #-24]
  2c:	str	x9, [sp, #56]
  30:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  34:	ldur	x9, [x29, #-32]
  38:	cmp	x0, x9
  3c:	b.ne	4c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE+0x4c>  // b.any
  40:	ldur	x8, [x29, #-24]
  44:	stur	x8, [x29, #-8]
  48:	b	10c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE+0x10c>
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  54:	stur	x0, [x29, #-56]
  58:	ldur	x8, [x29, #-56]
  5c:	cbz	x8, 9c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE+0x9c>
  60:	ldr	x8, [sp, #56]
  64:	add	x0, x8, #0x40
  68:	ldur	x1, [x29, #-56]
  6c:	ldur	x2, [x29, #-32]
  70:	ldurb	w9, [x29, #-33]
  74:	and	w3, w9, #0x1
  78:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  7c:	ldur	x2, [x29, #-48]
  80:	ldr	x8, [sp, #56]
  84:	str	x0, [sp, #48]
  88:	mov	x0, x8
  8c:	ldr	x1, [sp, #48]
  90:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  94:	stur	x0, [x29, #-8]
  98:	b	10c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE+0x10c>
  9c:	ldur	x0, [x29, #-24]
  a0:	ldur	x1, [x29, #-32]
  a4:	ldurb	w8, [x29, #-33]
  a8:	add	x9, sp, #0x40
  ac:	str	x0, [sp, #40]
  b0:	mov	x0, x9
  b4:	adrp	x10, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  b8:	add	x10, x10, #0x0
  bc:	str	x1, [sp, #32]
  c0:	mov	x1, x10
  c4:	str	w8, [sp, #28]
  c8:	str	x9, [sp, #16]
  cc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
  d0:	ldr	x0, [sp, #40]
  d4:	ldr	x1, [sp, #32]
  d8:	ldr	w8, [sp, #28]
  dc:	and	w2, w8, #0x1
  e0:	ldr	x3, [sp, #16]
  e4:	mov	x9, xzr
  e8:	mov	x4, x9
  ec:	bl	0 <_ZN4llvm8CastInst17CreateIntegerCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineEPNS_11InstructionE>
  f0:	ldur	x2, [x29, #-48]
  f4:	ldr	x9, [sp, #56]
  f8:	str	x0, [sp, #8]
  fc:	mov	x0, x9
 100:	ldr	x1, [sp, #8]
 104:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateIntCastEPNS_5ValueEPNS_4TypeEbRKNS_5TwineE>
 108:	stur	x0, [x29, #-8]
 10c:	ldur	x0, [x29, #-8]
 110:	ldp	x29, x30, [sp, #144]
 114:	add	sp, sp, #0xa0
 118:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_11InstructionELj4EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x4                   	// #4
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8Function13getEntryBlockEv:

0000000000000000 <_ZN4llvm8Function13getEntryBlockEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8Function13getEntryBlockEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm10BasicBlock14getFirstNonPHIEv:

0000000000000000 <_ZN4llvm10BasicBlock14getFirstNonPHIEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm10BasicBlock14getFirstNonPHIEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	mov	x8, #0x40                  	// #64
  10:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	sub	x11, x29, #0x40
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-24]
  2c:	stur	x3, [x29, #-32]
  30:	ldur	x12, [x29, #-8]
  34:	ldr	x0, [x12, #8]
  38:	str	x8, [sp, #72]
  3c:	str	x9, [sp, #64]
  40:	str	x10, [sp, #56]
  44:	str	x11, [sp, #48]
  48:	str	x12, [sp, #40]
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  54:	bl	0 <_ZNK4llvm6Module13getDataLayoutEv>
  58:	stur	x0, [x29, #-40]
  5c:	ldr	x0, [sp, #72]
  60:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  64:	ldur	x1, [x29, #-16]
  68:	ldur	x8, [x29, #-40]
  6c:	str	x0, [sp, #32]
  70:	mov	x0, x8
  74:	str	x1, [sp, #24]
  78:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  7c:	ldur	x3, [x29, #-24]
  80:	ldr	x8, [sp, #48]
  84:	str	w0, [sp, #20]
  88:	mov	x0, x8
  8c:	ldr	x1, [sp, #64]
  90:	str	x3, [sp, #8]
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  98:	ldr	x0, [sp, #32]
  9c:	ldr	x1, [sp, #24]
  a0:	ldr	w2, [sp, #20]
  a4:	ldr	x3, [sp, #8]
  a8:	ldr	x4, [sp, #48]
  ac:	ldr	x5, [sp, #56]
  b0:	bl	0 <_ZN4llvm10AllocaInstC1EPNS_4TypeEjPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
  b4:	ldur	x2, [x29, #-32]
  b8:	ldr	x0, [sp, #40]
  bc:	ldr	x1, [sp, #32]
  c0:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateAllocaEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  c4:	ldp	x29, x30, [sp, #144]
  c8:	add	sp, sp, #0xa0
  cc:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateStoreEPNS_5ValueES5_b:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateStoreEPNS_5ValueES5_b>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x40                  	// #64
  10:	mov	x9, xzr
  14:	adrp	x10, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateStoreEPNS_5ValueES5_b>
  18:	add	x10, x10, #0x0
  1c:	add	x11, sp, #0x28
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-24]
  2c:	mov	w12, #0x1                   	// #1
  30:	and	w12, w3, w12
  34:	sturb	w12, [x29, #-25]
  38:	ldur	x0, [x29, #-8]
  3c:	str	x0, [sp, #32]
  40:	mov	x0, x8
  44:	str	x9, [sp, #24]
  48:	str	x10, [sp, #16]
  4c:	str	x11, [sp, #8]
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateStoreEPNS_5ValueES5_b>
  54:	ldur	x1, [x29, #-16]
  58:	ldur	x2, [x29, #-24]
  5c:	ldurb	w12, [x29, #-25]
  60:	str	x0, [sp]
  64:	and	w3, w12, #0x1
  68:	ldr	x4, [sp, #24]
  6c:	bl	0 <_ZN4llvm9StoreInstC1EPNS_5ValueES2_bPNS_11InstructionE>
  70:	ldr	x0, [sp, #8]
  74:	ldr	x1, [sp, #16]
  78:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateStoreEPNS_5ValueES5_b>
  7c:	ldr	x0, [sp, #32]
  80:	ldr	x1, [sp]
  84:	ldr	x2, [sp, #8]
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE11CreateStoreEPNS_5ValueES5_b>
  8c:	ldp	x29, x30, [sp, #96]
  90:	add	sp, sp, #0x70
  94:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm15UnreachableInstnwEm:

0000000000000000 <_ZN4llvm15UnreachableInstnwEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZN4llvm4UsernwEmj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase10getContextEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10BasicBlock15splitBasicBlockEPNS_11InstructionERKNS_5TwineE:

0000000000000000 <_ZN4llvm10BasicBlock15splitBasicBlockEPNS_11InstructionERKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	add	x8, x8, #0x18
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm10BasicBlock15splitBasicBlockEPNS_11InstructionERKNS_5TwineE>
  30:	str	x0, [sp, #16]
  34:	ldr	x2, [sp, #24]
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZN4llvm10BasicBlock15splitBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEERKNS_5TwineE>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  68:	ldr	x1, [sp, #8]
  6c:	str	x0, [sp]
  70:	mov	x0, x1
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  84:	add	x1, x0, #0x1
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE9push_backEOS2_>
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZN4llvm15OpenMPIRBuilder16FinalizationInfoD2Ev:

0000000000000000 <_ZN4llvm15OpenMPIRBuilder16FinalizationInfoD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15OpenMPIRBuilder16FinalizationInfoD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase11InsertPointC2EPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZN4llvm13IRBuilderBase11InsertPointC2EPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEE>:
   0:	sub	sp, sp, #0x20
   4:	str	x2, [sp, #24]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	ldr	x8, [sp, #16]
  14:	ldr	x9, [sp, #8]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #24]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE:

0000000000000000 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x9, [x29, #-24]
  20:	mov	x0, x8
  24:	str	x9, [sp, #24]
  28:	bl	0 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE>
  2c:	tbnz	w0, #0, 34 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE+0x34>
  30:	b	6c <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE+0x6c>
  34:	sub	x8, x29, #0x10
  38:	mov	x0, x8
  3c:	str	x8, [sp, #16]
  40:	bl	0 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE>
  54:	str	x0, [sp, #32]
  58:	ldr	x2, [sp, #32]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x1, [sp, #8]
  64:	bl	0 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE>
  68:	b	74 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE+0x74>
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZN4llvm13IRBuilderBase9restoreIPENS0_11InsertPointE>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueEPKc:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueEPKc>
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueEPKc>
  30:	ldur	x2, [x29, #-16]
  34:	ldr	x3, [sp, #24]
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueEPKc>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ValueE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	ldr	x1, [sp, #8]
  1c:	mov	w8, wzr
  20:	and	w2, w8, #0x1
  24:	bl	0 <_ZNK4llvm5Value5printERNS_11raw_ostreamEb>
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm11Instruction11getFunctionEv:

0000000000000000 <_ZN4llvm11Instruction11getFunctionEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction11getFunctionEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEcvbEv:

0000000000000000 <_ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEclES2_S2_S4_:

0000000000000000 <_ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEclES2_S2_S4_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-8]
  1c:	stur	x3, [x29, #-32]
  20:	stur	x4, [x29, #-24]
  24:	stur	x0, [x29, #-40]
  28:	stur	x5, [x29, #-48]
  2c:	ldur	x10, [x29, #-40]
  30:	ldr	x11, [x10]
  34:	ldr	x0, [x10, #8]
  38:	str	x0, [sp, #24]
  3c:	mov	x0, x8
  40:	str	x9, [sp, #16]
  44:	str	x11, [sp, #8]
  48:	bl	0 <_ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEclES2_S2_S4_>
  4c:	ldr	q0, [x0]
  50:	str	q0, [sp, #48]
  54:	ldr	x0, [sp, #16]
  58:	bl	0 <_ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEclES2_S2_S4_>
  5c:	ldr	q0, [x0]
  60:	str	q0, [sp, #32]
  64:	ldur	x0, [x29, #-48]
  68:	bl	0 <_ZNK4llvm12function_refIFvNS_13IRBuilderBase11InsertPointES2_RNS_10BasicBlockEEEclES2_S2_S4_>
  6c:	ldr	x1, [sp, #48]
  70:	ldr	x2, [sp, #56]
  74:	ldr	x3, [sp, #32]
  78:	ldr	x4, [sp, #40]
  7c:	ldr	x8, [sp, #24]
  80:	str	x0, [sp]
  84:	mov	x0, x8
  88:	ldr	x5, [sp]
  8c:	ldr	x9, [sp, #8]
  90:	blr	x9
  94:	ldp	x29, x30, [sp, #112]
  98:	add	sp, sp, #0x80
  9c:	ret

Disassembly of section .text._ZN4llvm11SmallPtrSetIPNS_10BasicBlockELj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallPtrSetIPNS_10BasicBlockELj32EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w2, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	add	x1, x8, #0x28
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvm11SmallPtrSetIPNS_10BasicBlockELj32EEC2Ev>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEE6insertES2_:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEE6insertES2_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sub	x9, x29, #0x20
  10:	add	x10, sp, #0x30
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x11, [x29, #-8]
  20:	ldur	x0, [x29, #-16]
  24:	str	x8, [sp, #40]
  28:	str	x9, [sp, #32]
  2c:	str	x10, [sp, #24]
  30:	str	x11, [sp, #16]
  34:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEE6insertES2_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEE6insertES2_>
  4c:	stur	x0, [x29, #-32]
  50:	stur	x1, [x29, #-24]
  54:	ldur	x1, [x29, #-32]
  58:	ldr	x8, [sp, #24]
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEE6insertES2_>
  64:	ldr	x8, [sp, #32]
  68:	add	x1, x8, #0x8
  6c:	ldr	x8, [sp, #40]
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEE6insertES2_>
  78:	ldp	x29, x30, [sp, #112]
  7c:	add	sp, sp, #0x80
  80:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_10BasicBlockEE12pop_back_valEv:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEE12pop_back_valEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEE12pop_back_valEv>
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEE12pop_back_valEv>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #16]
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEE12pop_back_valEv>
  34:	ldr	x0, [sp, #16]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm10successorsEPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm10successorsEPNS_10BasicBlockE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x0, [x29, #-8]
  14:	str	x8, [sp]
  18:	bl	0 <_ZN4llvm10successorsEPNS_10BasicBlockE>
  1c:	str	x0, [sp, #24]
  20:	str	x1, [sp, #32]
  24:	ldur	x0, [x29, #-8]
  28:	bl	0 <_ZN4llvm10successorsEPNS_10BasicBlockE>
  2c:	str	x0, [sp, #8]
  30:	str	x1, [sp, #16]
  34:	ldr	x1, [sp, #24]
  38:	ldr	x2, [sp, #32]
  3c:	ldr	x3, [sp, #8]
  40:	ldr	x4, [sp, #16]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZN4llvm10successorsEPNS_10BasicBlockE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	q0, [x8]
  10:	str	q0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	q0, [x8, #16]
  10:	str	q0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEESt26random_access_iterator_tagS3_iPS3_S6_EneERKS4_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEESt26random_access_iterator_tagS3_iPS3_S6_EneERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEESt26random_access_iterator_tagS3_iPS3_S6_EneERKS4_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEdeEv:

0000000000000000 <_ZNK4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	ldr	w1, [x8, #8]
  1c:	bl	0 <_ZNK4llvm11Instruction12getSuccessorEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEESt26random_access_iterator_tagS3_iPS3_S6_EppEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEESt26random_access_iterator_tagS3_iPS3_S6_EppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm20iterator_facade_baseINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEESt26random_access_iterator_tagS3_iPS3_S6_EppEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_10BasicBlockEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_10BasicBlockEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_10BasicBlockEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_10BasicBlockEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEC2Ev:

0000000000000000 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEC2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x20
  28:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEEC2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm14FunctionCalleeC2INS_8FunctionEMS2_KFPNS_12FunctionTypeEvEEEPT_:

0000000000000000 <_ZN4llvm14FunctionCalleeC2INS_8FunctionEMS2_KFPNS_12FunctionTypeEvEEEPT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	cbz	x9, 34 <_ZN4llvm14FunctionCalleeC2INS_8FunctionEMS2_KFPNS_12FunctionTypeEvEEEPT_+0x34>
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm14FunctionCalleeC2INS_8FunctionEMS2_KFPNS_12FunctionTypeEvEEEPT_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm14FunctionCalleeC2INS_8FunctionEMS2_KFPNS_12FunctionTypeEvEEEPT_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	ldr	x9, [sp, #8]
  44:	str	x8, [x9]
  48:	ldr	x8, [sp, #16]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE5beginEv:

0000000000000000 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE5beginEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	add	x0, x9, #0x20
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE5beginEv>
  2c:	str	x0, [sp, #24]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE5beginEv>
  3c:	ldur	x0, [x29, #-8]
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE3endEv:

0000000000000000 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE3endEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	add	x0, x9, #0x20
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE3endEv>
  2c:	str	x0, [sp, #24]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEE3endEv>
  3c:	ldur	x0, [x29, #-8]
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_:

0000000000000000 <_ZN9__gnu_cxxneIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x8
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZN4llvm8Function9addFnAttrENS_9Attribute8AttrKindE:

0000000000000000 <_ZN4llvm8Function9addFnAttrENS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0xffffffff            	// #-1
  10:	str	x0, [sp, #8]
  14:	str	w1, [sp, #4]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w2, [sp, #4]
  20:	mov	w1, w8
  24:	bl	0 <_ZN4llvm8Function12addAttributeEjNS_9Attribute8AttrKindE>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm6Module15getFunctionListEv:

0000000000000000 <_ZN4llvm6Module15getFunctionListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x18
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_:

0000000000000000 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x1, [x29, #-16]
  10:	stur	x0, [x29, #-24]
  14:	str	x2, [sp, #32]
  18:	ldur	x8, [x29, #-24]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  28:	tbnz	w0, #0, 30 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_+0x30>
  2c:	b	54 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  38:	str	x0, [sp, #24]
  3c:	ldr	x2, [sp, #32]
  40:	ldr	x1, [sp, #24]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  4c:	stur	x0, [x29, #-8]
  50:	b	78 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_+0x78>
  54:	sub	x0, x29, #0x10
  58:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  5c:	ldr	x8, [x0]
  60:	str	x8, [sp, #16]
  64:	ldr	x2, [sp, #32]
  68:	ldr	x1, [sp, #16]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE11insertAfterENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  74:	stur	x0, [x29, #-8]
  78:	ldur	x0, [x29, #-8]
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE11getIteratorEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE11getIteratorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE11getIteratorEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm10BasicBlock18getUniqueSuccessorEv:

0000000000000000 <_ZN4llvm10BasicBlock18getUniqueSuccessorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm10BasicBlock18getUniqueSuccessorEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm10BasicBlock20getUniquePredecessorEv:

0000000000000000 <_ZN4llvm10BasicBlock20getUniquePredecessorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm10BasicBlock20getUniquePredecessorEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8Function8arg_sizeEv:

0000000000000000 <_ZNK4llvm8Function8arg_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #96]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8CallInstENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm5Value9user_backEv:

0000000000000000 <_ZN4llvm5Value9user_backEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZN4llvm5Value9user_backEv>
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm5Value9user_backEv>
  30:	str	x0, [sp, #16]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm5Value9user_backEv>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x31                  	// #49
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	str	x3, [sp]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x2, [sp, #16]
  28:	ldr	x3, [sp, #8]
  2c:	ldr	x4, [sp]
  30:	mov	w1, w8
  34:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_5ValueELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	mov	x9, xzr
  b0:	mov	x3, x9
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  c0:	ldur	x8, [x29, #-32]
  c4:	add	x1, x0, x8
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPS2_vEEvT_S6_>
  d0:	ldp	x29, x30, [sp, #80]
  d4:	add	sp, sp, #0x60
  d8:	ret

Disassembly of section .text._ZSt5beginIPN4llvm5ValueELm3EEPT_RAT0__S3_:

0000000000000000 <_ZSt5beginIPN4llvm5ValueELm3EEPT_RAT0__S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3endIPN4llvm5ValueELm3EEPT_RAT0__S3_:

0000000000000000 <_ZSt3endIPN4llvm5ValueELm3EEPT_RAT0__S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x18
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  b8:	ldur	x8, [x29, #-32]
  bc:	add	x1, x0, x8
  c0:	ldr	x0, [sp, #40]
  c4:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEE6appendIPNS_3UseEvEEvT_S7_>
  c8:	ldp	x29, x30, [sp, #80]
  cc:	add	sp, sp, #0x60
  d0:	ret

Disassembly of section .text._ZN4llvm8CallBase9arg_beginEv:

0000000000000000 <_ZN4llvm8CallBase9arg_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallBase9arg_beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8CallBase7arg_endEv:

0000000000000000 <_ZN4llvm8CallBase7arg_endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm8CallBase7arg_endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm8CallBase7arg_endEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x18                  	// #24
  3c:	mneg	x8, x8, x9
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm14FunctionCallee9getCalleeEv:

0000000000000000 <_ZN4llvm14FunctionCallee9getCalleeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12GlobalObject11hasMetadataEj:

0000000000000000 <_ZNK4llvm12GlobalObject11hasMetadataEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZNK4llvm12GlobalObject11getMetadataEj>
  20:	cmp	x0, #0x0
  24:	cset	w8, ne  // ne = any
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm9MDBuilderC2ERNS_11LLVMContextE:

0000000000000000 <_ZN4llvm9MDBuilderC2ERNS_11LLVMContextE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm6MDNode3getERNS_11LLVMContextENS_8ArrayRefIPNS_8MetadataEEE:

0000000000000000 <_ZN4llvm6MDNode3getERNS_11LLVMContextENS_8ArrayRefIPNS_8MetadataEEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldur	q0, [x29, #-16]
  20:	str	q0, [sp]
  24:	ldr	x1, [sp]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZN4llvm6MDNode3getERNS_11LLVMContextENS_8ArrayRefIPNS_8MetadataEEE>
  30:	ldp	x29, x30, [sp, #48]
  34:	add	sp, sp, #0x40
  38:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE:

0000000000000000 <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefIiEC2ERKSt16initializer_listIiE>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefIPNS_8MetadataEEC2ERKSt16initializer_listIS2_E>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallENS_14FunctionCalleeENS_8ArrayRefIPNS_5ValueEEERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallENS_14FunctionCalleeENS_8ArrayRefIPNS_5ValueEEERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x3, [x29, #-32]
  1c:	stur	x4, [x29, #-24]
  20:	stur	x0, [x29, #-40]
  24:	stur	x5, [x29, #-48]
  28:	str	x6, [sp, #56]
  2c:	ldur	x0, [x29, #-40]
  30:	str	x0, [sp, #24]
  34:	mov	x0, x8
  38:	str	x8, [sp, #16]
  3c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallENS_14FunctionCalleeENS_8ArrayRefIPNS_5ValueEEERKNS_5TwineEPNS_6MDNodeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallENS_14FunctionCalleeENS_8ArrayRefIPNS_5ValueEEERKNS_5TwineEPNS_6MDNodeE>
  50:	ldur	q0, [x29, #-32]
  54:	str	q0, [sp, #32]
  58:	ldur	x5, [x29, #-48]
  5c:	ldr	x6, [sp, #56]
  60:	ldr	x3, [sp, #32]
  64:	ldr	x4, [sp, #40]
  68:	ldr	x8, [sp, #24]
  6c:	str	x0, [sp]
  70:	mov	x0, x8
  74:	ldr	x1, [sp, #8]
  78:	ldr	x2, [sp]
  7c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallENS_14FunctionCalleeENS_8ArrayRefIPNS_5ValueEEERKNS_5TwineEPNS_6MDNodeE>
  80:	ldp	x29, x30, [sp, #112]
  84:	add	sp, sp, #0x80
  88:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2IvEERKNS_25SmallVectorTemplateCommonIS2_T_EE>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm8Function9arg_beginEv:

0000000000000000 <_ZN4llvm8Function9arg_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8Function9arg_beginEv>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8, #88]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueERKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueERKNS_5TwineE>
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueERKNS_5TwineE>
  30:	ldur	x2, [x29, #-16]
  34:	ldr	x3, [sp, #24]
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_5ValueERKNS_5TwineE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	mov	w10, wzr
  1c:	mov	w11, #0x1                   	// #1
  20:	and	w10, w10, #0x1
  24:	sturb	w10, [x29, #-17]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #32]
  30:	str	x9, [sp, #24]
  34:	str	w11, [sp, #20]
  38:	bl	0 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv>
  3c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv>
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv>
  5c:	ldr	w10, [sp, #20]
  60:	and	w11, w10, w10
  64:	sturb	w11, [x29, #-17]
  68:	ldurb	w11, [x29, #-17]
  6c:	tbnz	w11, #0, 78 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv+0x78>
  70:	ldr	x0, [sp, #32]
  74:	bl	0 <_ZN4llvm15SmallVectorImplINS_15OpenMPIRBuilder16FinalizationInfoEE12pop_back_valEv>
  78:	ldp	x29, x30, [sp, #64]
  7c:	add	sp, sp, #0x50
  80:	ret

Disassembly of section .text._ZNK4llvm10BasicBlock4sizeEv:

0000000000000000 <_ZNK4llvm10BasicBlock4sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x28
  18:	bl	0 <_ZNK4llvm10BasicBlock4sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3isaINS_10ReturnInstEPNS_11InstructionEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10ReturnInstEPNS_11InstructionEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10ReturnInstEPNS_11InstructionEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_5ValueELj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_5ValueELj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev:

0000000000000000 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm9SetVectorIPNS_5ValueESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm13CodeExtractorD2Ev:

0000000000000000 <_ZN4llvm13CodeExtractorD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x78
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x30
  28:	bl	0 <_ZN4llvm13CodeExtractorD2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm26CodeExtractorAnalysisCacheD2Ev:

0000000000000000 <_ZN4llvm26CodeExtractorAnalysisCacheD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0xb0
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm26CodeExtractorAnalysisCacheD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x90
  28:	bl	0 <_ZN4llvm26CodeExtractorAnalysisCacheD2Ev>
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZN4llvm26CodeExtractorAnalysisCacheD2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_10BasicBlockELj32EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm11SmallPtrSetIPNS_10BasicBlockELj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallPtrSetIPNS_10BasicBlockELj32EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallPtrSetIPNS_10BasicBlockELj32EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_11InstructionELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_11InstructionELj4EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8functionIFvRKbEED2Ev:

0000000000000000 <_ZNSt8functionIFvRKbEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8functionIFvRKbEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm2cl6parserIbED2Ev:

0000000000000000 <_ZN4llvm2cl6parserIbED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm2cl6parserIbED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm2cl6OptionE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x58
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm2cl6OptionD2Ev>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x40
  38:	bl	0 <_ZN4llvm2cl6OptionD2Ev>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt14_Function_baseD2Ev:

0000000000000000 <_ZNSt14_Function_baseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #16]
  18:	str	x8, [sp]
  1c:	cbz	x9, 38 <_ZNSt14_Function_baseD2Ev+0x38>
  20:	ldr	x8, [sp]
  24:	ldr	x9, [x8, #16]
  28:	mov	x0, x8
  2c:	mov	x1, x8
  30:	mov	w2, #0x3                   	// #3
  34:	blr	x9
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm2cl12basic_parserIbED2Ev:

0000000000000000 <_ZN4llvm2cl12basic_parserIbED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm2cl12basic_parserIbED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm2cl17basic_parser_implD2Ev:

0000000000000000 <_ZN4llvm2cl17basic_parser_implD2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm11SmallPtrSetIPNS_2cl10SubCommandELj1EED2Ev:

0000000000000000 <_ZN4llvm11SmallPtrSetIPNS_2cl10SubCommandELj1EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallPtrSetIPNS_2cl10SubCommandELj1EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPNS_2cl10SubCommandEED2Ev:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPNS_2cl10SubCommandEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_2cl10SubCommandEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBaseD2Ev:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseD2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm19SmallPtrSetImplBaseD2Ev+0x30>
  24:	ldr	x8, [sp]
  28:	ldr	x0, [x8, #16]
  2c:	bl	0 <free>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseD2Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm19SmallPtrSetImplBase7isSmallEv:

0000000000000000 <_ZNK4llvm19SmallPtrSetImplBase7isSmallEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8, #16]
  10:	ldr	x8, [x8, #8]
  14:	cmp	x9, x8
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14DebugEpochBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm8ConstantEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm8ConstantEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	and	w0, w9, #0xff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11PointerTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm5Value7getTypeEv:

0000000000000000 <_ZNK4llvm5Value7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11PointerTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11PointerTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11PointerTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11PointerTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11PointerTypeENS_4TypeEvE4doitERKS2_>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14GlobalVariable2OpILi0EEERNS_3UseEv:

0000000000000000 <_ZN4llvm14GlobalVariable2OpILi0EEERNS_3UseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14GlobalVariable2OpILi0EEERNS_3UseEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3Use3getEv:

0000000000000000 <_ZNK4llvm3Use3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_:

0000000000000000 <_ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm4User6OpFromILi0ENS_14GlobalVariableEEERNS_3UseEPKT0_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21FixedNumOperandTraitsINS_14GlobalVariableELj1EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21FixedNumOperandTraitsINS_14GlobalVariableELj1EE8op_beginEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	x9, #0xffffffffffffffe8    	// #-24
  10:	add	x0, x8, x9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13isPowerOf2_64Em:

0000000000000000 <_ZN4llvm13isPowerOf2_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	w9, #0x0                   	// #0
  10:	str	w9, [sp, #4]
  14:	cbz	x8, 34 <_ZN4llvm13isPowerOf2_64Em+0x34>
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	subs	x9, x9, #0x1
  24:	tst	x8, x9
  28:	cset	w10, ne  // ne = any
  2c:	eor	w10, w10, #0x1
  30:	str	w10, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	and	w0, w8, #0x1
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZN4llvm7Log2_64Em:

0000000000000000 <_ZN4llvm7Log2_64Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	mov	w8, #0x3f                  	// #63
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	w8, [sp, #4]
  20:	bl	0 <_ZN4llvm7Log2_64Em>
  24:	ldr	w8, [sp, #4]
  28:	subs	w0, w8, w0
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	w1, [sp, #12]
   c:	ldr	w8, [sp, #12]
  10:	cbz	w8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  14:	ldr	x8, [sp, #16]
  18:	cbnz	x8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  1c:	mov	w8, #0x40                  	// #64
  20:	str	w8, [sp, #28]
  24:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  28:	ldr	x8, [sp, #16]
  2c:	clz	x8, x8
  30:	str	w8, [sp, #28]
  34:	ldr	w0, [sp, #28]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_5AlignEEC2EOS1_:

0000000000000000 <_ZN4llvm8OptionalINS_5AlignEEC2EOS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC2EOS1_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalINS_5AlignEEC2EOS1_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5AlignEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm5AlignEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2IJS2_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2IJS2_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_5AlignELb1EEC2IJS2_EEENS0_10in_place_tEDpOT_>
  30:	ldrb	w8, [x0]
  34:	ldr	x9, [sp, #8]
  38:	strb	w8, [x9]
  3c:	ldr	w8, [sp, #20]
  40:	strb	w8, [x9, #1]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm5AlignEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm5AlignEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm7DIScope11getFilenameEv:

0000000000000000 <_ZNK4llvm7DIScope11getFilenameEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm7DIScope11getFilenameEv>
  18:	str	x0, [sp]
  1c:	ldr	x8, [sp]
  20:	cbz	x8, 38 <_ZNK4llvm7DIScope11getFilenameEv+0x38>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZNK4llvm7DIScope11getFilenameEv>
  2c:	str	x0, [sp, #16]
  30:	str	x1, [sp, #24]
  34:	b	48 <_ZNK4llvm7DIScope11getFilenameEv+0x48>
  38:	add	x0, sp, #0x10
  3c:	adrp	x1, 0 <_ZNK4llvm7DIScope11getFilenameEv>
  40:	add	x1, x1, #0x0
  44:	bl	0 <_ZNK4llvm7DIScope11getFilenameEv>
  48:	ldr	x0, [sp, #16]
  4c:	ldr	x1, [sp, #24]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm7DIScope7getFileEv:

0000000000000000 <_ZNK4llvm7DIScope7getFileEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm7DIScope7getFileEv>
  18:	bl	0 <_ZNK4llvm7DIScope7getFileEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm6DIFile11getFilenameEv:

0000000000000000 <_ZNK4llvm6DIFile11getFilenameEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZNK4llvm6DIFile11getFilenameEv>
  20:	str	x0, [sp, #16]
  24:	str	x1, [sp, #24]
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #24]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	cbnz	x8, 24 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  18:	mov	x8, xzr
  1c:	stur	x8, [x29, #-8]
  20:	b	80 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x80>
  24:	add	x0, sp, #0x10
  28:	bl	0 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	mov	w8, #0x0                   	// #0
  30:	str	w8, [sp, #12]
  34:	tbnz	w0, #0, 3c <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  38:	b	44 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x50>
  4c:	b	54 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x54>
  50:	b	74 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x74>
  54:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x134                 	// #308
  68:	adrp	x3, 0 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZN4llvm12cast_or_nullINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  7c:	stur	x0, [x29, #-8]
  80:	ldur	x0, [x29, #-8]
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZNK4llvm7DIScope10getRawFileEv:

0000000000000000 <_ZNK4llvm7DIScope10getRawFileEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	str	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm7DIScope10getRawFileEv>
  28:	tbnz	w0, #0, 30 <_ZNK4llvm7DIScope10getRawFileEv+0x30>
  2c:	b	3c <_ZNK4llvm7DIScope10getRawFileEv+0x3c>
  30:	ldr	x8, [sp, #8]
  34:	str	x8, [sp]
  38:	b	54 <_ZNK4llvm7DIScope10getRawFileEv+0x54>
  3c:	ldr	x0, [sp, #8]
  40:	mov	w8, wzr
  44:	mov	w1, w8
  48:	bl	0 <_ZNK4llvm7DIScope10getRawFileEv>
  4c:	bl	0 <_ZNK4llvm7DIScope10getRawFileEv>
  50:	str	x0, [sp]
  54:	ldr	x8, [sp]
  58:	mov	x0, x8
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm3isaINS_6DIFileEPNS_8MetadataEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_6DIFileEPNS_8MetadataEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_6DIFileEPNS_8MetadataEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_6DIFileENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_6DIFileEKPNS_8MetadataEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_6DIFileEKPNS_8MetadataEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_6DIFileEKPNS_8MetadataEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_6DIFileEKPNS_8MetadataEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_6DIFileEPKNS_8MetadataES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_6DIFileEPKNS_8MetadataES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_6DIFileEPKNS_8MetadataES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_8MetadataEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_6DIFileENS_8MetadataEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_6DIFileENS_8MetadataEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_6DIFileENS_8MetadataEvE4doitERKS2_>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm8Metadata13getMetadataIDEv:

0000000000000000 <_ZNK4llvm8Metadata13getMetadataIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8MetadataEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8MetadataEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_6DIFileEPNS_8MetadataES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_6DIFileEPNS_8MetadataES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_6DIFileEPKNS_7DIScopeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_6DIFileEPKNS_7DIScopeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_6DIFileEPKNS_7DIScopeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm6MDNode10getOperandEj:

0000000000000000 <_ZNK4llvm6MDNode10getOperandEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	ldr	w10, [x8, #8]
  20:	mov	w11, #0x0                   	// #0
  24:	cmp	w9, w10
  28:	str	x8, [sp, #8]
  2c:	str	w11, [sp, #4]
  30:	b.cs	3c <_ZNK4llvm6MDNode10getOperandEj+0x3c>  // b.hs, b.nlast
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm6MDNode10getOperandEj+0x48>
  44:	b	4c <_ZNK4llvm6MDNode10getOperandEj+0x4c>
  48:	b	6c <_ZNK4llvm6MDNode10getOperandEj+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm6MDNode10getOperandEj>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm6MDNode10getOperandEj>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x436                 	// #1078
  60:	adrp	x3, 0 <_ZNK4llvm6MDNode10getOperandEj>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm6MDNode10getOperandEj>
  74:	ldur	w8, [x29, #-12]
  78:	mov	w9, w8
  7c:	mov	x10, #0x8                   	// #8
  80:	mul	x9, x10, x9
  84:	add	x0, x0, x9
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZNK4llvm9MDOperandcvPNS_8MetadataEEv:

0000000000000000 <_ZNK4llvm9MDOperandcvPNS_8MetadataEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm9MDOperandcvPNS_8MetadataEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_6DIFileEKPKNS_7DIScopeES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_6DIFileEKPKNS_7DIScopeES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_6DIFileEKPKNS_7DIScopeES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_6DIFileEKPKNS_7DIScopeES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_6DIFileEPKNS_7DIScopeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_6DIFileEPKNS_7DIScopeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_6DIFileEPKNS_7DIScopeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_7DIScopeEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_7DIScopeEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_7DIScopeEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_6DIFileEPKNS_7DIScopeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_6DIFileENS_7DIScopeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_6DIFileENS_7DIScopeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_6DIFileENS_7DIScopeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm6DIFile7classofEPKNS_8MetadataE:

0000000000000000 <_ZN4llvm6DIFile7classofEPKNS_8MetadataE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6DIFile7classofEPKNS_8MetadataE>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_7DIScopeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_7DIScopeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm6MDNode8op_beginEv:

0000000000000000 <_ZNK4llvm6MDNode8op_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6MDNode8op_beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm6MDNode13mutable_beginEv:

0000000000000000 <_ZN4llvm6MDNode13mutable_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm6MDNode13mutable_beginEv>
  20:	mov	x8, #0x8                   	// #8
  24:	ldr	x9, [sp]
  28:	ldr	w10, [x9, #8]
  2c:	mov	w11, w10
  30:	mneg	x8, x11, x8
  34:	add	x0, x0, x8
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm6MDNode11mutable_endEv:

0000000000000000 <_ZN4llvm6MDNode11mutable_endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm9MDOperand3getEv:

0000000000000000 <_ZNK4llvm9MDOperand3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm6DINode16getStringOperandEj:

0000000000000000 <_ZNK4llvm6DINode16getStringOperandEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm6DINode16getStringOperandEj>
  20:	str	x0, [sp, #8]
  24:	ldr	x8, [sp, #8]
  28:	cbz	x8, 40 <_ZNK4llvm6DINode16getStringOperandEj+0x40>
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZNK4llvm8MDString9getStringEv>
  34:	stur	x0, [x29, #-16]
  38:	stur	x1, [x29, #-8]
  3c:	b	50 <_ZNK4llvm6DINode16getStringOperandEj+0x50>
  40:	sub	x0, x29, #0x10
  44:	stur	xzr, [x29, #-16]
  48:	stur	xzr, [x29, #-8]
  4c:	bl	0 <_ZNK4llvm6DINode16getStringOperandEj>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNK4llvm6DINode12getOperandAsINS_8MDStringEEEPT_j:

0000000000000000 <_ZNK4llvm6DINode12getOperandAsINS_8MDStringEEEPT_j>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZNK4llvm6DINode12getOperandAsINS_8MDStringEEEPT_j>
  20:	bl	0 <_ZNK4llvm6DINode12getOperandAsINS_8MDStringEEEPT_j>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_:

0000000000000000 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  18:	cbnz	x0, 28 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x28>
  1c:	mov	x8, xzr
  20:	stur	x8, [x29, #-8]
  24:	b	84 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x84>
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  30:	mov	w8, #0x0                   	// #0
  34:	str	w8, [sp, #12]
  38:	tbnz	w0, #0, 40 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x40>
  3c:	b	48 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x48>
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	tbnz	w8, #0, 54 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x54>
  50:	b	58 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x58>
  54:	b	78 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x78>
  58:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x121                 	// #289
  6c:	adrp	x3, 0 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZN4llvm12cast_or_nullINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  80:	stur	x0, [x29, #-8]
  84:	ldur	x0, [x29, #-8]
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZN4llvm3isaINS_8MDStringENS_9MDOperandEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8MDStringENS_9MDOperandEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8MDStringENS_9MDOperandEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_:

0000000000000000 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  18:	mov	w8, #0x0                   	// #0
  1c:	str	w8, [sp, #4]
  20:	tbnz	w0, #0, 28 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x28>
  24:	b	30 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #4]
  30:	ldr	w8, [sp, #4]
  34:	tbnz	w8, #0, 3c <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x3c>
  38:	b	40 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x40>
  3c:	b	60 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_+0x60>
  40:	adrp	x0, 0 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0xfa                  	// #250
  54:	adrp	x3, 0 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x0, [sp, #8]
  64:	bl	0 <_ZN4llvm4castINS_8MDStringENS_9MDOperandEEENSt9enable_ifIXntsr14is_simple_typeIT0_EE5valueENS_10cast_rettyIT_KS4_E8ret_typeEE4typeERS7_>
  68:	ldp	x29, x30, [sp, #16]
  6c:	add	sp, sp, #0x20
  70:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8MDStringEPNS_8MetadataES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8MDStringEPNS_8MetadataES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8MDStringEPNS_8MetadataES3_E4doitERKS3_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKNS_9MDOperandEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIKNS_9MDOperandEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKNS_9MDOperandEE18getSimplifiedValueERS2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x5b                  	// #91
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8MDStringEPNS_8MetadataEE4doitEPKS2_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8MDStringENS_8MetadataEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8MDStringENS_8MetadataEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8MDStringENS_8MetadataEvE4doitERKS2_>
  18:	cmp	w0, #0x0
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm16cast_convert_valINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm16cast_convert_valINS_8MDStringEKNS_9MDOperandEPNS_8MetadataEE4doitERS3_>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8MDStringEPNS_8MetadataES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8MDStringEPNS_8MetadataES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_12DILocalScopeENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm10DILocation11getRawScopeEv:

0000000000000000 <_ZNK4llvm10DILocation11getRawScopeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZNK4llvm10DILocation11getRawScopeEv>
  20:	bl	0 <_ZNK4llvm10DILocation11getRawScopeEv>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm3isaINS_12DILocalScopeEPNS_8MetadataEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_12DILocalScopeEPNS_8MetadataEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_12DILocalScopeEPNS_8MetadataEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_12DILocalScopeEPNS_8MetadataES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_12DILocalScopeEPNS_8MetadataES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12DILocalScopeEKPNS_8MetadataEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12DILocalScopeEKPNS_8MetadataEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12DILocalScopeEKPNS_8MetadataEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12DILocalScopeEKPNS_8MetadataEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12DILocalScopeEPKNS_8MetadataES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12DILocalScopeEPKNS_8MetadataES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12DILocalScopeEPKNS_8MetadataES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_12DILocalScopeEPKNS_8MetadataEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_12DILocalScopeENS_8MetadataEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_12DILocalScopeENS_8MetadataEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_12DILocalScopeENS_8MetadataEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12DILocalScope7classofEPKNS_8MetadataE:

0000000000000000 <_ZN4llvm12DILocalScope7classofEPKNS_8MetadataE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DILocalScope7classofEPKNS_8MetadataE>
  18:	mov	w8, #0x1                   	// #1
  1c:	cmp	w0, #0x11
  20:	str	w8, [sp, #4]
  24:	b.eq	54 <_ZN4llvm12DILocalScope7classofEPKNS_8MetadataE+0x54>  // b.none
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm12DILocalScope7classofEPKNS_8MetadataE>
  30:	mov	w8, #0x1                   	// #1
  34:	cmp	w0, #0x12
  38:	str	w8, [sp, #4]
  3c:	b.eq	54 <_ZN4llvm12DILocalScope7classofEPKNS_8MetadataE+0x54>  // b.none
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm12DILocalScope7classofEPKNS_8MetadataE>
  48:	cmp	w0, #0x13
  4c:	cset	w8, eq  // eq = none
  50:	str	w8, [sp, #4]
  54:	ldr	w8, [sp, #4]
  58:	and	w0, w8, #0x1
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_mPKS8_St9__va_listEmSB_z:

0000000000000000 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_mPKS8_St9__va_listEmSB_z>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x28, x19, [sp, #16]
   8:	mov	x29, sp
   c:	sub	sp, sp, #0x140
  10:	mov	x19, sp
  14:	sub	x9, x29, #0x48
  18:	str	q7, [x19, #144]
  1c:	str	q6, [x19, #128]
  20:	str	q5, [x19, #112]
  24:	str	q4, [x19, #96]
  28:	str	q3, [x19, #80]
  2c:	str	q2, [x19, #64]
  30:	str	q1, [x19, #48]
  34:	str	q0, [x19, #32]
  38:	str	x7, [x19, #192]
  3c:	str	x6, [x19, #184]
  40:	str	x5, [x19, #176]
  44:	str	x4, [x19, #168]
  48:	str	x3, [x19, #160]
  4c:	stur	x8, [x29, #-8]
  50:	stur	x0, [x29, #-16]
  54:	stur	x1, [x29, #-24]
  58:	stur	x2, [x29, #-32]
  5c:	ldur	x10, [x29, #-24]
  60:	add	x10, x10, #0xf
  64:	and	x10, x10, #0xfffffffffffffff0
  68:	mov	x11, sp
  6c:	subs	x10, x11, x10
  70:	mov	sp, x10
  74:	stur	x10, [x29, #-40]
  78:	mov	w12, #0xffffff80            	// #-128
  7c:	stur	w12, [x29, #-44]
  80:	mov	w12, #0xffffffd8            	// #-40
  84:	stur	w12, [x29, #-48]
  88:	add	x10, x19, #0x20
  8c:	add	x10, x10, #0x80
  90:	stur	x10, [x29, #-56]
  94:	add	x10, x19, #0xa0
  98:	add	x10, x10, #0x28
  9c:	stur	x10, [x29, #-64]
  a0:	add	x10, x29, #0x20
  a4:	stur	x10, [x29, #-72]
  a8:	ldur	x10, [x29, #-16]
  ac:	ldur	x0, [x29, #-40]
  b0:	ldur	x1, [x29, #-24]
  b4:	ldur	x2, [x29, #-32]
  b8:	ldr	q0, [x9]
  bc:	ldr	q1, [x9, #16]
  c0:	stur	q1, [x29, #-96]
  c4:	stur	q0, [x29, #-112]
  c8:	sub	x3, x29, #0x70
  cc:	str	x8, [x19, #24]
  d0:	blr	x10
  d4:	stur	w0, [x29, #-76]
  d8:	ldur	x8, [x29, #-40]
  dc:	ldursw	x9, [x29, #-76]
  e0:	add	x2, x8, x9
  e4:	sub	x9, x29, #0x78
  e8:	mov	x0, x9
  ec:	str	x8, [x19, #16]
  f0:	str	x2, [x19, #8]
  f4:	str	x9, [x19]
  f8:	bl	0 <_ZNSaIcEC1Ev>
  fc:	ldr	x0, [x19, #24]
 100:	ldr	x1, [x19, #16]
 104:	ldr	x2, [x19, #8]
 108:	ldr	x3, [x19]
 10c:	bl	0 <_ZN9__gnu_cxx12__to_xstringINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEET_PFiPT0_mPKS8_St9__va_listEmSB_z>
 110:	ldr	x0, [x19]
 114:	bl	0 <_ZNSaIcED1Ev>
 118:	mov	sp, x29
 11c:	ldp	x28, x19, [sp, #16]
 120:	ldp	x29, x30, [sp], #32
 124:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IPcvEET_S7_RKS3_:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IPcvEET_S7_RKS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_local_dataEv>
  2c:	ldr	x2, [sp, #16]
  30:	ldr	x8, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_Alloc_hiderC1EPcRKS3_>
  44:	ldur	x1, [x29, #-16]
  48:	ldr	x2, [sp, #24]
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2IPcvEET_S7_RKS3_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldrb	w3, [sp, #7]
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	ldur	x0, [x29, #-16]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #16]
  28:	ldrb	w3, [sp, #15]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE16_M_construct_auxIPcEEvT_S7_St12__false_type>
  30:	ldp	x29, x30, [sp, #48]
  34:	add	sp, sp, #0x40
  38:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	str	x8, [sp, #16]
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  2c:	tbnz	w0, #0, 34 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x34>
  30:	b	50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x50>
  34:	ldur	x8, [x29, #-24]
  38:	ldr	x9, [sp, #32]
  3c:	cmp	x8, x9
  40:	b.eq	50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x50>  // b.none
  44:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <_ZSt19__throw_logic_errorPKc>
  50:	ldur	x0, [x29, #-24]
  54:	ldr	x1, [sp, #32]
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  5c:	str	x0, [sp, #24]
  60:	ldr	x8, [sp, #24]
  64:	cmp	x8, #0xf
  68:	b.ls	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.plast
  6c:	ldr	x0, [sp, #16]
  70:	add	x1, sp, #0x18
  74:	mov	x8, xzr
  78:	mov	x2, x8
  7c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  80:	ldr	x8, [sp, #16]
  84:	str	x0, [sp, #8]
  88:	mov	x0, x8
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEPc>
  94:	ldr	x1, [sp, #24]
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_capacityEm>
  a0:	ldr	x0, [sp, #16]
  a4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7_M_dataEv>
  a8:	ldur	x1, [x29, #-24]
  ac:	ldr	x2, [sp, #32]
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_S_copy_charsEPcS5_S5_>
  b4:	ldr	x1, [sp, #24]
  b8:	ldr	x0, [sp, #16]
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE13_M_set_lengthEm>
  c0:	ldp	x29, x30, [sp, #64]
  c4:	add	sp, sp, #0x50
  c8:	ret

Disassembly of section .text._ZN9__gnu_cxx17__is_null_pointerIcEEbPT_:

0000000000000000 <_ZN9__gnu_cxx17__is_null_pointerIcEEbPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	cmp	x8, #0x0
  10:	cset	w9, eq  // eq = none
  14:	and	w0, w9, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_:

0000000000000000 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPcENSt15iterator_traitsIT_E15difference_typeES2_S2_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	strb	w2, [sp, #31]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [sp, #16]
  18:	subs	x0, x8, x9
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_:

0000000000000000 <_ZSt19__iterator_categoryIPcENSt15iterator_traitsIT_E17iterator_categoryERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE:

0000000000000000 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x0, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	mov	x0, x1
  1c:	bl	0 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm8DebugLocC2ERKS0_:

0000000000000000 <_ZN4llvm8DebugLocC2ERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm8DebugLocC2ERKS0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm8DebugLocD2Ev:

0000000000000000 <_ZN4llvm8DebugLocD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DebugLocD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8DebugLocEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm8DebugLocEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8DebugLocaSEOS0_:

0000000000000000 <_ZN4llvm8DebugLocaSEOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm8DebugLocaSEOS0_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13TrackingMDRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm13TrackingMDRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefaSEOS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefaSEOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [sp, #8]
  1c:	cmp	x9, x8
  20:	str	x8, [sp]
  24:	b.ne	34 <_ZN4llvm13TrackingMDRefaSEOS0_+0x34>  // b.any
  28:	ldr	x8, [sp]
  2c:	stur	x8, [x29, #-8]
  30:	b	60 <_ZN4llvm13TrackingMDRefaSEOS0_+0x60>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x8, [x8]
  44:	ldr	x9, [sp]
  48:	str	x8, [x9]
  4c:	ldr	x1, [sp, #8]
  50:	mov	x0, x9
  54:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  58:	ldr	x8, [sp]
  5c:	stur	x8, [x29, #-8]
  60:	ldur	x0, [x29, #-8]
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7untrackEv:

0000000000000000 <_ZN4llvm13TrackingMDRef7untrackEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 28 <_ZN4llvm13TrackingMDRef7untrackEv+0x28>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm13TrackingMDRef7untrackEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7retrackERS0_:

0000000000000000 <_ZN4llvm13TrackingMDRef7retrackERS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #8]
  30:	str	w11, [sp, #4]
  34:	b.ne	40 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x40>  // b.any
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZN4llvm13TrackingMDRef7retrackERS0_+0x4c>
  48:	b	50 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x50>
  4c:	b	70 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x70>
  50:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x5e                  	// #94
  64:	adrp	x3, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x8, [sp, #16]
  74:	ldr	x8, [x8]
  78:	cbz	x8, 94 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x94>
  7c:	ldr	x0, [sp, #16]
  80:	ldr	x1, [sp, #8]
  84:	bl	0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  88:	ldr	x8, [sp, #16]
  8c:	mov	x9, xzr
  90:	str	x9, [x8]
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking7untrackERPNS_8MetadataE:

0000000000000000 <_ZN4llvm16MetadataTracking7untrackERPNS_8MetadataE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x1, [x8]
  1c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking7retrackERPNS_8MetadataES3_:

0000000000000000 <_ZN4llvm16MetadataTracking7retrackERPNS_8MetadataES3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x1, [x8]
  20:	ldr	x2, [sp]
  24:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  28:	and	w0, w0, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefC2ERKS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefC2ERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm13TrackingMDRefC2ERKS0_>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef5trackEv:

0000000000000000 <_ZN4llvm13TrackingMDRef5trackEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 28 <_ZN4llvm13TrackingMDRef5trackEv+0x28>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm13TrackingMDRef5trackEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking5trackERPNS_8MetadataE:

0000000000000000 <_ZN4llvm16MetadataTracking5trackERPNS_8MetadataE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	ldr	x1, [x10]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x9
  2c:	str	x1, [sp]
  30:	mov	x1, x8
  34:	bl	0 <_ZN4llvm16MetadataTracking5trackERPNS_8MetadataE>
  38:	ldr	x2, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  48:	and	w0, w0, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_:

0000000000000000 <_ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w2, #0x1                   	// #1
  10:	sub	x8, x29, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x9
  2c:	str	w2, [sp, #28]
  30:	str	x8, [sp, #16]
  34:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	ldr	w2, [sp, #28]
  4c:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>
  50:	ldur	x1, [x29, #-24]
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_8MetadataEE16getAsVoidPointerES2_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_8MetadataEE16getAsVoidPointerES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i:

0000000000000000 <_ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x8, [x29, #-8]
  1c:	str	xzr, [x8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	w2, [sp, #12]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi2EJEEC2ESE_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi2EJEEC2ESE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	w2, [sp, #12]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	mov	x0, x8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>
  30:	ldrsw	x1, [sp, #12]
  34:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>
  38:	ldr	x8, [sp]
  3c:	str	x0, [x8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	and	x8, x8, #0xfffffffffffffffe
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	cbnz	x8, 38 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x44>
  40:	b	48 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x48>
  44:	b	68 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x68>
  48:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0xba                  	// #186
  5c:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	x8, [x29, #-8]
  6c:	and	x8, x8, #0xfffffffffffffffd
  70:	ldr	x9, [sp, #8]
  74:	orr	x0, x8, x9, lsl #1
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x3
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x3
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEE16getAsVoidPointerEPv:

0000000000000000 <_ZN4llvm20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEE16getAsVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefD2Ev:

0000000000000000 <_ZN4llvm13TrackingMDRefD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13TrackingMDRefD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm11Instruction11getDebugLocEv:

0000000000000000 <_ZNK4llvm11Instruction11getDebugLocEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase10getInt32TyEv:

0000000000000000 <_ZN4llvm13IRBuilderBase10getInt32TyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8, #24]
  18:	bl	0 <_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x3                   	// #3
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x74>
  70:	b	78 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x78>
  74:	b	98 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x171                 	// #369
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEptEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE7getNextEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE7getNextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8Function5frontEv:

0000000000000000 <_ZN4llvm8Function5frontEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x48
  18:	bl	0 <_ZN4llvm8Function5frontEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5frontEv>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x2c>
  28:	b	30 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x30>
  2c:	b	50 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	adrp	x3, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x0, [x8]
  58:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv>
  18:	cmp	w0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE6getIntEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE6getIntEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	asr	x8, x8, #2
  10:	and	x0, x8, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #16]
  10:	cbz	x8, 28 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x28>
  14:	mov	x8, #0xffffffffffffffe8    	// #-24
  18:	ldr	x9, [sp, #16]
  1c:	add	x8, x9, x8
  20:	str	x8, [sp, #8]
  24:	b	30 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x30>
  28:	mov	x8, xzr
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEED2Ev:

0000000000000000 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase11InsertPoint5isSetEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase11InsertPoint5isSetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase11InsertPoint8getPointEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase11InsertPoint8getPointEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase19ClearInsertionPointEv:

0000000000000000 <_ZN4llvm13IRBuilderBase19ClearInsertionPointEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	ldur	x10, [x29, #-8]
  1c:	str	x8, [x10, #8]
  20:	str	xzr, [sp, #16]
  24:	mov	x0, x9
  28:	str	x10, [sp, #8]
  2c:	bl	0 <_ZN4llvm13IRBuilderBase19ClearInsertionPointEv>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [sp, #8]
  38:	str	x8, [x9, #16]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2Ev:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm10succ_beginEPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm10succ_beginEPNS_10BasicBlockE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm10succ_beginEPNS_10BasicBlockE>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZN4llvm10succ_beginEPNS_10BasicBlockE>
  34:	ldur	x0, [x29, #-16]
  38:	ldur	x1, [x29, #-8]
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm8succ_endEPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm8succ_endEPNS_10BasicBlockE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	str	x0, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm8succ_endEPNS_10BasicBlockE>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp, #8]
  30:	mov	w9, #0x1                   	// #1
  34:	and	w2, w9, #0x1
  38:	bl	0 <_ZN4llvm8succ_endEPNS_10BasicBlockE>
  3c:	ldur	x0, [x29, #-16]
  40:	ldur	x1, [x29, #-8]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEEC2ES4_S4_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEEC2ES4_S4_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	add	x9, sp, #0x20
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-8]
  1c:	str	x3, [sp, #32]
  20:	str	x4, [sp, #40]
  24:	str	x0, [sp, #24]
  28:	ldr	x10, [sp, #24]
  2c:	mov	x0, x8
  30:	str	x9, [sp, #16]
  34:	str	x10, [sp, #8]
  38:	bl	0 <_ZN4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEEC2ES4_S4_>
  3c:	ldr	q0, [x0]
  40:	ldr	x8, [sp, #8]
  44:	str	q0, [x8]
  48:	ldr	x0, [sp, #16]
  4c:	bl	0 <_ZN4llvm14iterator_rangeINS_12SuccIteratorINS_11InstructionENS_10BasicBlockEEEEC2ES4_S4_>
  50:	ldr	q0, [x0]
  54:	ldr	x8, [sp, #8]
  58:	str	q0, [x8, #16]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEC2EPS1_:

0000000000000000 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEC2EPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	str	wzr, [x8, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEC2EPS1_b:

0000000000000000 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEC2EPS1_b>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldr	x10, [sp, #16]
  2c:	str	x9, [sp]
  30:	cbz	x10, 48 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEC2EPS1_b+0x48>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm11Instruction16getNumSuccessorsEv>
  3c:	ldr	x8, [sp]
  40:	str	w0, [x8, #8]
  44:	b	50 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEC2EPS1_b+0x50>
  48:	ldr	x8, [sp]
  4c:	str	wzr, [x8, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZSt4moveIRN4llvm12SuccIteratorINS0_11InstructionENS0_10BasicBlockEEEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRN4llvm12SuccIteratorINS0_11InstructionENS0_10BasicBlockEEEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8DenseSetIPNS_5ValueENS_12DenseMapInfoIS2_EEEC2Ev:

0000000000000000 <_ZN4llvm8DenseSetIPNS_5ValueENS_12DenseMapInfoIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, wzr
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	mov	w1, w8
  1c:	bl	0 <_ZN4llvm8DenseSetIPNS_5ValueENS_12DenseMapInfoIS2_EEEC2Ev>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_5ValueENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_EC2Ej:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_5ValueENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_EC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_5ValueENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_EC2Ej>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEEC2Ej:

0000000000000000 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEEC2Ej>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEEC2Ej>
  24:	ldur	w1, [x29, #-12]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEEC2Ej>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_EC2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_EC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_EC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w1, [x29, #-12]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj>
  28:	str	w0, [sp, #16]
  2c:	ldr	w1, [sp, #16]
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj>
  38:	tbnz	w0, #0, 40 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj+0x40>
  3c:	b	4c <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj+0x4c>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj>
  48:	b	58 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE4initEj+0x58>
  4c:	ldr	x8, [sp, #8]
  50:	str	wzr, [x8, #16]
  54:	str	wzr, [x8, #20]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseC2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	xzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E31getMinBucketToReserveForEntriesEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	w8, [sp, #12]
  18:	cbnz	w8, 24 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E31getMinBucketToReserveForEntriesEj+0x24>
  1c:	stur	wzr, [x29, #-4]
  20:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E31getMinBucketToReserveForEntriesEj+0x4c>
  24:	ldr	w8, [sp, #12]
  28:	mov	w9, #0x4                   	// #4
  2c:	mul	w8, w8, w9
  30:	mov	w9, #0x3                   	// #3
  34:	udiv	w8, w8, w9
  38:	add	w8, w8, #0x1
  3c:	mov	w10, w8
  40:	ubfx	x0, x10, #0, #32
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E31getMinBucketToReserveForEntriesEj>
  48:	stur	w0, [x29, #-4]
  4c:	ldur	w0, [x29, #-4]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE15allocateBucketsEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w9, [sp, #12]
  1c:	str	w9, [x8, #24]
  20:	ldr	w9, [x8, #24]
  24:	str	x8, [sp]
  28:	cbnz	w9, 48 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE15allocateBucketsEj+0x48>
  2c:	mov	x8, xzr
  30:	ldr	x9, [sp]
  34:	str	x8, [x9, #8]
  38:	mov	w10, wzr
  3c:	and	w10, w10, #0x1
  40:	sturb	w10, [x29, #-1]
  44:	b	78 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE15allocateBucketsEj+0x78>
  48:	ldr	x8, [sp]
  4c:	ldr	w9, [x8, #24]
  50:	mov	w10, w9
  54:	mov	x11, #0x8                   	// #8
  58:	mul	x0, x11, x10
  5c:	mov	x1, x11
  60:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE15allocateBucketsEj>
  64:	ldr	x8, [sp]
  68:	str	x0, [x8, #8]
  6c:	mov	w9, #0x1                   	// #1
  70:	and	w9, w9, #0x1
  74:	sturb	w9, [x29, #-1]
  78:	ldurb	w8, [x29, #-1]
  7c:	and	w0, w8, #0x1
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x30
  88:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	mov	w1, w8
  20:	str	w8, [sp, #28]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	w1, [sp, #28]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  40:	ldr	x9, [sp, #16]
  44:	str	w0, [sp, #12]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  50:	subs	w8, w0, #0x1
  54:	ldr	w10, [sp, #12]
  58:	and	w8, w10, w8
  5c:	mov	w11, #0x0                   	// #0
  60:	str	w11, [sp, #8]
  64:	cbnz	w8, 70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv+0x70>
  68:	mov	w8, #0x1                   	// #1
  6c:	str	w8, [sp, #8]
  70:	ldr	w8, [sp, #8]
  74:	tbnz	w8, #0, 7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv+0x7c>
  78:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv+0x80>
  7c:	b	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv+0xa0>
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  84:	add	x0, x0, #0x0
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  8c:	add	x1, x1, #0x0
  90:	mov	w2, #0x15c                 	// #348
  94:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  98:	add	x3, x3, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  a4:	stur	x0, [x29, #-16]
  a8:	ldr	x0, [sp, #16]
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  b0:	stur	x0, [x29, #-24]
  b4:	ldr	x0, [sp, #16]
  b8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  bc:	str	x0, [sp, #32]
  c0:	ldur	x8, [x29, #-24]
  c4:	ldr	x9, [sp, #32]
  c8:	cmp	x8, x9
  cc:	b.eq	f0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv+0xf0>  // b.none
  d0:	ldur	x0, [x29, #-24]
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv>
  d8:	ldur	x8, [x29, #-16]
  dc:	str	x8, [x0]
  e0:	ldur	x8, [x29, #-24]
  e4:	add	x8, x8, #0x8
  e8:	stur	x8, [x29, #-24]
  ec:	b	c0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E9initEmptyEv+0xc0>
  f0:	ldp	x29, x30, [sp, #64]
  f4:	add	sp, sp, #0x50
  f8:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_Znwm>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13setNumEntriesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13setNumEntriesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E16setNumTombstonesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x8                   	// #8
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_5ValueEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_5ValueEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #20]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_5ValueEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_5ValueEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEEC2Ev:

0000000000000000 <_ZNSaIPN4llvm5ValueEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm5ValueEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3UseELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3UseELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_3UseELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm5Value4usesEv:

0000000000000000 <_ZN4llvm5Value4usesEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm5Value4usesEv>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm5Value4usesEv>
  28:	str	x0, [sp, #16]
  2c:	str	x1, [sp, #24]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #24]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #8]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm5Value17use_iterator_implINS_3UseEEneERKS3_:

0000000000000000 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEneERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEneERKS3_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv:

0000000000000000 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv+0x3c>
  38:	b	40 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv+0x40>
  3c:	b	60 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x99                  	// #153
  54:	adrp	x3, 0 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEdeEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE5countEPKS1_:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE5countEPKS1_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	w8, #0x1                   	// #1
  10:	mov	w9, wzr
  14:	sub	x10, x29, #0x30
  18:	add	x11, sp, #0x20
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x12, [x29, #-8]
  28:	ldur	x1, [x29, #-16]
  2c:	str	w8, [sp, #28]
  30:	mov	x8, x10
  34:	mov	x0, x12
  38:	str	w9, [sp, #24]
  3c:	str	x10, [sp, #16]
  40:	str	x11, [sp, #8]
  44:	str	x12, [sp]
  48:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE5countEPKS1_>
  4c:	ldr	x8, [sp, #8]
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE5countEPKS1_>
  58:	ldr	x0, [sp, #16]
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE5countEPKS1_>
  64:	tst	w0, #0x1
  68:	ldr	w9, [sp, #28]
  6c:	ldr	w13, [sp, #24]
  70:	csel	w0, w9, w13, ne  // ne = any
  74:	ldp	x29, x30, [sp, #112]
  78:	add	sp, sp, #0x80
  7c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm5Value17use_iterator_implINS_3UseEEppEv:

0000000000000000 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv+0x3c>
  38:	b	40 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv+0x40>
  3c:	b	60 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv+0x60>
  40:	adrp	x0, 0 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x8d                  	// #141
  54:	adrp	x3, 0 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x0, [x8]
  68:	bl	0 <_ZN4llvm5Value17use_iterator_implINS_3UseEEppEv>
  6c:	ldr	x8, [sp, #16]
  70:	str	x0, [x8]
  74:	mov	x0, x8
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm8CallBase17getCalledFunctionEv:

0000000000000000 <_ZNK4llvm8CallBase17getCalledFunctionEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase17getCalledFunctionEv>
  18:	bl	0 <_ZNK4llvm8CallBase17getCalledFunctionEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm12function_refIFNS_13IRBuilderBase11InsertPointES2_S2_RNS_5ValueERPS3_EEclES2_S2_S4_S6_:

0000000000000000 <_ZNK4llvm12function_refIFNS_13IRBuilderBase11InsertPointES2_S2_RNS_5ValueERPS3_EEclES2_S2_S4_S6_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	sub	x8, x29, #0x20
  10:	sub	x9, x29, #0x30
  14:	stur	x1, [x29, #-32]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-48]
  20:	stur	x4, [x29, #-40]
  24:	stur	x0, [x29, #-56]
  28:	stur	x5, [x29, #-64]
  2c:	stur	x6, [x29, #-72]
  30:	ldur	x10, [x29, #-56]
  34:	ldr	x11, [x10]
  38:	ldr	x0, [x10, #8]
  3c:	str	x0, [sp, #40]
  40:	mov	x0, x8
  44:	str	x9, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	bl	0 <_ZNK4llvm12function_refIFNS_13IRBuilderBase11InsertPointES2_S2_RNS_5ValueERPS3_EEclES2_S2_S4_S6_>
  50:	ldr	q0, [x0]
  54:	str	q0, [sp, #64]
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZNK4llvm12function_refIFNS_13IRBuilderBase11InsertPointES2_S2_RNS_5ValueERPS3_EEclES2_S2_S4_S6_>
  60:	ldr	q0, [x0]
  64:	str	q0, [sp, #48]
  68:	ldur	x0, [x29, #-64]
  6c:	bl	0 <_ZNK4llvm12function_refIFNS_13IRBuilderBase11InsertPointES2_S2_RNS_5ValueERPS3_EEclES2_S2_S4_S6_>
  70:	ldur	x8, [x29, #-72]
  74:	str	x0, [sp, #16]
  78:	mov	x0, x8
  7c:	bl	0 <_ZNK4llvm12function_refIFNS_13IRBuilderBase11InsertPointES2_S2_RNS_5ValueERPS3_EEclES2_S2_S4_S6_>
  80:	ldr	x1, [sp, #64]
  84:	ldr	x2, [sp, #72]
  88:	ldr	x3, [sp, #48]
  8c:	ldr	x4, [sp, #56]
  90:	ldr	x8, [sp, #40]
  94:	str	x0, [sp, #8]
  98:	mov	x0, x8
  9c:	ldr	x5, [sp, #16]
  a0:	ldr	x6, [sp, #8]
  a4:	ldr	x9, [sp, #24]
  a8:	blr	x9
  ac:	stur	x0, [x29, #-16]
  b0:	stur	x1, [x29, #-8]
  b4:	ldur	x0, [x29, #-16]
  b8:	ldur	x1, [x29, #-8]
  bc:	ldp	x29, x30, [sp, #160]
  c0:	add	sp, sp, #0xb0
  c4:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm3Use3setEPNS_5ValueE:

0000000000000000 <_ZN4llvm3Use3setEPNS_5ValueE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8]
  1c:	str	x8, [sp, #8]
  20:	cbz	x9, 2c <_ZN4llvm3Use3setEPNS_5ValueE+0x2c>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm3Use3setEPNS_5ValueE>
  2c:	ldr	x8, [sp, #16]
  30:	ldr	x9, [sp, #8]
  34:	str	x8, [x9]
  38:	ldr	x8, [sp, #16]
  3c:	cbz	x8, 4c <_ZN4llvm3Use3setEPNS_5ValueE+0x4c>
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZN4llvm3Use3setEPNS_5ValueE>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3UseELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3UseELj8EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3UseELj8EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3UseELj8EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_3UseELj8EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_3UseELj8EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3UseEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3UseEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3UseEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3UseEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3UseEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value26assertModuleIsMaterializedEv:

0000000000000000 <_ZNK4llvm5Value26assertModuleIsMaterializedEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Value30assertModuleIsMaterializedImplEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5Value17materialized_usesEv:

0000000000000000 <_ZN4llvm5Value17materialized_usesEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm5Value17materialized_usesEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm5Value17materialized_usesEv>
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZN4llvm5Value17materialized_usesEv>
  3c:	stur	x0, [x29, #-16]
  40:	stur	x1, [x29, #-8]
  44:	ldur	x0, [x29, #-16]
  48:	ldur	x1, [x29, #-8]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_5Value17use_iterator_implINS_3UseEEEEENS_14iterator_rangeIT_EES6_S6_:

0000000000000000 <_ZN4llvm10make_rangeINS_5Value17use_iterator_implINS_3UseEEEEENS_14iterator_rangeIT_EES6_S6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x18
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-24]
  1c:	str	x1, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #8]
  28:	str	x10, [sp]
  2c:	bl	0 <_ZN4llvm10make_rangeINS_5Value17use_iterator_implINS_3UseEEEEENS_14iterator_rangeIT_EES6_S6_>
  30:	ldr	x8, [x0]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_5Value17use_iterator_implINS_3UseEEEEENS_14iterator_rangeIT_EES6_S6_>
  40:	ldr	x8, [x0]
  44:	str	x8, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	ldr	x2, [sp, #16]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm10make_rangeINS_5Value17use_iterator_implINS_3UseEEEEENS_14iterator_rangeIT_EES6_S6_>
  58:	ldur	x0, [x29, #-16]
  5c:	ldur	x1, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm5Value22materialized_use_beginEv:

0000000000000000 <_ZN4llvm5Value22materialized_use_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9, #8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvm5Value22materialized_use_beginEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm5Value7use_endEv:

0000000000000000 <_ZN4llvm5Value7use_endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm5Value7use_endEv>
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5Value17use_iterator_implINS0_3UseEEEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRN4llvm5Value17use_iterator_implINS0_3UseEEEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEEC2ES4_S4_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEEC2ES4_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	sub	x9, x29, #0x10
  14:	stur	x1, [x29, #-8]
  18:	stur	x2, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	ldr	x10, [sp, #24]
  24:	mov	x0, x8
  28:	str	x9, [sp, #16]
  2c:	str	x10, [sp, #8]
  30:	bl	0 <_ZN4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEEC2ES4_S4_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp, #8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_5Value17use_iterator_implINS_3UseEEEEC2ES4_S4_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #8]
  50:	str	x8, [x9, #8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm5Value17use_iterator_implINS_3UseEEC2EPS2_:

0000000000000000 <_ZN4llvm5Value17use_iterator_implINS_3UseEEC2EPS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm5Value17use_iterator_implINS_3UseEEC2Ev:

0000000000000000 <_ZN4llvm5Value17use_iterator_implINS_3UseEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm5Value17use_iterator_implINS_3UseEEeqERKS3_:

0000000000000000 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEeqERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11InstructionEPNS_4UserEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11InstructionEPNS_4UserEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11InstructionEPNS_4UserEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11InstructionENS_4UserEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEKPNS_4UserEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPNS_4UserEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPNS_4UserEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPNS_4UserEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_4UserES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_4UserES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_4UserES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4UserEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4UserEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4UserEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_4UserEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11InstructionENS_4UserEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11InstructionENS_4UserEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11InstructionENS_4UserEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11Instruction7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm11Instruction7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11Instruction7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x18
  1c:	cset	w8, cs  // cs = hs, nlast
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4UserEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4UserEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11InstructionEPNS_4UserES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11InstructionEPNS_4UserES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE4findEPKS1_:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE4findEPKS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	str	x9, [sp, #16]
  24:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE4findEPKS1_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE4findEPKS1_>
  3c:	ldr	x8, [sp, #24]
  40:	ldr	x9, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x9
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE4findEPKS1_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm23SmallPtrSetIteratorImplneERKS0_:

0000000000000000 <_ZNK4llvm23SmallPtrSetIteratorImplneERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE3endEv:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x9, [x29, #-8]
  14:	mov	x0, x9
  18:	str	x8, [sp, #16]
  1c:	str	x9, [sp, #8]
  20:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE3endEv>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x9, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x9
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE3endEv>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv:

0000000000000000 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	stur	x8, [x29, #-24]
  1c:	str	x9, [sp, #32]
  20:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv+0x2c>
  28:	b	84 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv+0x84>
  2c:	ldur	x8, [x29, #-16]
  30:	ldr	x0, [sp, #32]
  34:	str	x8, [sp, #24]
  38:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv>
  3c:	ldr	x8, [sp, #24]
  40:	cmp	x8, x0
  44:	b.ne	58 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv+0x58>  // b.any
  48:	ldr	x8, [sp, #32]
  4c:	ldr	x9, [x8, #16]
  50:	str	x9, [sp, #16]
  54:	b	64 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv+0x64>
  58:	ldur	x8, [x29, #-16]
  5c:	add	x8, x8, #0x8
  60:	str	x8, [sp, #16]
  64:	ldr	x8, [sp, #16]
  68:	ldr	x9, [sp, #32]
  6c:	ldr	x2, [x9, #16]
  70:	ldur	x0, [x29, #-24]
  74:	mov	x1, x8
  78:	mov	x3, x9
  7c:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv>
  80:	b	b0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv+0xb0>
  84:	ldur	x1, [x29, #-16]
  88:	ldr	x0, [sp, #32]
  8c:	str	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv>
  94:	ldur	x1, [x29, #-24]
  98:	str	x0, [sp]
  9c:	mov	x0, x1
  a0:	ldr	x1, [sp, #8]
  a4:	ldr	x2, [sp]
  a8:	ldr	x3, [sp, #32]
  ac:	bl	0 <_ZNK4llvm15SmallPtrSetImplIPNS_10BasicBlockEE12makeIteratorEPKPKv>
  b0:	ldp	x29, x30, [sp, #64]
  b4:	add	sp, sp, #0x50
  b8:	ret

Disassembly of section .text._ZNK4llvm19SmallPtrSetImplBase8find_impEPKv:

0000000000000000 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x2c>
  28:	b	a4 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0xa4>
  2c:	mov	x8, #0x8                   	// #8
  30:	ldr	x9, [sp, #8]
  34:	ldr	x10, [x9, #8]
  38:	str	x10, [sp, #32]
  3c:	ldr	x10, [x9, #8]
  40:	ldr	w11, [x9, #28]
  44:	mov	w12, w11
  48:	mul	x8, x8, x12
  4c:	add	x8, x10, x8
  50:	str	x8, [sp, #24]
  54:	ldr	x8, [sp, #32]
  58:	ldr	x9, [sp, #24]
  5c:	cmp	x8, x9
  60:	b.eq	94 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x94>  // b.none
  64:	ldr	x8, [sp, #32]
  68:	ldr	x8, [x8]
  6c:	ldur	x9, [x29, #-24]
  70:	cmp	x8, x9
  74:	b.ne	84 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x84>  // b.any
  78:	ldr	x8, [sp, #32]
  7c:	stur	x8, [x29, #-8]
  80:	b	e0 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0xe0>
  84:	ldr	x8, [sp, #32]
  88:	add	x8, x8, #0x8
  8c:	str	x8, [sp, #32]
  90:	b	54 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0x54>
  94:	ldr	x0, [sp, #8]
  98:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv>
  9c:	stur	x0, [x29, #-8]
  a0:	b	e0 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0xe0>
  a4:	ldur	x1, [x29, #-24]
  a8:	ldr	x0, [sp, #8]
  ac:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase13FindBucketForEPKv>
  b0:	str	x0, [sp, #16]
  b4:	ldr	x8, [sp, #16]
  b8:	ldr	x8, [x8]
  bc:	ldur	x9, [x29, #-24]
  c0:	cmp	x8, x9
  c4:	b.ne	d4 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0xd4>  // b.any
  c8:	ldr	x8, [sp, #16]
  cc:	stur	x8, [x29, #-8]
  d0:	b	e0 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv+0xe0>
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase8find_impEPKv>
  dc:	stur	x0, [x29, #-8]
  e0:	ldur	x0, [x29, #-8]
  e4:	ldp	x29, x30, [sp, #64]
  e8:	add	sp, sp, #0x50
  ec:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPKNS_10BasicBlockEE16getAsVoidPointerES3_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPKNS_10BasicBlockEE16getAsVoidPointerES3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm21PointerLikeTypeTraitsIPKNS_10BasicBlockEE16getAsVoidPointerES3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateIPvEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateIPvEEbv>:
   0:	mov	w8, wzr
   4:	and	w0, w8, #0x1
   8:	ret

Disassembly of section .text._ZNK4llvm19SmallPtrSetImplBase10EndPointerEv:

0000000000000000 <_ZNK4llvm19SmallPtrSetImplBase10EndPointerEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm19SmallPtrSetImplBase10EndPointerEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm19SmallPtrSetImplBase10EndPointerEv+0x28>
  24:	b	4c <_ZNK4llvm19SmallPtrSetImplBase10EndPointerEv+0x4c>
  28:	ldr	x8, [sp, #16]
  2c:	ldr	x9, [x8, #16]
  30:	ldr	w10, [x8, #28]
  34:	mov	w11, w10
  38:	mov	x12, #0x8                   	// #8
  3c:	mul	x11, x12, x11
  40:	add	x9, x9, x11
  44:	str	x9, [sp, #8]
  48:	b	6c <_ZNK4llvm19SmallPtrSetImplBase10EndPointerEv+0x6c>
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [x8, #16]
  54:	ldr	w10, [x8, #24]
  58:	mov	w11, w10
  5c:	mov	x12, #0x8                   	// #8
  60:	mul	x11, x12, x11
  64:	add	x9, x9, x11
  68:	str	x9, [sp, #8]
  6c:	ldr	x8, [sp, #8]
  70:	mov	x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetIteratorIPNS_10BasicBlockEEC2EPKPKvS7_RKNS_14DebugEpochBaseE:

0000000000000000 <_ZN4llvm19SmallPtrSetIteratorIPNS_10BasicBlockEEC2EPKPKvS7_RKNS_14DebugEpochBaseE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	mov	x0, x8
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZN4llvm19SmallPtrSetIteratorIPNS_10BasicBlockEEC2EPKPKvS7_RKNS_14DebugEpochBaseE>
  34:	ldr	x8, [sp, #8]
  38:	add	x0, x8, #0x10
  3c:	ldr	x1, [sp, #16]
  40:	bl	0 <_ZN4llvm19SmallPtrSetIteratorIPNS_10BasicBlockEEC2EPKPKvS7_RKNS_14DebugEpochBaseE>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_:

0000000000000000 <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [sp, #16]
  20:	str	x9, [x8]
  24:	ldr	x9, [sp, #8]
  28:	str	x9, [x8, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_>
  34:	tbnz	w0, #0, 3c <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_+0x3c>
  38:	b	48 <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_+0x48>
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_>
  44:	b	50 <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_+0x50>
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImplC2EPKPKvS4_>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv:

0000000000000000 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	stur	x8, [x29, #-16]
  24:	b.cc	2c <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0x2c>  // b.lo, b.ul, b.last
  28:	b	4c <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0xff                  	// #255
  40:	adrp	x3, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldur	x8, [x29, #-16]
  50:	ldr	x9, [x8]
  54:	ldr	x10, [x8, #8]
  58:	mov	w11, #0x0                   	// #0
  5c:	cmp	x9, x10
  60:	stur	w11, [x29, #-20]
  64:	b.eq	cc <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0xcc>  // b.none
  68:	ldur	x8, [x29, #-16]
  6c:	ldr	x9, [x8]
  70:	mov	x10, #0xfffffffffffffff8    	// #-8
  74:	add	x9, x9, x10
  78:	ldr	x9, [x9]
  7c:	str	x9, [sp, #16]
  80:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv>
  84:	mov	w11, #0x1                   	// #1
  88:	ldr	x8, [sp, #16]
  8c:	cmp	x8, x0
  90:	str	w11, [sp, #12]
  94:	b.eq	c4 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0xc4>  // b.none
  98:	ldur	x8, [x29, #-16]
  9c:	ldr	x9, [x8]
  a0:	mov	x10, #0xfffffffffffffff8    	// #-8
  a4:	add	x9, x9, x10
  a8:	ldr	x9, [x9]
  ac:	str	x9, [sp]
  b0:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv>
  b4:	ldr	x8, [sp]
  b8:	cmp	x8, x0
  bc:	cset	w11, eq  // eq = none
  c0:	str	w11, [sp, #12]
  c4:	ldr	w8, [sp, #12]
  c8:	stur	w8, [x29, #-20]
  cc:	ldur	w8, [x29, #-20]
  d0:	tbnz	w8, #0, d8 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0xd8>
  d4:	b	f0 <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0xf0>
  d8:	ldur	x8, [x29, #-16]
  dc:	ldr	x9, [x8]
  e0:	mov	x10, #0xfffffffffffffff8    	// #-8
  e4:	add	x9, x9, x10
  e8:	str	x9, [x8]
  ec:	b	4c <_ZN4llvm23SmallPtrSetIteratorImpl17RetreatIfNotValidEv+0x4c>
  f0:	ldp	x29, x30, [sp, #48]
  f4:	add	sp, sp, #0x40
  f8:	ret

Disassembly of section .text._ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv:

0000000000000000 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	stur	x8, [x29, #-16]
  24:	b.hi	2c <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x2c>  // b.pmore
  28:	b	4c <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0xf8                  	// #248
  40:	adrp	x3, 0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldur	x8, [x29, #-16]
  50:	ldr	x9, [x8]
  54:	ldr	x10, [x8, #8]
  58:	mov	w11, #0x0                   	// #0
  5c:	cmp	x9, x10
  60:	stur	w11, [x29, #-20]
  64:	b.eq	bc <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0xbc>  // b.none
  68:	ldur	x8, [x29, #-16]
  6c:	ldr	x9, [x8]
  70:	ldr	x9, [x9]
  74:	str	x9, [sp, #16]
  78:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  7c:	mov	w10, #0x1                   	// #1
  80:	ldr	x8, [sp, #16]
  84:	cmp	x8, x0
  88:	str	w10, [sp, #12]
  8c:	b.eq	b4 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0xb4>  // b.none
  90:	ldur	x8, [x29, #-16]
  94:	ldr	x9, [x8]
  98:	ldr	x9, [x9]
  9c:	str	x9, [sp]
  a0:	bl	0 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv>
  a4:	ldr	x8, [sp]
  a8:	cmp	x8, x0
  ac:	cset	w10, eq  // eq = none
  b0:	str	w10, [sp, #12]
  b4:	ldr	w8, [sp, #12]
  b8:	stur	w8, [x29, #-20]
  bc:	ldur	w8, [x29, #-20]
  c0:	tbnz	w8, #0, c8 <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0xc8>
  c4:	b	dc <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0xdc>
  c8:	ldur	x8, [x29, #-16]
  cc:	ldr	x9, [x8]
  d0:	add	x9, x9, #0x8
  d4:	str	x9, [x8]
  d8:	b	4c <_ZN4llvm23SmallPtrSetIteratorImpl17AdvanceIfNotValidEv+0x4c>
  dc:	ldp	x29, x30, [sp, #48]
  e0:	add	sp, sp, #0x40
  e4:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBase14getEmptyMarkerEv:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBase14getEmptyMarkerEv>:
   0:	mov	x8, #0xffffffffffffffff    	// #-1
   4:	mov	x0, x8
   8:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBase18getTombstoneMarkerEv:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBase18getTombstoneMarkerEv>:
   0:	mov	x8, #0xfffffffffffffffe    	// #-2
   4:	mov	x0, x8
   8:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_10BasicBlockEE16getAsVoidPointerES2_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_10BasicBlockEE16getAsVoidPointerES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3UseEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm3Use7getNextEv:

0000000000000000 <_ZNK4llvm3Use7getNextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_8CallInstEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8CallInstEPNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8CallInstEPNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8CallInstENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_5ValueEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8CallInstENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8CallInstENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8CallInstENS_5ValueEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8CallInst7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm8CallInst7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8CallInst7classofEPKNS_5ValueE>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm8CallInst7classofEPKNS_5ValueE+0x2c>
  28:	b	3c <_ZN4llvm8CallInst7classofEPKNS_5ValueE+0x3c>
  2c:	ldr	x0, [sp, #8]
  30:	bl	0 <_ZN4llvm8CallInst7classofEPKNS_5ValueE>
  34:	bl	0 <_ZN4llvm8CallInst7classofEPKNS_5ValueE>
  38:	str	w0, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	and	w0, w8, #0x1
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8CallInst7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst7classofEPKNS_11InstructionE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallInst7classofEPKNS_11InstructionE>
  18:	cmp	w0, #0x38
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x18
  1c:	cset	w8, cs  // cs = hs, nlast
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm11Instruction9getOpcodeEv:

0000000000000000 <_ZNK4llvm11Instruction9getOpcodeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction9getOpcodeEv>
  18:	subs	w0, w0, #0x18
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8CallInstEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8CallInstEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	cbz	x8, 38 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x38>
  18:	add	x0, sp, #0x8
  1c:	bl	0 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  20:	tbnz	w0, #0, 28 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x28>
  24:	b	38 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x38>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  30:	str	x0, [sp]
  34:	b	40 <_ZN4llvm16dyn_cast_or_nullINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZNK4llvm8CallBase16getCalledOperandEv:

0000000000000000 <_ZNK4llvm8CallBase16getCalledOperandEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase16getCalledOperandEv>
  18:	bl	0 <_ZNK4llvm8CallBase16getCalledOperandEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3isaINS_8FunctionEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8FunctionEPNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8FunctionEPNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8FunctionENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEKPNS_5ValueEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8FunctionEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8FunctionEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8FunctionENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8FunctionENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8FunctionENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x0
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8FunctionEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8FunctionEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv:

0000000000000000 <_ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3UsecvPNS_5ValueEEv:

0000000000000000 <_ZNK4llvm3UsecvPNS_5ValueEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_:

0000000000000000 <_ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_>
  18:	mov	x8, #0xffffffffffffffe8    	// #-24
  1c:	add	x0, x0, x8
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE6op_endEPS1_:

0000000000000000 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE6op_endEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIN4llvm13IRBuilderBase11InsertPointEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm13IRBuilderBase11InsertPointEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm5ValueEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm5ValueEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm5ValueEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm5ValueEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3Use14removeFromListEv:

0000000000000000 <_ZN4llvm3Use14removeFromListEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x0, x8, #0x10
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm3Use14removeFromListEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #8]
  28:	ldr	x9, [x8, #8]
  2c:	ldr	x10, [sp, #16]
  30:	str	x9, [x10]
  34:	ldr	x9, [x8, #8]
  38:	cbz	x9, 4c <_ZN4llvm3Use14removeFromListEv+0x4c>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x0, [x8, #8]
  44:	ldr	x1, [sp, #16]
  48:	bl	0 <_ZN4llvm3Use14removeFromListEv>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5Value6addUseERNS_3UseE:

0000000000000000 <_ZN4llvm5Value6addUseERNS_3UseE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [sp]
  1c:	add	x1, x8, #0x8
  20:	bl	0 <_ZN4llvm5Value6addUseERNS_3UseE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3Use7setPrevEPPS0_:

0000000000000000 <_ZN4llvm3Use7setPrevEPPS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm3Use7setPrevEPPS0_>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	and	x8, x8, #0xfffffffffffffffc
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm3Use17PrevPointerTraits18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm3Use17PrevPointerTraits18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldr	x1, [sp, #16]
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x3
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x3
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm3Use17PrevPointerTraits16getAsVoidPointerEPPS0_:

0000000000000000 <_ZN4llvm3Use17PrevPointerTraits16getAsVoidPointerEPPS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3Use9addToListEPPS0_:

0000000000000000 <_ZN4llvm3Use9addToListEPPS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8, #8]
  24:	ldr	x9, [x8, #8]
  28:	str	x8, [sp, #8]
  2c:	cbz	x9, 40 <_ZN4llvm3Use9addToListEPPS0_+0x40>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x0, [x8, #8]
  38:	add	x1, x8, #0x8
  3c:	bl	0 <_ZN4llvm3Use9addToListEPPS0_>
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm3Use9addToListEPPS0_>
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [sp, #8]
  54:	str	x9, [x8]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3UseELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3UseEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3UseEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3UseEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_3UseEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3UseEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3UseEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3UseEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3UseEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5Value23materialized_user_beginEv:

0000000000000000 <_ZN4llvm5Value23materialized_user_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9, #8]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvm5Value23materialized_user_beginEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv:

0000000000000000 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Value18user_iterator_implINS_4UserEEdeEv>
  18:	bl	0 <_ZNK4llvm3Use7getUserEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm5Value18user_iterator_implINS_4UserEEC2EPNS_3UseE:

0000000000000000 <_ZN4llvm5Value18user_iterator_implINS_4UserEEC2EPNS_3UseE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm5Value18user_iterator_implINS_4UserEEC2EPNS_3UseE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm5Value17use_iterator_implINS_3UseEEptEv:

0000000000000000 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Value17use_iterator_implINS_3UseEEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8CallBase8op_beginEv:

0000000000000000 <_ZN4llvm8CallBase8op_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallBase8op_beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_>
  20:	mov	w8, w0
  24:	ubfx	x8, x8, #0, #32
  28:	mov	x9, #0x18                  	// #24
  2c:	mneg	x8, x8, x9
  30:	ldr	x9, [sp]
  34:	add	x0, x9, x8
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm4User14getNumOperandsEv:

0000000000000000 <_ZNK4llvm4User14getNumOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #20]
  10:	and	w0, w9, #0xfffffff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8CallBase17data_operands_endEv:

0000000000000000 <_ZN4llvm8CallBase17data_operands_endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm8CallBase17data_operands_endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm8CallBase17data_operands_endEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x18                  	// #24
  3c:	mneg	x8, x8, x9
  40:	ldr	x9, [sp, #8]
  44:	add	x8, x9, x8
  48:	mov	x10, #0xffffffffffffffe8    	// #-24
  4c:	add	x0, x8, x10
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm8CallBase25getNumTotalBundleOperandsEv:

0000000000000000 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	ldur	x8, [x29, #-16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>
  20:	tbnz	w0, #0, 2c <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv+0x2c>
  24:	stur	wzr, [x29, #-4]
  28:	b	a4 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv+0xa4>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>
  34:	stur	w0, [x29, #-20]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>
  40:	str	w0, [sp, #24]
  44:	ldur	w8, [x29, #-20]
  48:	ldr	w9, [sp, #24]
  4c:	mov	w10, #0x0                   	// #0
  50:	cmp	w8, w9
  54:	str	w10, [sp, #12]
  58:	b.hi	64 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv+0x64>  // b.pmore
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp, #12]
  64:	ldr	w8, [sp, #12]
  68:	tbnz	w8, #0, 70 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv+0x70>
  6c:	b	74 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv+0x74>
  70:	b	94 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv+0x94>
  74:	adrp	x0, 0 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>
  78:	add	x0, x0, #0x0
  7c:	adrp	x1, 0 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>
  80:	add	x1, x1, #0x0
  84:	mov	w2, #0x710                 	// #1808
  88:	adrp	x3, 0 <_ZNK4llvm8CallBase25getNumTotalBundleOperandsEv>
  8c:	add	x3, x3, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldr	w8, [sp, #24]
  98:	ldur	w9, [x29, #-20]
  9c:	subs	w8, w8, w9
  a0:	stur	w8, [x29, #-4]
  a4:	ldur	w0, [x29, #-4]
  a8:	ldp	x29, x30, [sp, #48]
  ac:	add	sp, sp, #0x40
  b0:	ret

Disassembly of section .text._ZN4llvm8CallBase6op_endEv:

0000000000000000 <_ZN4llvm8CallBase6op_endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallBase6op_endEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv:

0000000000000000 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv>
  20:	cmp	w0, #0x5
  24:	str	w0, [sp, #4]
  28:	b.eq	60 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x60>  // b.none
  2c:	b	30 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x30>
  30:	ldr	w8, [sp, #4]
  34:	cmp	w8, #0xb
  38:	b.eq	6c <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x6c>  // b.none
  3c:	b	40 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x40>
  40:	ldr	w8, [sp, #4]
  44:	cmp	w8, #0x38
  48:	cset	w9, eq  // eq = none
  4c:	eor	w9, w9, #0x1
  50:	tbnz	w9, #0, 7c <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x7c>
  54:	b	58 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x58>
  58:	stur	wzr, [x29, #-4]
  5c:	b	94 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x94>
  60:	mov	w8, #0x2                   	// #2
  64:	stur	w8, [x29, #-4]
  68:	b	94 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x94>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm8CallBase34getNumSubclassExtraOperandsDynamicEv>
  74:	stur	w0, [x29, #-4]
  78:	b	94 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv+0x94>
  7c:	adrp	x0, 0 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv>
  80:	add	x0, x0, #0x0
  84:	adrp	x1, 0 <_ZNK4llvm8CallBase27getNumSubclassExtraOperandsEv>
  88:	add	x1, x1, #0x0
  8c:	mov	w2, #0x46a                 	// #1130
  90:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  94:	ldur	w0, [x29, #-4]
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm8CallBase17hasOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase17hasOperandBundlesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase17hasOperandBundlesEv>
  18:	cmp	w0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm8CallBase27getBundleOperandsStartIndexEv:

0000000000000000 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv+0x30>
  2c:	b	38 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv+0x44>
  40:	b	48 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv+0x48>
  44:	b	68 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x6ed                 	// #1773
  5c:	adrp	x3, 0 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZNK4llvm8CallBase27getBundleOperandsStartIndexEv>
  70:	ldr	w0, [x0, #8]
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm8CallBase25getBundleOperandsEndIndexEv:

0000000000000000 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv+0x30>
  2c:	b	38 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv+0x44>
  40:	b	48 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv+0x48>
  44:	b	68 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x6f3                 	// #1779
  5c:	adrp	x3, 0 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZNK4llvm8CallBase25getBundleOperandsEndIndexEv>
  70:	ldur	w0, [x0, #-4]
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm8CallBase20getNumOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_:

0000000000000000 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm8CallBase20bundle_op_info_beginEv:

0000000000000000 <_ZNK4llvm8CallBase20bundle_op_info_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	x8, [sp]
  18:	ldr	x0, [sp]
  1c:	bl	0 <_ZNK4llvm8CallBase20bundle_op_info_beginEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm8CallBase18bundle_op_info_endEv:

0000000000000000 <_ZNK4llvm8CallBase18bundle_op_info_endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	x8, [sp]
  18:	ldr	x0, [sp]
  1c:	bl	0 <_ZNK4llvm8CallBase18bundle_op_info_endEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x10                  	// #16
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E17iterator_categoryERKS6_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm8CallBase20bundle_op_info_beginEv:

0000000000000000 <_ZN4llvm8CallBase20bundle_op_info_beginEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	ldur	x8, [x29, #-16]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8CallBase20bundle_op_info_beginEv>
  20:	tbnz	w0, #0, 30 <_ZN4llvm8CallBase20bundle_op_info_beginEv+0x30>
  24:	mov	x8, xzr
  28:	stur	x8, [x29, #-8]
  2c:	b	58 <_ZN4llvm8CallBase20bundle_op_info_beginEv+0x58>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  38:	add	x8, sp, #0x8
  3c:	str	x0, [sp, #8]
  40:	str	x1, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm8CallBase20bundle_op_info_beginEv>
  4c:	str	x0, [sp, #24]
  50:	ldr	x8, [sp, #24]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasDescriptorEv:

0000000000000000 <_ZNK4llvm8CallBase13hasDescriptorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #20]
  10:	lsr	w9, w9, #31
  14:	cmp	w9, #0x0
  18:	cset	w9, ne  // ne = any
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE5beginEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15MutableArrayRefIhE5beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15MutableArrayRefIhE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallBase18bundle_op_info_endEv:

0000000000000000 <_ZN4llvm8CallBase18bundle_op_info_endEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	ldur	x8, [x29, #-16]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8CallBase18bundle_op_info_endEv>
  20:	tbnz	w0, #0, 30 <_ZN4llvm8CallBase18bundle_op_info_endEv+0x30>
  24:	mov	x8, xzr
  28:	stur	x8, [x29, #-8]
  2c:	b	58 <_ZN4llvm8CallBase18bundle_op_info_endEv+0x58>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  38:	add	x8, sp, #0x8
  3c:	str	x0, [sp, #8]
  40:	str	x1, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm8CallBase18bundle_op_info_endEv>
  4c:	str	x0, [sp, #24]
  50:	ldr	x8, [sp, #24]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE3endEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm15MutableArrayRefIhE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm15MutableArrayRefIhE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7MDTuple3getERNS_11LLVMContextENS_8ArrayRefIPNS_8MetadataEEE:

0000000000000000 <_ZN4llvm7MDTuple3getERNS_11LLVMContextENS_8ArrayRefIPNS_8MetadataEEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	str	x0, [sp, #24]
  1c:	ldr	x0, [sp, #24]
  20:	ldur	q0, [x29, #-16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	w3, w8
  34:	mov	w8, #0x1                   	// #1
  38:	and	w4, w8, #0x1
  3c:	bl	0 <_ZN4llvm7MDTuple7getImplERNS_11LLVMContextENS_8ArrayRefIPNS_8MetadataEEENS4_11StorageTypeEb>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm8Function18CheckLazyArgumentsEv:

0000000000000000 <_ZNK4llvm8Function18CheckLazyArgumentsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm8Function18CheckLazyArgumentsEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm8Function18CheckLazyArgumentsEv+0x28>
  24:	b	30 <_ZNK4llvm8Function18CheckLazyArgumentsEv+0x30>
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZNK4llvm8Function18BuildLazyArgumentsEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm8Function16hasLazyArgumentsEv:

0000000000000000 <_ZNK4llvm8Function16hasLazyArgumentsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8Function16hasLazyArgumentsEv>
  18:	and	w8, w0, #0xffff
  1c:	tst	w8, #0x1
  20:	cset	w8, ne  // ne = any
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm5Value24getSubclassDataFromValueEv:

0000000000000000 <_ZNK4llvm5Value24getSubclassDataFromValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #18]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12simple_ilistINS_11InstructionEJEE4sizeEv:

0000000000000000 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE4sizeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE4sizeEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE4sizeEv>
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE4sizeEv>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt8distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_:

0000000000000000 <_ZSt8distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	str	x9, [sp, #24]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt8distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_>
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	ldrb	w2, [sp, #15]
  3c:	bl	0 <_ZSt8distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm12simple_ilistINS_11InstructionEJEE5beginEv:

0000000000000000 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm12simple_ilistINS_11InstructionEJEE3endEv:

0000000000000000 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNK4llvm12simple_ilistINS_11InstructionEJEE3endEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag:

0000000000000000 <_ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	strb	w2, [sp, #15]
  18:	str	xzr, [sp]
  1c:	sub	x0, x29, #0x8
  20:	add	x1, sp, #0x10
  24:	bl	0 <_ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag>
  28:	tbnz	w0, #0, 30 <_ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag+0x30>
  2c:	b	48 <_ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag+0x48>
  30:	sub	x0, x29, #0x8
  34:	bl	0 <_ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag>
  38:	ldr	x8, [sp]
  3c:	add	x8, x8, #0x1
  40:	str	x8, [sp]
  44:	b	1c <_ZSt10__distanceIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E15difference_typeES8_S8_St18input_iterator_tag+0x1c>
  48:	ldr	x0, [sp]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E17iterator_categoryERKS8_:

0000000000000000 <_ZSt19__iterator_categoryIN4llvm14ilist_iteratorINS0_12ilist_detail12node_optionsINS0_11InstructionELb1ELb0EvEELb0ELb1EEEENSt15iterator_traitsIT_E17iterator_categoryERKS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZNK4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEC2ERKNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb1EEC2ERKNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm8DenseSetIPNS_5ValueENS_12DenseMapInfoIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseSetIPNS_5ValueENS_12DenseMapInfoIS2_EEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DenseSetIPNS_5ValueENS_12DenseMapInfoIS2_EEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm5ValueEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm5ValueEEEvT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEED2Ev:

0000000000000000 <_ZNSaIPN4llvm5ValueEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm5ValueEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_5ValueENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_ED2Ev:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_5ValueENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_5ValueENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x0, [x8, #8]
  30:	ldr	w10, [x8, #24]
  34:	mov	w9, w10
  38:	ldr	x11, [sp, #16]
  3c:	mul	x1, x11, x9
  40:	mov	x2, x11
  44:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>
  48:	ldr	x0, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x28>
  24:	b	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0xb0>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  2c:	stur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  40:	str	x0, [sp, #16]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  4c:	str	x0, [sp, #8]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [sp, #8]
  58:	cmp	x8, x9
  5c:	b.eq	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0xb0>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldur	x1, [x29, #-16]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  74:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x98>
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #24]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  8c:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x98>
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  a0:	ldr	x8, [sp, #16]
  a4:	add	x8, x8, #0x8
  a8:	str	x8, [sp, #16]
  ac:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x50>
  b0:	ldp	x29, x30, [sp, #48]
  b4:	add	sp, sp, #0x40
  b8:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_5ValueENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_5ValueEE7isEqualEPKS1_S5_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_5ValueEE7isEqualEPKS1_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_5ValueEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_5ValueEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_5ValueEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_5ValueEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffffe    	// #-2
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm9SetVectorIPNS_10BasicBlockESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev:

0000000000000000 <_ZN4llvm9SetVectorIPNS_10BasicBlockESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm9SetVectorIPNS_10BasicBlockESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm9SetVectorIPNS_10BasicBlockESt6vectorIS2_SaIS2_EENS_8DenseSetIS2_NS_12DenseMapInfoIS2_EEEEED2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm10BasicBlockESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm10BasicBlockESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm10BasicBlockESaIS2_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIPN4llvm10BasicBlockESaIS2_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm10BasicBlockESaIS2_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm8DenseSetIPNS_10BasicBlockENS_12DenseMapInfoIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseSetIPNS_10BasicBlockENS_12DenseMapInfoIS2_EEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DenseSetIPNS_10BasicBlockENS_12DenseMapInfoIS2_EEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm10BasicBlockES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPN4llvm10BasicBlockES2_EvT_S4_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPPN4llvm10BasicBlockES2_EvT_S4_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm10BasicBlockEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPPN4llvm10BasicBlockEEvT_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPPN4llvm10BasicBlockEEvT_S4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm10BasicBlockEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm10BasicBlockEEEvT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE13_M_deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE13_M_deallocateEPS2_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE13_M_deallocateEPS2_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm10BasicBlockESaIS2_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm10BasicBlockEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm10BasicBlockEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm10BasicBlockEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm10BasicBlockEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm10BasicBlockEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaIPN4llvm10BasicBlockEED2Ev:

0000000000000000 <_ZNSaIPN4llvm10BasicBlockEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm10BasicBlockEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm10BasicBlockEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm10BasicBlockEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetImplIPNS_10BasicBlockENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_ED2Ev:

0000000000000000 <_ZN4llvm6detail12DenseSetImplIPNS_10BasicBlockENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm6detail12DenseSetImplIPNS_10BasicBlockENS_8DenseMapIS3_NS0_13DenseSetEmptyENS_12DenseMapInfoIS3_EENS0_12DenseSetPairIS3_EEEES7_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x0, [x8, #8]
  30:	ldr	w10, [x8, #24]
  34:	mov	w9, w10
  38:	ldr	x11, [sp, #16]
  3c:	mul	x1, x11, x9
  40:	mov	x2, x11
  44:	bl	0 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>
  48:	ldr	x0, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEED2Ev>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x28>
  24:	b	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0xb0>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  2c:	stur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  40:	str	x0, [sp, #16]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  4c:	str	x0, [sp, #8]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [sp, #8]
  58:	cmp	x8, x9
  5c:	b.eq	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0xb0>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldur	x1, [x29, #-16]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  74:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x98>
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #24]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  8c:	tbnz	w0, #0, 98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x98>
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv>
  a0:	ldr	x8, [sp, #16]
  a4:	add	x8, x8, #0x8
  a8:	str	x8, [sp, #16]
  ac:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10destroyAllEv+0x50>
  b0:	ldp	x29, x30, [sp, #48]
  b4:	add	sp, sp, #0x40
  b8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS3_EENS4_12DenseSetPairIS3_EEEES3_S5_S7_S9_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x8                   	// #8
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_10BasicBlockEE7isEqualEPKS1_S5_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_10BasicBlockEE7isEqualEPKS1_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_10BasicBlockEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_10BasicBlockEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseSetPairIPNS_10BasicBlockEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseSetPairIPNS_10BasicBlockEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_10BasicBlockEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_10BasicBlockEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_10BasicBlockEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_10BasicBlockEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffffe    	// #-2
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_10BasicBlockENS_6detail13DenseSetEmptyENS_12DenseMapInfoIS2_EENS3_12DenseSetPairIS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x28                  	// #40
  10:	mov	x2, #0x8                   	// #8
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_10AllocaInstELj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_10AllocaInstELj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_10AllocaInstELj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_10AllocaInstELj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_10AllocaInstELj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_10AllocaInstELj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv+0x28>
  24:	b	b4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv+0xb4>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  2c:	stur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  40:	str	x0, [sp, #16]
  44:	ldr	x0, [sp]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  4c:	str	x0, [sp, #8]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [sp, #8]
  58:	cmp	x8, x9
  5c:	b.eq	b4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv+0xb4>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  68:	ldr	x0, [x0]
  6c:	ldur	x1, [x29, #-16]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  74:	tbnz	w0, #0, 9c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv+0x9c>
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  80:	ldr	x0, [x0]
  84:	ldr	x1, [sp, #24]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  8c:	tbnz	w0, #0, 9c <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv+0x9c>
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  9c:	ldr	x0, [sp, #16]
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv>
  a4:	ldr	x8, [sp, #16]
  a8:	add	x8, x8, #0x28
  ac:	str	x8, [sp, #16]
  b0:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10destroyAllEv+0x50>
  b4:	ldp	x29, x30, [sp, #48]
  b8:	add	sp, sp, #0x40
  bc:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEENS7_IS3_EENS_6detail12DenseMapPairIS3_S9_EEEES3_S9_SA_SD_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x28                  	// #40
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS6_EEEEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIPNS_10BasicBlockENS_8DenseSetIPNS_5ValueENS_12DenseMapInfoIS5_EEEENS6_IS2_EENS_6detail12DenseMapPairIS2_S8_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_10AllocaInstELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10AllocaInstELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_10AllocaInstEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_10AllocaInstEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10AllocaInstEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_10AllocaInstEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10AllocaInstEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10AllocaInstEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEED2Ev:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10StructTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10StructTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10StructTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10StructTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10StructTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10StructType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10StructType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10StructType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xd
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE3endEv>
  30:	mov	x8, #0x28                  	// #40
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm2cl11initializerIbEC2ERKb:

0000000000000000 <_ZN4llvm2cl11initializerIbEC2ERKb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x8, 0 <_ZTVN4llvm2cl6OptionE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	mov	w9, #0x0                   	// #0
  1c:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
  20:	ldr	x10, [x10]
  24:	add	x11, sp, #0x18
  28:	stur	x0, [x29, #-8]
  2c:	stur	w1, [x29, #-12]
  30:	stur	w2, [x29, #-16]
  34:	ldur	x12, [x29, #-8]
  38:	str	x8, [x12]
  3c:	strh	w9, [x12, #8]
  40:	ldur	w13, [x29, #-12]
  44:	ldrh	w14, [x12, #10]
  48:	and	w13, w13, #0x7
  4c:	and	w14, w14, #0xfffffff8
  50:	orr	w13, w14, w13
  54:	strh	w13, [x12, #10]
  58:	ldrh	w13, [x12, #10]
  5c:	and	w13, w13, #0xffffffe7
  60:	strh	w13, [x12, #10]
  64:	ldur	w13, [x29, #-16]
  68:	ldrh	w14, [x12, #10]
  6c:	and	w13, w13, #0x3
  70:	lsl	w13, w13, #5
  74:	and	w14, w14, #0xffffff9f
  78:	orr	w13, w14, w13
  7c:	strh	w13, [x12, #10]
  80:	ldrh	w13, [x12, #10]
  84:	and	w13, w13, #0xfffffe7f
  88:	strh	w13, [x12, #10]
  8c:	ldrh	w13, [x12, #10]
  90:	and	w13, w13, #0xffffc1ff
  94:	strh	w13, [x12, #10]
  98:	ldrh	w13, [x12, #10]
  9c:	and	w13, w13, #0xffffbfff
  a0:	strh	w13, [x12, #10]
  a4:	strh	w9, [x12, #12]
  a8:	strh	w9, [x12, #14]
  ac:	add	x0, x12, #0x10
  b0:	str	x10, [sp, #16]
  b4:	str	x11, [sp, #8]
  b8:	str	x12, [sp]
  bc:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  c0:	ldr	x8, [sp]
  c4:	add	x0, x8, #0x20
  c8:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  cc:	ldr	x8, [sp]
  d0:	add	x0, x8, #0x30
  d4:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  d8:	ldr	x8, [sp]
  dc:	add	x0, x8, #0x40
  e0:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  e4:	ldr	x8, [sp]
  e8:	add	x0, x8, #0x58
  ec:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  f0:	ldr	x8, [sp]
  f4:	add	x0, x8, #0x40
  f8:	ldr	x10, [sp, #16]
  fc:	str	x10, [sp, #24]
 100:	ldr	x1, [sp, #8]
 104:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
 108:	ldp	x29, x30, [sp, #48]
 10c:	add	sp, sp, #0x40
 110:	ret

Disassembly of section .text._ZN4llvm2cl11opt_storageIbLb0ELb0EEC2Ev:

0000000000000000 <_ZN4llvm2cl11opt_storageIbLb0ELb0EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x0                   	// #0
  10:	add	x1, sp, #0x7
  14:	str	x0, [sp, #8]
  18:	ldr	x9, [sp, #8]
  1c:	strb	w8, [x9]
  20:	add	x0, x9, #0x8
  24:	strb	w8, [sp, #7]
  28:	bl	0 <_ZN4llvm2cl11opt_storageIbLb0ELb0EEC2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm2cl6parserIbEC2ERNS0_6OptionE:

0000000000000000 <_ZN4llvm2cl6parserIbEC2ERNS0_6OptionE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	str	x9, [sp]
  34:	bl	0 <_ZN4llvm2cl12basic_parserIbEC2ERNS0_6OptionE>
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp]
  40:	str	x8, [x9]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_:

0000000000000000 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>
  34:	tbnz	w0, #0, 3c <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_+0x3c>
  38:	b	74 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_+0x74>
  3c:	sub	x0, x29, #0x1
  40:	bl	0 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>
  58:	adrp	x8, 0 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>
  5c:	add	x8, x8, #0x0
  60:	ldr	x9, [sp, #16]
  64:	str	x8, [x9, #24]
  68:	adrp	x8, 0 <_ZNSt8functionIFvRKbEEC2IN4llvm2cl3optIbLb0ENS6_6parserIbEEEUlS1_E_EvvEET_>
  6c:	add	x8, x8, #0x0
  70:	str	x8, [x9, #16]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA40_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA40_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	str	x3, [sp, #32]
  20:	str	x4, [sp, #24]
  24:	ldur	x1, [x29, #-16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA40_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  30:	ldur	x2, [x29, #-8]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA40_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  40:	ldur	x0, [x29, #-8]
  44:	ldur	x1, [x29, #-24]
  48:	ldr	x2, [sp, #32]
  4c:	ldr	x3, [sp, #24]
  50:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA40_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_2cl14OptionCategoryELj1EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallPtrSetIPNS_2cl10SubCommandELj1EEC2Ev:

0000000000000000 <_ZN4llvm11SmallPtrSetIPNS_2cl10SubCommandELj1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w2, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	add	x1, x8, #0x28
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvm11SmallPtrSetIPNS_2cl10SubCommandELj1EEC2Ev>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPNS_2cl10SubCommandEEC2EPPKvj:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPNS_2cl10SubCommandEEC2EPPKvj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_2cl10SubCommandEEC2EPPKvj>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBaseC2EPPKvj:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj>
  28:	ldur	x8, [x29, #-16]
  2c:	ldr	x9, [sp, #16]
  30:	str	x8, [x9, #8]
  34:	ldur	x8, [x29, #-16]
  38:	str	x8, [x9, #16]
  3c:	ldur	w10, [x29, #-20]
  40:	str	w10, [x9, #24]
  44:	str	wzr, [x9, #28]
  48:	str	wzr, [x9, #32]
  4c:	ldur	w10, [x29, #-20]
  50:	mov	w11, #0x0                   	// #0
  54:	str	w11, [sp, #12]
  58:	cbz	w10, 80 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj+0x80>
  5c:	ldur	w8, [x29, #-20]
  60:	ldur	w9, [x29, #-20]
  64:	subs	w9, w9, #0x1
  68:	and	w8, w8, w9
  6c:	mov	w9, #0x0                   	// #0
  70:	str	w9, [sp, #12]
  74:	cbnz	w8, 80 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj+0x80>
  78:	mov	w8, #0x1                   	// #1
  7c:	str	w8, [sp, #12]
  80:	ldr	w8, [sp, #12]
  84:	tbnz	w8, #0, 8c <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj+0x8c>
  88:	b	90 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj+0x90>
  8c:	b	b0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj+0xb0>
  90:	adrp	x0, 0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj>
  94:	add	x0, x0, #0x0
  98:	adrp	x1, 0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj>
  9c:	add	x1, x1, #0x0
  a0:	mov	w2, #0x4e                  	// #78
  a4:	adrp	x3, 0 <_ZN4llvm19SmallPtrSetImplBaseC2EPPKvj>
  a8:	add	x3, x3, #0x0
  ac:	bl	0 <__assert_fail>
  b0:	ldp	x29, x30, [sp, #48]
  b4:	add	sp, sp, #0x40
  b8:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_2cl14OptionCategoryEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm2cl11OptionValueIbEC2ERKb:

0000000000000000 <_ZN4llvm2cl11OptionValueIbEC2ERKb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm2cl11OptionValueIbEC2ERKb>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	str	x8, [sp, #8]
  2c:	str	x9, [sp]
  30:	bl	0 <_ZN4llvm2cl11OptionValueIbEC2ERKb>
  34:	ldr	x8, [sp, #8]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9]
  40:	ldr	x1, [sp, #16]
  44:	mov	x0, x9
  48:	bl	0 <_ZN4llvm2cl11OptionValueIbEC2ERKb>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm2cl15OptionValueBaseIbLb0EEC2Ev:

0000000000000000 <_ZN4llvm2cl15OptionValueBaseIbLb0EEC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm2cl15OptionValueBaseIbLb0EEC2Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm2cl15OptionValueBaseIbLb0EEC2Ev>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [sp, #8]
  38:	str	x8, [x9]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm2cl15OptionValueCopyIbE8setValueERKb:

0000000000000000 <_ZN4llvm2cl15OptionValueCopyIbE8setValueERKb>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x1                   	// #1
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	strb	w8, [x9, #9]
  18:	ldr	x10, [sp]
  1c:	ldrb	w8, [x10]
  20:	and	w8, w8, #0x1
  24:	strb	w8, [x9, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	str	x1, [sp, #24]
  14:	ldur	x0, [x29, #-16]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>
  30:	tbnz	w0, #0, 44 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x44>
  34:	mov	w8, wzr
  38:	and	w8, w8, #0x1
  3c:	sturb	w8, [x29, #-1]
  40:	b	68 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x68>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>
  4c:	ldr	x8, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x8
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>
  60:	and	w9, w0, #0x1
  64:	sturb	w9, [x29, #-1]
  68:	ldurb	w8, [x29, #-1]
  6c:	and	w0, w8, #0x1
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZN4llvm2cl15OptionValueCopyIbEC2Ev:

0000000000000000 <_ZN4llvm2cl15OptionValueCopyIbEC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm2cl15OptionValueCopyIbEC2Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	mov	w9, #0x0                   	// #0
  1c:	stur	x0, [x29, #-8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	x0, x10
  28:	str	x8, [sp, #16]
  2c:	str	w9, [sp, #12]
  30:	str	x10, [sp]
  34:	bl	0 <_ZN4llvm2cl15OptionValueCopyIbEC2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x10, [sp]
  40:	str	x8, [x10]
  44:	ldr	w9, [sp, #12]
  48:	strb	w9, [x10, #9]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm2cl18GenericOptionValueC2Ev:

0000000000000000 <_ZN4llvm2cl18GenericOptionValueC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm2cl18GenericOptionValueE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x8, [x9]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE8hasValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE8hasValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #9]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKb:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKb>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	ldr	x8, [sp, #24]
  10:	ldrb	w9, [x8, #9]
  14:	mov	w10, #0x0                   	// #0
  18:	str	x8, [sp, #8]
  1c:	str	w10, [sp, #4]
  20:	tbnz	w9, #0, 28 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKb+0x28>
  24:	b	4c <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKb+0x4c>
  28:	ldr	x8, [sp, #8]
  2c:	ldrb	w9, [x8, #8]
  30:	and	w9, w9, #0x1
  34:	ldr	x10, [sp, #16]
  38:	ldrb	w11, [x10]
  3c:	and	w11, w11, #0x1
  40:	cmp	w9, w11
  44:	cset	w9, ne  // ne = any
  48:	str	w9, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	and	w0, w8, #0x1
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE8getValueEv:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #9]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	tbnz	w9, #0, 2c <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv+0x2c>
  28:	b	34 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv+0x40>
  3c:	b	44 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv+0x44>
  40:	b	64 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv+0x64>
  44:	adrp	x0, 0 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x23a                 	// #570
  58:	adrp	x3, 0 <_ZNK4llvm2cl15OptionValueCopyIbE8getValueEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x8, [sp, #16]
  68:	add	x0, x8, #0x8
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNSt14_Function_baseC2Ev:

0000000000000000 <_ZNSt14_Function_baseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9, #16]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE21_M_not_empty_functionIS9_EEbRKT_:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE21_M_not_empty_functionIS9_EEbRKT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, #0x1                   	// #1
   c:	and	w0, w8, #0x1
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_>
  28:	ldurb	w2, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt4moveIRN4llvm2cl3optIbLb0ENS1_6parserIbEEEUlRKbE_EEONSt16remove_referenceIT_E4typeEOSB_:

0000000000000000 <_ZSt4moveIRN4llvm2cl3optIbLb0ENS1_6parserIbEEEUlRKbE_EEONSt16remove_referenceIT_E4typeEOSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>
  2c:	ldr	x1, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x1
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	ldur	w8, [x29, #-20]
  1c:	cmp	w8, #0x1
  20:	str	w8, [sp, #20]
  24:	b.eq	4c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x4c>  // b.none
  28:	b	2c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x2c>
  2c:	ldr	w8, [sp, #20]
  30:	cmp	w8, #0x2
  34:	b.eq	70 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x70>  // b.none
  38:	b	3c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x3c>
  3c:	ldr	w8, [sp, #20]
  40:	cmp	w8, #0x3
  44:	b.eq	84 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x84>  // b.none
  48:	b	90 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>
  54:	ldur	x8, [x29, #-8]
  58:	str	x0, [sp, #8]
  5c:	mov	x0, x8
  60:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>
  64:	ldr	x8, [sp, #8]
  68:	str	x8, [x0]
  6c:	b	90 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
  70:	ldur	x0, [x29, #-8]
  74:	ldur	x1, [x29, #-16]
  78:	ldurb	w2, [x29, #-21]
  7c:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>
  80:	b	90 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0x90>
  84:	ldur	x0, [x29, #-8]
  88:	ldurb	w1, [x29, #-22]
  8c:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>
  90:	mov	w8, wzr
  94:	and	w0, w8, #0x1
  98:	ldp	x29, x30, [sp, #48]
  9c:	add	sp, sp, #0x40
  a0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w2, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>
  20:	ldr	x8, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE15_M_init_functorERSt9_Any_dataOS9_St17integral_constantIbLb1EE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE14_M_get_pointerERKSt9_Any_data:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE14_M_get_pointerERKSt9_Any_data>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE14_M_get_pointerERKSt9_Any_data>
  18:	str	x0, [sp]
  1c:	ldr	x0, [sp]
  20:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE14_M_get_pointerERKSt9_Any_data>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm2cl3optIbLb0ENS0_6parserIbEEEUlRKbE_clES6_:

0000000000000000 <_ZNK4llvm2cl3optIbLb0ENS0_6parserIbEEEUlRKbE_clES6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKbEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRKbEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt9_Any_data9_M_accessIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERKT_v:

0000000000000000 <_ZNKSt9_Any_data9_M_accessIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERKT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt9_Any_data9_M_accessIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERKT_v>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofIKN4llvm2cl3optIbLb0ENS1_6parserIbEEEUlRKbE_EEPT_RSA_:

0000000000000000 <_ZSt11__addressofIKN4llvm2cl3optIbLb0ENS1_6parserIbEEEUlRKbE_EEPT_RSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt9_Any_data9_M_accessEv:

0000000000000000 <_ZNKSt9_Any_data9_M_accessEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt9_Any_data9_M_accessIPN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERT_v:

0000000000000000 <_ZNSt9_Any_data9_M_accessIPN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt9_Any_data9_M_accessIPN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERT_v>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w2, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>
  20:	ldr	x8, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE8_M_cloneERSt9_Any_dataRKSB_St17integral_constantIbLb1EE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	sturb	w1, [x29, #-1]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_destroyERSt9_Any_dataSt17integral_constantIbLb1EE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt9_Any_data9_M_accessIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERT_v:

0000000000000000 <_ZNSt9_Any_data9_M_accessIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERT_v>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt9_Any_data9_M_accessIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EEERT_v>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm2cl10applicatorIA40_cE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvNS_9StringRefERT_:

0000000000000000 <_ZN4llvm2cl10applicatorIA40_cE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvNS_9StringRefERT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-8]
  14:	str	x2, [sp, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldur	q0, [x29, #-16]
  20:	str	q0, [sp]
  24:	ldr	x1, [sp]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  30:	ldp	x29, x30, [sp, #48]
  34:	add	sp, sp, #0x40
  38:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_12OptionHiddenEJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_12OptionHiddenEJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldr	x8, [sp, #16]
  20:	ldr	w0, [x8]
  24:	ldur	x1, [x29, #-8]
  28:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_12OptionHiddenEJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  2c:	ldur	x0, [x29, #-8]
  30:	ldr	x1, [sp, #8]
  34:	ldr	x2, [sp]
  38:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_12OptionHiddenEJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm2cl10applicatorINS0_12OptionHiddenEE3optES2_RNS0_6OptionE:

0000000000000000 <_ZN4llvm2cl10applicatorINS0_12OptionHiddenEE3optES2_RNS0_6OptionE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	stur	w0, [x29, #-4]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	ldur	w1, [x29, #-4]
  1c:	bl	0 <_ZN4llvm2cl10applicatorINS0_12OptionHiddenEE3optES2_RNS0_6OptionE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	ldur	x1, [x29, #-8]
  20:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  24:	ldur	x0, [x29, #-8]
  28:	ldr	x1, [sp, #8]
  2c:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_4descEJNS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm2cl6Option13setHiddenFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6Option13setHiddenFlagENS0_12OptionHiddenE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	ldrh	w10, [x8, #10]
  18:	and	w9, w9, #0x3
  1c:	lsl	w9, w9, #5
  20:	and	w10, w10, #0xffffff9f
  24:	orr	w9, w10, w9
  28:	strh	w9, [x8, #10]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm2cl10applicatorINS0_4descEE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvRKS2_RT_:

0000000000000000 <_ZN4llvm2cl10applicatorINS0_4descEE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvRKS2_RT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm2cl10applicatorINS0_4descEE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvRKS2_RT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_11initializerIbEEEEvPT_RKT0_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_11initializerIbEEEEvPT_RKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	ldr	x1, [sp, #8]
  1c:	bl	0 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEENS0_11initializerIbEEEEvPT_RKT0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm2cl4desc5applyERNS0_6OptionE:

0000000000000000 <_ZNK4llvm2cl4desc5applyERNS0_6OptionE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	ldr	q0, [x8]
  20:	str	q0, [sp]
  24:	ldr	x1, [sp]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZNK4llvm2cl4desc5applyERNS0_6OptionE>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm2cl6Option14setDescriptionENS_9StringRefE:

0000000000000000 <_ZN4llvm2cl6Option14setDescriptionENS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	str	x1, [sp, #16]
   8:	str	x2, [sp, #24]
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	q0, [sp, #16]
  18:	str	q0, [x8, #32]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm2cl10applicatorINS0_11initializerIbEEE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvRKS3_RT_:

0000000000000000 <_ZN4llvm2cl10applicatorINS0_11initializerIbEEE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvRKS3_RT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm2cl10applicatorINS0_11initializerIbEEE3optINS0_3optIbLb0ENS0_6parserIbEEEEEEvRKS3_RT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm2cl11initializerIbE5applyINS0_3optIbLb0ENS0_6parserIbEEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11initializerIbE5applyINS0_3optIbLb0ENS0_6parserIbEEEEEEvRT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [sp]
  1c:	ldr	x1, [x8]
  20:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEE15setInitialValueERKb>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm9AttributeEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm9AttributeEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm9AttributeEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm9AttributeEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIN4llvm9AttributeEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIN4llvm9AttributeEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm9AttributeEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm9AttributeEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm2cl11opt_storageIbLb0ELb0EE8getValueEv:

0000000000000000 <_ZNK4llvm2cl11opt_storageIbLb0ELb0EE8getValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8]
  10:	and	w0, w9, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17BitmaskEnumDetailorINS_3omp9IdentFlagEvEET_S4_S4_:

0000000000000000 <_ZN4llvm17BitmaskEnumDetailorINS_3omp9IdentFlagEvEET_S4_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	stur	w0, [x29, #-4]
  10:	str	w1, [sp, #8]
  14:	ldur	w0, [x29, #-4]
  18:	bl	0 <_ZN4llvm17BitmaskEnumDetailorINS_3omp9IdentFlagEvEET_S4_S4_>
  1c:	ldr	w8, [sp, #8]
  20:	str	w0, [sp, #4]
  24:	mov	w0, w8
  28:	bl	0 <_ZN4llvm17BitmaskEnumDetailorINS_3omp9IdentFlagEvEET_S4_S4_>
  2c:	ldr	w8, [sp, #4]
  30:	orr	w0, w8, w0
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_:

0000000000000000 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	w0, [x29, #-4]
  10:	ldur	w8, [x29, #-4]
  14:	stur	w8, [x29, #-8]
  18:	ldur	w8, [x29, #-8]
  1c:	cmp	w8, #0x0
  20:	cset	w8, lt  // lt = tstop
  24:	mov	w9, #0x0                   	// #0
  28:	stur	w9, [x29, #-12]
  2c:	tbnz	w8, #0, 38 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	stur	w8, [x29, #-12]
  38:	ldur	w8, [x29, #-12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0x44>
  40:	b	48 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0x48>
  44:	b	68 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0x68>
  48:	adrp	x0, 0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x5c                  	// #92
  5c:	adrp	x3, 0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	w8, [x29, #-8]
  6c:	str	w8, [sp, #16]
  70:	bl	0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  74:	mov	w8, #0x0                   	// #0
  78:	ldr	w9, [sp, #16]
  7c:	cmp	w9, w0
  80:	str	w8, [sp, #12]
  84:	b.gt	90 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0x90>
  88:	mov	w8, #0x1                   	// #1
  8c:	str	w8, [sp, #12]
  90:	ldr	w8, [sp, #12]
  94:	tbnz	w8, #0, 9c <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0x9c>
  98:	b	a0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0xa0>
  9c:	b	c0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_+0xc0>
  a0:	adrp	x0, 0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  a4:	add	x0, x0, #0x0
  a8:	adrp	x1, 0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  ac:	add	x1, x1, #0x0
  b0:	mov	w2, #0x5d                  	// #93
  b4:	adrp	x3, 0 <_ZN4llvm17BitmaskEnumDetail10UnderlyingINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeES5_>
  b8:	add	x3, x3, #0x0
  bc:	bl	0 <__assert_fail>
  c0:	ldur	w0, [x29, #-8]
  c4:	ldp	x29, x30, [sp, #32]
  c8:	add	sp, sp, #0x30
  cc:	ret

Disassembly of section .text._ZN4llvm17BitmaskEnumDetail4MaskINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeEv:

0000000000000000 <_ZN4llvm17BitmaskEnumDetail4MaskINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x0, #0x7fffffff            	// #2147483647
   c:	bl	0 <_ZN4llvm17BitmaskEnumDetail4MaskINS_3omp9IdentFlagEEENSt15underlying_typeIT_E4typeEv>
  10:	subs	x8, x0, #0x1
  14:	mov	w0, w8
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x2, sp, #0x20
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	ldur	x8, [x29, #-16]
  1c:	ldur	x1, [x29, #-24]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_>
  2c:	tbnz	w0, #0, 34 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_+0x34>
  30:	b	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_+0x40>
  34:	ldr	x8, [sp, #32]
  38:	stur	x8, [x29, #-8]
  3c:	b	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_+0x6c>
  40:	ldr	x1, [sp, #32]
  44:	ldur	x0, [x29, #-24]
  48:	str	x1, [sp, #16]
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_>
  50:	ldr	x8, [sp, #24]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16FindAndConstructEOS5_>
  68:	stur	x0, [x29, #-8]
  6c:	ldur	x0, [x29, #-8]
  70:	ldp	x29, x30, [sp, #64]
  74:	add	sp, sp, #0x50
  78:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIPN4llvm8ConstantEmEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRSt4pairIPN4llvm8ConstantEmEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPSC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPSC_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x2, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPSC_>
  2c:	mov	w9, #0x1                   	// #1
  30:	and	w9, w0, w9
  34:	strb	w9, [sp, #15]
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x10, [sp, #24]
  40:	str	x8, [x10]
  44:	ldrb	w9, [sp, #15]
  48:	and	w0, w9, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #24]
  28:	ldur	x3, [x29, #-16]
  2c:	str	x8, [sp, #16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_>
  34:	stur	x0, [x29, #-16]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_>
  40:	ldur	x8, [x29, #-16]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_>
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_>
  58:	ldur	x8, [x29, #-16]
  5c:	mov	x0, x8
  60:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16InsertIntoBucketIS5_JEEEPSC_SG_OT_DpOT0_>
  64:	ldr	x8, [sp, #16]
  68:	str	x8, [x0]
  6c:	ldur	x0, [x29, #-16]
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  28:	stur	x0, [x29, #-40]
  2c:	ldr	x0, [sp, #48]
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  34:	stur	w0, [x29, #-44]
  38:	ldur	w9, [x29, #-44]
  3c:	cbnz	w9, 5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x5c>
  40:	ldur	x8, [x29, #-32]
  44:	mov	x9, xzr
  48:	str	x9, [x8]
  4c:	mov	w10, wzr
  50:	and	w10, w10, #0x1
  54:	sturb	w10, [x29, #-1]
  58:	b	21c <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x21c>
  5c:	mov	x8, xzr
  60:	stur	x8, [x29, #-56]
  64:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  68:	sub	x8, x29, #0x48
  6c:	stur	x0, [x29, #-72]
  70:	stur	x1, [x29, #-64]
  74:	str	x8, [sp, #40]
  78:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  7c:	str	x0, [sp, #72]
  80:	str	x1, [sp, #80]
  84:	ldur	x0, [x29, #-24]
  88:	ldr	x1, [sp, #40]
  8c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  90:	mov	w9, #0x0                   	// #0
  94:	str	w9, [sp, #36]
  98:	tbnz	w0, #0, bc <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0xbc>
  9c:	ldur	x0, [x29, #-24]
  a0:	add	x1, sp, #0x48
  a4:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  a8:	mov	w8, #0x0                   	// #0
  ac:	str	w8, [sp, #36]
  b0:	tbnz	w0, #0, bc <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0xbc>
  b4:	mov	w8, #0x1                   	// #1
  b8:	str	w8, [sp, #36]
  bc:	ldr	w8, [sp, #36]
  c0:	tbnz	w8, #0, c8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0xc8>
  c4:	b	cc <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0xcc>
  c8:	b	ec <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0xec>
  cc:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  d0:	add	x0, x0, #0x0
  d4:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  d8:	add	x1, x1, #0x0
  dc:	mov	w2, #0x252                 	// #594
  e0:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  e4:	add	x3, x3, #0x0
  e8:	bl	0 <__assert_fail>
  ec:	ldur	x0, [x29, #-24]
  f0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
  f4:	ldur	w8, [x29, #-44]
  f8:	mov	w9, #0x1                   	// #1
  fc:	subs	w8, w8, #0x1
 100:	and	w8, w0, w8
 104:	str	w8, [sp, #68]
 108:	str	w9, [sp, #64]
 10c:	ldur	x8, [x29, #-40]
 110:	ldr	w9, [sp, #68]
 114:	mov	w10, w9
 118:	mov	x11, #0x18                  	// #24
 11c:	mul	x10, x11, x10
 120:	add	x8, x8, x10
 124:	str	x8, [sp, #56]
 128:	ldur	x0, [x29, #-24]
 12c:	ldr	x8, [sp, #56]
 130:	str	x0, [sp, #24]
 134:	mov	x0, x8
 138:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
 13c:	ldr	x8, [sp, #24]
 140:	str	x0, [sp, #16]
 144:	mov	x0, x8
 148:	ldr	x1, [sp, #16]
 14c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
 150:	tbnz	w0, #0, 158 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x158>
 154:	b	174 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x174>
 158:	ldr	x8, [sp, #56]
 15c:	ldur	x9, [x29, #-32]
 160:	str	x8, [x9]
 164:	mov	w10, #0x1                   	// #1
 168:	and	w10, w10, #0x1
 16c:	sturb	w10, [x29, #-1]
 170:	b	21c <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x21c>
 174:	ldr	x0, [sp, #56]
 178:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
 17c:	sub	x1, x29, #0x48
 180:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
 184:	tbnz	w0, #0, 18c <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x18c>
 188:	b	1c4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x1c4>
 18c:	ldur	x8, [x29, #-56]
 190:	cbz	x8, 1a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x1a0>
 194:	ldur	x8, [x29, #-56]
 198:	str	x8, [sp, #8]
 19c:	b	1a8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x1a8>
 1a0:	ldr	x8, [sp, #56]
 1a4:	str	x8, [sp, #8]
 1a8:	ldr	x8, [sp, #8]
 1ac:	ldur	x9, [x29, #-32]
 1b0:	str	x8, [x9]
 1b4:	mov	w10, wzr
 1b8:	and	w10, w10, #0x1
 1bc:	sturb	w10, [x29, #-1]
 1c0:	b	21c <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x21c>
 1c4:	ldr	x0, [sp, #56]
 1c8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
 1cc:	add	x1, sp, #0x48
 1d0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_>
 1d4:	tbnz	w0, #0, 1dc <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x1dc>
 1d8:	b	1ec <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x1ec>
 1dc:	ldur	x8, [x29, #-56]
 1e0:	cbnz	x8, 1ec <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x1ec>
 1e4:	ldr	x8, [sp, #56]
 1e8:	stur	x8, [x29, #-56]
 1ec:	ldr	w8, [sp, #64]
 1f0:	add	w9, w8, #0x1
 1f4:	str	w9, [sp, #64]
 1f8:	ldr	w9, [sp, #68]
 1fc:	add	w8, w9, w8
 200:	str	w8, [sp, #68]
 204:	ldur	w8, [x29, #-44]
 208:	subs	w8, w8, #0x1
 20c:	ldr	w9, [sp, #68]
 210:	and	w8, w9, w8
 214:	str	w8, [sp, #68]
 218:	b	10c <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15LookupBucketForIS5_EEbRKT_RPKSC_+0x10c>
 21c:	ldurb	w8, [x29, #-1]
 220:	and	w0, w8, #0x1
 224:	ldp	x29, x30, [sp, #160]
 228:	add	sp, sp, #0xb0
 22c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E11getEmptyKeyEv>
  10:	str	x0, [sp]
  14:	str	x1, [sp, #8]
  18:	ldr	x0, [sp]
  1c:	ldr	x1, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E15getTombstoneKeyEv>
  10:	str	x0, [sp]
  14:	str	x1, [sp, #8]
  18:	ldr	x0, [sp]
  1c:	ldr	x1, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE7isEqualERKS4_S7_:

0000000000000000 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE7isEqualERKS4_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldr	x8, [sp, #16]
  20:	ldr	x1, [x8]
  24:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE7isEqualERKS4_S7_>
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #12]
  30:	tbnz	w0, #0, 38 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE7isEqualERKS4_S7_+0x38>
  34:	b	50 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE7isEqualERKS4_S7_+0x50>
  38:	ldur	x8, [x29, #-8]
  3c:	add	x0, x8, #0x8
  40:	ldr	x8, [sp, #16]
  44:	add	x1, x8, #0x8
  48:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE7isEqualERKS4_S7_>
  4c:	str	w0, [sp, #12]
  50:	ldr	w8, [sp, #12]
  54:	and	w0, w8, #0x1
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E12getHashValueERKS5_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E12getHashValueERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E12getHashValueERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseMapPairISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableEE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseMapPairISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x0, sp, #0x18
  10:	add	x1, sp, #0x10
  14:	str	x0, [sp, #8]
  18:	str	x1, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE11getEmptyKeyEv>
  20:	str	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE11getEmptyKeyEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp, #8]
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE11getEmptyKeyEv>
  38:	stur	x0, [x29, #-16]
  3c:	stur	x1, [x29, #-8]
  40:	ldur	x0, [x29, #-16]
  44:	ldur	x1, [x29, #-8]
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt9make_pairIPN4llvm8ConstantEmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIPN4llvm8ConstantEmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIPN4llvm8ConstantEmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIPN4llvm8ConstantEmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIPN4llvm8ConstantEmESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_8ConstantEE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_8ConstantEE11getEmptyKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoImE11getEmptyKeyEv>:
   0:	mov	x0, #0xffffffffffffffff    	// #-1
   4:	ret

Disassembly of section .text._ZSt7forwardIPN4llvm8ConstantEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIPN4llvm8ConstantEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPN4llvm8ConstantEmEC2IS2_mLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPN4llvm8ConstantEmEC2IS2_mLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPN4llvm8ConstantEmEC2IS2_mLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPN4llvm8ConstantEmEC2IS2_mLb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x0, sp, #0x18
  10:	add	x1, sp, #0x10
  14:	str	x0, [sp, #8]
  18:	str	x1, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE15getTombstoneKeyEv>
  20:	str	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE15getTombstoneKeyEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp, #8]
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE15getTombstoneKeyEv>
  38:	stur	x0, [x29, #-16]
  3c:	stur	x1, [x29, #-8]
  40:	ldur	x0, [x29, #-16]
  44:	ldur	x1, [x29, #-8]
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_8ConstantEE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_8ConstantEE15getTombstoneKeyEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffffe    	// #-2
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoImE15getTombstoneKeyEv>:
   0:	mov	x0, #0xfffffffffffffffe    	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_8ConstantEE7isEqualEPKS1_S5_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_8ConstantEE7isEqualEPKS1_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE7isEqualERKmS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoImE7isEqualERKmS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE12getHashValueERKS4_:

0000000000000000 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE12getHashValueERKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0xffffffffffffffff    	// #-1
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	ldr	x0, [x9]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE12getHashValueERKS4_>
  24:	mov	w8, w0
  28:	ubfx	x8, x8, #0, #32
  2c:	ldur	x9, [x29, #-8]
  30:	add	x0, x9, #0x8
  34:	str	x8, [sp]
  38:	bl	0 <_ZN4llvm12DenseMapInfoISt4pairIPNS_8ConstantEmEE12getHashValueERKS4_>
  3c:	mov	w8, w0
  40:	ubfx	x8, x8, #0, #32
  44:	ldr	x9, [sp]
  48:	orr	x8, x8, x9, lsl #32
  4c:	str	x8, [sp, #16]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x10, [sp, #8]
  58:	eor	x8, x10, x8, lsl #32
  5c:	ldr	x11, [sp, #16]
  60:	add	x8, x11, x8
  64:	str	x8, [sp, #16]
  68:	ldr	x8, [sp, #16]
  6c:	ldr	x11, [sp, #16]
  70:	eor	x8, x11, x8, lsr #22
  74:	str	x8, [sp, #16]
  78:	ldr	x8, [sp, #16]
  7c:	eor	x8, x10, x8, lsl #13
  80:	ldr	x11, [sp, #16]
  84:	add	x8, x11, x8
  88:	str	x8, [sp, #16]
  8c:	ldr	x8, [sp, #16]
  90:	ldr	x11, [sp, #16]
  94:	eor	x8, x11, x8, lsr #8
  98:	str	x8, [sp, #16]
  9c:	ldr	x8, [sp, #16]
  a0:	ldr	x11, [sp, #16]
  a4:	add	x8, x11, x8, lsl #3
  a8:	str	x8, [sp, #16]
  ac:	ldr	x8, [sp, #16]
  b0:	ldr	x11, [sp, #16]
  b4:	eor	x8, x11, x8, lsr #15
  b8:	str	x8, [sp, #16]
  bc:	ldr	x8, [sp, #16]
  c0:	eor	x8, x10, x8, lsl #27
  c4:	ldr	x11, [sp, #16]
  c8:	add	x8, x11, x8
  cc:	str	x8, [sp, #16]
  d0:	ldr	x8, [sp, #16]
  d4:	ldr	x11, [sp, #16]
  d8:	eor	x8, x11, x8, lsr #31
  dc:	str	x8, [sp, #16]
  e0:	ldr	x8, [sp, #16]
  e4:	mov	w0, w8
  e8:	ldp	x29, x30, [sp, #32]
  ec:	add	sp, sp, #0x30
  f0:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIPNS_8ConstantEE12getHashValueEPKS1_:

0000000000000000 <_ZN4llvm12DenseMapInfoIPNS_8ConstantEE12getHashValueEPKS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	lsr	w9, w9, #9
  14:	eor	w0, w9, w8, lsr #4
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoImE12getHashValueERKm:

0000000000000000 <_ZN4llvm12DenseMapInfoImE12getHashValueERKm>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x25                  	// #37
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x9, [x9]
  14:	mul	x8, x9, x8
  18:	mov	w0, w8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	w8, #0x4                   	// #4
  10:	mov	w9, #0x3                   	// #3
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	ldur	x10, [x29, #-8]
  28:	mov	x0, x10
  2c:	str	w8, [sp, #36]
  30:	str	w9, [sp, #32]
  34:	str	x10, [sp, #24]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  44:	add	w8, w0, #0x1
  48:	stur	w8, [x29, #-36]
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  54:	stur	w0, [x29, #-40]
  58:	ldur	w8, [x29, #-36]
  5c:	ldr	w9, [sp, #36]
  60:	mul	w8, w8, w9
  64:	ldur	w11, [x29, #-40]
  68:	ldr	w12, [sp, #32]
  6c:	mul	w11, w11, w12
  70:	cmp	w8, w11
  74:	b.cc	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_+0xb0>  // b.lo, b.ul, b.last
  78:	ldur	w8, [x29, #-40]
  7c:	mov	w9, #0x2                   	// #2
  80:	mul	w1, w8, w9
  84:	ldr	x0, [sp, #24]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  8c:	ldur	x1, [x29, #-24]
  90:	ldr	x0, [sp, #24]
  94:	sub	x2, x29, #0x20
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  9c:	ldr	x10, [sp, #24]
  a0:	mov	x0, x10
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  a8:	stur	w0, [x29, #-40]
  ac:	b	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_+0x108>
  b0:	ldur	w8, [x29, #-40]
  b4:	ldur	w9, [x29, #-36]
  b8:	ldr	x0, [sp, #24]
  bc:	str	w8, [sp, #20]
  c0:	str	w9, [sp, #16]
  c4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  c8:	ldr	w8, [sp, #16]
  cc:	add	w9, w8, w0
  d0:	ldr	w10, [sp, #20]
  d4:	subs	w9, w10, w9
  d8:	ldur	w11, [x29, #-40]
  dc:	mov	w12, #0x8                   	// #8
  e0:	udiv	w11, w11, w12
  e4:	cmp	w9, w11
  e8:	b.hi	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_+0x108>  // b.pmore
  ec:	ldur	w1, [x29, #-40]
  f0:	ldr	x0, [sp, #24]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
  f8:	ldur	x1, [x29, #-24]
  fc:	ldr	x0, [sp, #24]
 100:	sub	x2, x29, #0x20
 104:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 108:	ldur	x8, [x29, #-32]
 10c:	cbz	x8, 114 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_+0x114>
 110:	b	134 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_+0x134>
 114:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 118:	add	x0, x0, #0x0
 11c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 120:	add	x1, x1, #0x0
 124:	mov	w2, #0x22f                 	// #559
 128:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 12c:	add	x3, x3, #0x0
 130:	bl	0 <__assert_fail>
 134:	ldr	x0, [sp, #24]
 138:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 140:	add	x8, sp, #0x28
 144:	str	x0, [sp, #40]
 148:	str	x1, [sp, #48]
 14c:	ldur	x0, [x29, #-32]
 150:	str	x8, [sp, #8]
 154:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 158:	ldr	x1, [sp, #8]
 15c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 160:	tbnz	w0, #0, 16c <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_+0x16c>
 164:	ldr	x0, [sp, #24]
 168:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E20InsertIntoBucketImplIS5_EEPSC_RKS5_RKT_SG_>
 16c:	ldur	x0, [x29, #-32]
 170:	ldp	x29, x30, [sp, #96]
 174:	add	sp, sp, #0x70
 178:	ret

Disassembly of section .text._ZSt7forwardISt4pairIPN4llvm8ConstantEmEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIPN4llvm8ConstantEmEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPN4llvm8ConstantEmEaSEOS3_:

0000000000000000 <_ZNSt4pairIPN4llvm8ConstantEmEaSEOS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt4pairIPN4llvm8ConstantEmEaSEOS3_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldr	x8, [sp, #16]
  34:	add	x0, x8, #0x8
  38:	bl	0 <_ZNSt4pairIPN4llvm8ConstantEmEaSEOS3_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp, #8]
  44:	str	x8, [x9, #8]
  48:	mov	x0, x9
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getNumEntriesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E4growEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E4growEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16getNumTombstonesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E19incrementNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E19incrementNumEntriesEv>
  20:	add	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E19incrementNumEntriesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E22decrementNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E22decrementNumTombstonesEv>
  20:	subs	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E22decrementNumTombstonesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x40                  	// #64
  10:	sub	x9, x29, #0x1c
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-8]
  1c:	stur	w1, [x29, #-12]
  20:	ldur	x11, [x29, #-8]
  24:	ldr	w12, [x11, #24]
  28:	stur	w12, [x29, #-16]
  2c:	ldr	x13, [x11, #8]
  30:	stur	x13, [x29, #-24]
  34:	stur	w8, [x29, #-28]
  38:	ldur	w8, [x29, #-12]
  3c:	subs	w8, w8, #0x1
  40:	mov	w13, w8
  44:	ubfx	x0, x13, #0, #32
  48:	str	x9, [sp, #24]
  4c:	str	x10, [sp, #16]
  50:	str	x11, [sp, #8]
  54:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  58:	str	w0, [sp, #32]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x1, [sp, #16]
  64:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  68:	ldr	w1, [x0]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  74:	ldr	x9, [sp, #8]
  78:	ldr	x10, [x9, #8]
  7c:	cbz	x10, 84 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj+0x84>
  80:	b	a4 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj+0xa4>
  84:	adrp	x0, 0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0x309                 	// #777
  98:	adrp	x3, 0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldur	x8, [x29, #-24]
  a8:	cbnz	x8, b8 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj+0xb8>
  ac:	ldr	x0, [sp, #8]
  b0:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  b4:	b	f8 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj+0xf8>
  b8:	ldur	x1, [x29, #-24]
  bc:	ldur	x8, [x29, #-24]
  c0:	ldur	w9, [x29, #-16]
  c4:	mov	w10, w9
  c8:	mov	x11, #0x18                  	// #24
  cc:	mul	x10, x11, x10
  d0:	add	x2, x8, x10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  dc:	ldur	x0, [x29, #-24]
  e0:	ldur	w9, [x29, #-16]
  e4:	mov	w8, w9
  e8:	mov	x10, #0x18                  	// #24
  ec:	mul	x1, x10, x8
  f0:	mov	x2, #0x8                   	// #8
  f4:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE4growEj>
  f8:	ldp	x29, x30, [sp, #64]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE15allocateBucketsEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w9, [sp, #12]
  1c:	str	w9, [x8, #24]
  20:	ldr	w9, [x8, #24]
  24:	str	x8, [sp]
  28:	cbnz	w9, 48 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE15allocateBucketsEj+0x48>
  2c:	mov	x8, xzr
  30:	ldr	x9, [sp]
  34:	str	x8, [x9, #8]
  38:	mov	w10, wzr
  3c:	and	w10, w10, #0x1
  40:	sturb	w10, [x29, #-1]
  44:	b	78 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE15allocateBucketsEj+0x78>
  48:	ldr	x8, [sp]
  4c:	ldr	w9, [x8, #24]
  50:	mov	w10, w9
  54:	mov	x11, #0x18                  	// #24
  58:	mul	x0, x11, x10
  5c:	mov	x1, #0x8                   	// #8
  60:	bl	0 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE15allocateBucketsEj>
  64:	ldr	x8, [sp]
  68:	str	x0, [x8, #8]
  6c:	mov	w9, #0x1                   	// #1
  70:	and	w9, w9, #0x1
  74:	sturb	w9, [x29, #-1]
  78:	ldurb	w8, [x29, #-1]
  7c:	and	w0, w8, #0x1
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x30
  88:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3maxIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	mov	w1, w8
  20:	str	w8, [sp, #20]
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  2c:	ldr	x0, [sp, #8]
  30:	ldr	w1, [sp, #20]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  40:	ldr	x9, [sp, #8]
  44:	str	w0, [sp, #4]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  50:	subs	w8, w0, #0x1
  54:	ldr	w10, [sp, #4]
  58:	and	w8, w10, w8
  5c:	mov	w11, #0x0                   	// #0
  60:	str	w11, [sp]
  64:	cbnz	w8, 70 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv+0x70>
  68:	mov	w8, #0x1                   	// #1
  6c:	str	w8, [sp]
  70:	ldr	w8, [sp]
  74:	tbnz	w8, #0, 7c <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv+0x7c>
  78:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv+0x80>
  7c:	b	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv+0xa0>
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  84:	add	x0, x0, #0x0
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  8c:	add	x1, x1, #0x0
  90:	mov	w2, #0x15c                 	// #348
  94:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  98:	add	x3, x3, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  a4:	stur	x0, [x29, #-24]
  a8:	stur	x1, [x29, #-16]
  ac:	ldr	x0, [sp, #8]
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  b4:	str	x0, [sp, #32]
  b8:	ldr	x0, [sp, #8]
  bc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  c0:	str	x0, [sp, #24]
  c4:	ldr	x8, [sp, #32]
  c8:	ldr	x9, [sp, #24]
  cc:	cmp	x8, x9
  d0:	b.eq	f4 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv+0xf4>  // b.none
  d4:	ldr	x0, [sp, #32]
  d8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv>
  dc:	ldur	q0, [x29, #-24]
  e0:	str	q0, [x0]
  e4:	ldr	x8, [sp, #32]
  e8:	add	x8, x8, #0x18
  ec:	str	x8, [sp, #32]
  f0:	b	c4 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E9initEmptyEv+0xc4>
  f4:	ldp	x29, x30, [sp, #64]
  f8:	add	sp, sp, #0x50
  fc:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  2c:	stur	x0, [x29, #-40]
  30:	stur	x1, [x29, #-32]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  38:	stur	x0, [x29, #-56]
  3c:	stur	x1, [x29, #-48]
  40:	ldur	x8, [x29, #-16]
  44:	str	x8, [sp, #64]
  48:	ldur	x8, [x29, #-24]
  4c:	str	x8, [sp, #56]
  50:	ldr	x8, [sp, #64]
  54:	ldr	x9, [sp, #56]
  58:	cmp	x8, x9
  5c:	b.eq	170 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0x170>  // b.none
  60:	ldr	x0, [sp, #64]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  68:	sub	x1, x29, #0x28
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  70:	tbnz	w0, #0, 158 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0x158>
  74:	ldr	x0, [sp, #64]
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  7c:	sub	x1, x29, #0x38
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  84:	tbnz	w0, #0, 158 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0x158>
  88:	ldr	x0, [sp, #64]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  90:	ldr	x8, [sp, #32]
  94:	str	x0, [sp, #24]
  98:	mov	x0, x8
  9c:	ldr	x1, [sp, #24]
  a0:	add	x2, sp, #0x30
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  a8:	and	w9, w0, #0x1
  ac:	strb	w9, [sp, #47]
  b0:	ldrb	w9, [sp, #47]
  b4:	mov	w10, #0x0                   	// #0
  b8:	str	w10, [sp, #20]
  bc:	tbnz	w9, #0, c8 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0xc8>
  c0:	mov	w8, #0x1                   	// #1
  c4:	str	w8, [sp, #20]
  c8:	ldr	w8, [sp, #20]
  cc:	tbnz	w8, #0, d4 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0xd4>
  d0:	b	d8 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0xd8>
  d4:	b	f8 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0xf8>
  d8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  dc:	add	x0, x0, #0x0
  e0:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  e4:	add	x1, x1, #0x0
  e8:	mov	w2, #0x17a                 	// #378
  ec:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
  f0:	add	x3, x3, #0x0
  f4:	bl	0 <__assert_fail>
  f8:	ldr	x0, [sp, #64]
  fc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 100:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 104:	ldr	x8, [sp, #48]
 108:	str	x0, [sp, #8]
 10c:	mov	x0, x8
 110:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 114:	ldr	x1, [sp, #8]
 118:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 11c:	ldr	x8, [sp, #48]
 120:	mov	x0, x8
 124:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 128:	ldr	x8, [sp, #64]
 12c:	str	x0, [sp]
 130:	mov	x0, x8
 134:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 138:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 13c:	ldr	x8, [x0]
 140:	ldr	x9, [sp]
 144:	str	x8, [x9]
 148:	ldr	x0, [sp, #32]
 14c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 150:	ldr	x0, [sp, #64]
 154:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 158:	ldr	x0, [sp, #64]
 15c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_>
 160:	ldr	x8, [sp, #64]
 164:	add	x8, x8, #0x18
 168:	str	x8, [sp, #64]
 16c:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E18moveFromOldBucketsEPSC_SF_+0x50>
 170:	ldp	x29, x30, [sp, #128]
 174:	add	sp, sp, #0x90
 178:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13setNumEntriesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13setNumEntriesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E16setNumTombstonesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S7_EEEES5_S7_S9_SC_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0x18                  	// #24
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #20]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm14GlobalVariableEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm14GlobalVariableEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm8DenseMapISt4pairIPNS_8ConstantEmEPNS_14GlobalVariableENS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_S6_EEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_14GlobalVariableELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #16]
  10:	cbz	x8, 28 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x28>
  14:	mov	x8, #0xffffffffffffffc8    	// #-56
  18:	ldr	x9, [sp, #16]
  1c:	add	x8, x9, x8
  20:	str	x8, [sp, #8]
  24:	b	30 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_14GlobalVariableELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x30>
  28:	mov	x8, xzr
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	stur	x1, [x29, #-32]
  10:	mov	x8, #0x8                   	// #8
  14:	stur	x2, [x29, #-24]
  18:	stur	x0, [x29, #-40]
  1c:	ldur	x9, [x29, #-40]
  20:	ldur	q0, [x29, #-32]
  24:	stur	q0, [x29, #-64]
  28:	ldur	x1, [x29, #-64]
  2c:	ldur	x2, [x29, #-56]
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x9, [sp, #32]
  3c:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  40:	stur	w0, [x29, #-44]
  44:	ldr	x8, [sp, #32]
  48:	ldr	x9, [x8]
  4c:	ldur	w10, [x29, #-44]
  50:	mov	w11, w10
  54:	ldr	x12, [sp, #40]
  58:	mul	x11, x12, x11
  5c:	add	x9, x9, x11
  60:	stur	x9, [x29, #-72]
  64:	ldur	x9, [x29, #-72]
  68:	ldr	x9, [x9]
  6c:	cbz	x9, e0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_+0xe0>
  70:	ldur	x8, [x29, #-72]
  74:	ldr	x8, [x8]
  78:	str	x8, [sp, #24]
  7c:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
  80:	ldr	x8, [sp, #24]
  84:	cmp	x8, x0
  88:	b.eq	e0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_+0xe0>  // b.none
  8c:	ldr	x8, [sp, #32]
  90:	ldr	x9, [x8]
  94:	ldur	w10, [x29, #-44]
  98:	mov	w11, w10
  9c:	mov	x12, #0x8                   	// #8
  a0:	mul	x11, x12, x11
  a4:	add	x1, x9, x11
  a8:	sub	x9, x29, #0x50
  ac:	mov	x0, x9
  b0:	mov	w10, wzr
  b4:	and	w2, w10, #0x1
  b8:	str	x9, [sp, #16]
  bc:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
  c0:	sub	x1, x29, #0x51
  c4:	mov	w10, #0x0                   	// #0
  c8:	sturb	w10, [x29, #-81]
  cc:	ldr	x0, [sp, #16]
  d0:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
  d4:	stur	x0, [x29, #-16]
  d8:	stur	x1, [x29, #-8]
  dc:	b	1dc <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_+0x1dc>
  e0:	ldur	x8, [x29, #-72]
  e4:	ldr	x8, [x8]
  e8:	str	x8, [sp, #8]
  ec:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
  f0:	ldr	x8, [sp, #8]
  f4:	cmp	x8, x0
  f8:	b.ne	10c <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_+0x10c>  // b.any
  fc:	ldr	x8, [sp, #32]
 100:	ldr	w9, [x8, #16]
 104:	subs	w9, w9, #0x1
 108:	str	w9, [x8, #16]
 10c:	ldur	q0, [x29, #-32]
 110:	str	q0, [sp, #64]
 114:	ldr	x8, [sp, #32]
 118:	add	x2, x8, #0x18
 11c:	ldr	x0, [sp, #64]
 120:	ldr	x1, [sp, #72]
 124:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
 128:	ldur	x8, [x29, #-72]
 12c:	str	x0, [x8]
 130:	ldr	x8, [sp, #32]
 134:	ldr	w9, [x8, #12]
 138:	add	w9, w9, #0x1
 13c:	str	w9, [x8, #12]
 140:	ldr	w9, [x8, #12]
 144:	ldr	w10, [x8, #16]
 148:	add	w9, w9, w10
 14c:	ldr	w10, [x8, #8]
 150:	cmp	w9, w10
 154:	b.hi	15c <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_+0x15c>  // b.pmore
 158:	b	17c <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_+0x17c>
 15c:	adrp	x0, 0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
 160:	add	x0, x0, #0x0
 164:	adrp	x1, 0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
 168:	add	x1, x1, #0x0
 16c:	mov	w2, #0x1bb                 	// #443
 170:	adrp	x3, 0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
 174:	add	x3, x3, #0x0
 178:	bl	0 <__assert_fail>
 17c:	ldur	w1, [x29, #-44]
 180:	ldr	x0, [sp, #32]
 184:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 188:	stur	w0, [x29, #-44]
 18c:	ldr	x8, [sp, #32]
 190:	ldr	x9, [x8]
 194:	ldur	w10, [x29, #-44]
 198:	mov	w11, w10
 19c:	mov	x12, #0x8                   	// #8
 1a0:	mul	x11, x12, x11
 1a4:	add	x1, x9, x11
 1a8:	add	x9, sp, #0x38
 1ac:	mov	x0, x9
 1b0:	mov	w10, wzr
 1b4:	and	w2, w10, #0x1
 1b8:	str	x9, [sp]
 1bc:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
 1c0:	add	x1, sp, #0x37
 1c4:	mov	w10, #0x1                   	// #1
 1c8:	strb	w10, [sp, #55]
 1cc:	ldr	x0, [sp]
 1d0:	bl	0 <_ZN4llvm9StringMapIPNS_8ConstantENS_15MallocAllocatorEE11try_emplaceIJEEESt4pairINS_17StringMapIteratorIS2_EEbENS_9StringRefEDpOT_>
 1d4:	stur	x0, [x29, #-16]
 1d8:	stur	x1, [x29, #-8]
 1dc:	ldur	x0, [x29, #-16]
 1e0:	ldur	x1, [x29, #-8]
 1e4:	ldp	x29, x30, [sp, #176]
 1e8:	add	sp, sp, #0xc0
 1ec:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_17StringMapIteratorIPNS_8ConstantEEESt20forward_iterator_tagNS_14StringMapEntryIS3_EElPS7_RS7_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorIPNS_8ConstantEEESt20forward_iterator_tagNS_14StringMapEntryIS3_EElPS7_RS7_EptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm20iterator_facade_baseINS_17StringMapIteratorIPNS_8ConstantEEESt20forward_iterator_tagNS_14StringMapEntryIS3_EElPS7_RS7_EptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS6_IT0_E6__typeEEOS7_OSA_:

0000000000000000 <_ZSt9make_pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS6_IT0_E6__typeEEOS7_OSA_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS6_IT0_E6__typeEEOS7_OSA_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS6_IT0_E6__typeEEOS7_OSA_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS6_IT0_E6__typeEEOS7_OSA_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorIPNS_8ConstantEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorIPNS_8ConstantEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm17StringMapIteratorIPNS_8ConstantEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-8]
  1c:	stur	x2, [x29, #-24]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	add	x8, x8, #0x10
  38:	add	x8, x8, #0x1
  3c:	stur	x8, [x29, #-40]
  40:	ldr	x8, [sp, #24]
  44:	str	x8, [sp, #48]
  48:	ldur	x0, [x29, #-24]
  4c:	ldur	x1, [x29, #-40]
  50:	ldr	x2, [sp, #48]
  54:	bl	0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  58:	str	x0, [sp, #40]
  5c:	ldr	x8, [sp, #40]
  60:	mov	w10, #0x0                   	// #0
  64:	str	w10, [sp, #20]
  68:	cbz	x8, 74 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_+0x74>
  6c:	mov	w8, #0x1                   	// #1
  70:	str	w8, [sp, #20]
  74:	ldr	w8, [sp, #20]
  78:	tbnz	w8, #0, 80 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_+0x80>
  7c:	b	84 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_+0x84>
  80:	b	a4 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_+0xa4>
  84:	adrp	x0, 0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0xbd                  	// #189
  98:	adrp	x3, 0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldr	x0, [sp, #40]
  a8:	ldur	x1, [x29, #-32]
  ac:	bl	0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  b8:	str	x0, [sp, #32]
  bc:	ldur	x8, [x29, #-32]
  c0:	cmp	x8, #0x0
  c4:	cset	w9, ls  // ls = plast
  c8:	tbnz	w9, #0, f8 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_+0xf8>
  cc:	ldr	x0, [sp, #32]
  d0:	sub	x8, x29, #0x10
  d4:	str	x0, [sp, #8]
  d8:	mov	x0, x8
  dc:	bl	0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEE6CreateINS_15MallocAllocatorEJEEEPS3_NS_9StringRefERT_DpOT0_>
  e0:	ldur	x2, [x29, #-32]
  e4:	ldr	x8, [sp, #8]
  e8:	str	x0, [sp]
  ec:	mov	x0, x8
  f0:	ldr	x1, [sp]
  f4:	bl	0 <memcpy>
  f8:	ldr	x8, [sp, #32]
  fc:	ldur	x9, [x29, #-32]
 100:	add	x8, x8, x9
 104:	mov	w10, #0x0                   	// #0
 108:	strb	w10, [x8]
 10c:	ldr	x0, [sp, #40]
 110:	ldp	x29, x30, [sp, #96]
 114:	add	sp, sp, #0x70
 118:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17StringMapIteratorIPNS0_8ConstantEEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17StringMapIteratorIPNS0_8ConstantEEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbEC2IS4_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbEC2IS4_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbEC2IS4_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorIPNS0_8ConstantEEEbEC2IS4_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorIPNS_8ConstantEEENS_14StringMapEntryIS3_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryIPNS_8ConstantEECI2NS_21StringMapEntryStorageIS2_EEEm:

0000000000000000 <_ZN4llvm14StringMapEntryIPNS_8ConstantEECI2NS_21StringMapEntryStorageIS2_EEEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm14StringMapEntryIPNS_8ConstantEECI2NS_21StringMapEntryStorageIS2_EEEm>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIPNS_8ConstantEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIPNS_8ConstantEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageIPNS_8ConstantEEC2Em:

0000000000000000 <_ZN4llvm21StringMapEntryStorageIPNS_8ConstantEEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x9
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm21StringMapEntryStorageIPNS_8ConstantEEC2Em>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x9, [sp]
  38:	str	x8, [x9, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm18StringMapEntryBaseC2Em:

0000000000000000 <_ZN4llvm18StringMapEntryBaseC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorIPNS_8ConstantEEdeEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorIPNS_8ConstantEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm12ConstantExpr24getInBoundsGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EE:

0000000000000000 <_ZN4llvm12ConstantExpr24getInBoundsGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	w8, #0x1                   	// #1
  10:	mov	x9, xzr
  14:	add	x10, sp, #0x28
  18:	stur	x2, [x29, #-16]
  1c:	stur	x3, [x29, #-8]
  20:	stur	x0, [x29, #-24]
  24:	stur	x1, [x29, #-32]
  28:	ldur	x0, [x29, #-24]
  2c:	ldur	x1, [x29, #-32]
  30:	ldur	q0, [x29, #-16]
  34:	str	q0, [sp, #48]
  38:	str	x0, [sp, #32]
  3c:	mov	x0, x10
  40:	str	x1, [sp, #24]
  44:	mov	w1, w8
  48:	str	w8, [sp, #20]
  4c:	str	x9, [sp, #8]
  50:	bl	0 <_ZN4llvm12ConstantExpr24getInBoundsGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EE>
  54:	ldr	x2, [sp, #48]
  58:	ldr	x3, [sp, #56]
  5c:	ldr	x5, [sp, #40]
  60:	ldr	x0, [sp, #32]
  64:	ldr	x1, [sp, #24]
  68:	ldr	w8, [sp, #20]
  6c:	and	w4, w8, #0x1
  70:	ldr	x6, [sp, #8]
  74:	bl	0 <_ZN4llvm12ConstantExpr24getInBoundsGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EE>
  78:	ldp	x29, x30, [sp, #96]
  7c:	add	sp, sp, #0x70
  80:	ret

Disassembly of section .text._ZNK4llvm11GlobalValue12getValueTypeEv:

0000000000000000 <_ZNK4llvm11GlobalValue12getValueTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_8ConstantEEC2ILm2EEERAT__KS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_8ConstantEEC2ILm2EEERAT__KS2_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x2                   	// #2
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm12ConstantExpr16getGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EEbNS_8OptionalIjEES2_:

0000000000000000 <_ZN4llvm12ConstantExpr16getGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EEbNS_8OptionalIjEES2_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	sub	x8, x29, #0x10
  10:	stur	x2, [x29, #-16]
  14:	stur	x3, [x29, #-8]
  18:	stur	x5, [x29, #-24]
  1c:	stur	x0, [x29, #-32]
  20:	stur	x1, [x29, #-40]
  24:	mov	w9, #0x1                   	// #1
  28:	and	w9, w4, w9
  2c:	sturb	w9, [x29, #-41]
  30:	stur	x6, [x29, #-56]
  34:	ldur	x0, [x29, #-32]
  38:	ldur	x1, [x29, #-40]
  3c:	str	x0, [sp, #40]
  40:	mov	x0, x8
  44:	str	x8, [sp, #32]
  48:	str	x1, [sp, #24]
  4c:	bl	0 <_ZN4llvm12ConstantExpr16getGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EEbNS_8OptionalIjEES2_>
  50:	ldr	x8, [sp, #32]
  54:	str	x0, [sp, #16]
  58:	mov	x0, x8
  5c:	bl	0 <_ZN4llvm12ConstantExpr16getGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EEbNS_8OptionalIjEES2_>
  60:	ldr	x1, [sp, #16]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x1
  6c:	ldr	x1, [sp, #8]
  70:	bl	0 <_ZN4llvm12ConstantExpr16getGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIS4_EEbNS_8OptionalIjEES2_>
  74:	str	x0, [sp, #56]
  78:	str	x1, [sp, #64]
  7c:	ldurb	w9, [x29, #-41]
  80:	ldur	x8, [x29, #-24]
  84:	str	x8, [sp, #48]
  88:	ldur	x6, [x29, #-56]
  8c:	ldr	x2, [sp, #56]
  90:	ldr	x3, [sp, #64]
  94:	ldr	x5, [sp, #48]
  98:	ldr	x0, [sp, #40]
  9c:	ldr	x1, [sp, #24]
  a0:	and	w4, w9, #0x1
  a4:	bl	0 <_ZN4llvm12ConstantExpr16getGetElementPtrEPNS_4TypeEPNS_8ConstantENS_8ArrayRefIPNS_5ValueEEEbNS_8OptionalIjEES2_>
  a8:	ldp	x29, x30, [sp, #128]
  ac:	add	sp, sp, #0x90
  b0:	ret

Disassembly of section .text._ZN4llvm8OptionalIjEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalIjEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalIjEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12makeArrayRefIPNS_5ValueEEENS_8ArrayRefIT_EEPKS4_m:

0000000000000000 <_ZN4llvm12makeArrayRefIPNS_5ValueEEENS_8ArrayRefIT_EEPKS4_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x1, [sp, #8]
  1c:	ldr	x2, [sp]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm12makeArrayRefIPNS_5ValueEEENS_8ArrayRefIT_EEPKS4_m>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #24]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_8ConstantEE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_8ConstantEE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_8ConstantEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_8ConstantEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2EPKS2_m:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2EPKS2_m>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageIjLb1EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageIjLb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #4]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	adrp	x8, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  10:	add	x8, x8, #0x0
  14:	mov	x9, xzr
  18:	add	x10, sp, #0x38
  1c:	stur	x3, [x29, #-16]
  20:	stur	x4, [x29, #-8]
  24:	stur	x0, [x29, #-24]
  28:	stur	x1, [x29, #-32]
  2c:	stur	x2, [x29, #-40]
  30:	stur	x5, [x29, #-48]
  34:	stur	x6, [x29, #-56]
  38:	ldur	x11, [x29, #-24]
  3c:	ldur	x0, [x29, #-32]
  40:	ldur	x1, [x29, #-40]
  44:	ldur	q0, [x29, #-16]
  48:	stur	q0, [x29, #-80]
  4c:	ldr	q0, [x11, #48]
  50:	str	q0, [sp, #80]
  54:	str	x0, [sp, #40]
  58:	mov	x0, x10
  5c:	str	x1, [sp, #32]
  60:	mov	x1, x8
  64:	str	x9, [sp, #24]
  68:	str	x10, [sp, #16]
  6c:	str	x11, [sp, #8]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  74:	ldur	x2, [x29, #-80]
  78:	ldur	x3, [x29, #-72]
  7c:	ldr	x4, [sp, #80]
  80:	ldr	x5, [sp, #88]
  84:	ldr	x0, [sp, #40]
  88:	ldr	x1, [sp, #32]
  8c:	ldr	x6, [sp, #16]
  90:	ldr	x7, [sp, #24]
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  98:	stur	x0, [x29, #-64]
  9c:	ldr	x8, [sp, #8]
  a0:	ldrb	w12, [x8, #44]
  a4:	tbnz	w12, #0, ac <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xac>
  a8:	b	b8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xb8>
  ac:	ldur	x1, [x29, #-64]
  b0:	ldr	x0, [sp, #8]
  b4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  b8:	sub	x0, x29, #0x40
  bc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  c0:	tbnz	w0, #0, c8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xc8>
  c4:	b	ec <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xec>
  c8:	ldur	x1, [x29, #-64]
  cc:	ldur	x2, [x29, #-56]
  d0:	ldr	x8, [sp, #8]
  d4:	ldr	w9, [x8, #40]
  d8:	str	w9, [sp, #52]
  dc:	ldr	w9, [sp, #52]
  e0:	mov	w3, w9
  e4:	mov	x0, x8
  e8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  ec:	ldur	x1, [x29, #-64]
  f0:	ldur	x2, [x29, #-48]
  f4:	ldr	x0, [sp, #8]
  f8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  fc:	ldp	x29, x30, [sp, #176]
 100:	add	sp, sp, #0xc0
 104:	ret

Disassembly of section .text._ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_12FunctionTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	mov	x8, #0x10                  	// #16
  10:	mov	x9, #0x48                  	// #72
  14:	sub	x10, x29, #0x10
  18:	sub	x11, x29, #0x20
  1c:	stur	x2, [x29, #-16]
  20:	stur	x3, [x29, #-8]
  24:	stur	x4, [x29, #-32]
  28:	stur	x5, [x29, #-24]
  2c:	stur	x0, [x29, #-40]
  30:	stur	x1, [x29, #-48]
  34:	stur	x6, [x29, #-56]
  38:	stur	x7, [x29, #-64]
  3c:	mov	x0, x10
  40:	str	x8, [sp, #40]
  44:	str	x9, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  50:	ldur	q0, [x29, #-32]
  54:	str	q0, [sp, #96]
  58:	ldr	x8, [sp, #96]
  5c:	ldr	x1, [sp, #104]
  60:	str	w0, [sp, #20]
  64:	mov	x0, x8
  68:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  6c:	ldr	w12, [sp, #20]
  70:	str	w0, [sp, #16]
  74:	mov	w0, w12
  78:	ldr	w1, [sp, #16]
  7c:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  80:	stur	w0, [x29, #-68]
  84:	ldr	x0, [sp, #24]
  88:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  8c:	ldr	x8, [sp, #40]
  90:	mul	x9, x0, x8
  94:	str	w9, [sp, #92]
  98:	ldur	w1, [x29, #-68]
  9c:	ldr	w2, [sp, #92]
  a0:	ldr	x0, [sp, #32]
  a4:	bl	0 <_ZN4llvm4UsernwEmjj>
  a8:	ldur	x1, [x29, #-40]
  ac:	ldur	x2, [x29, #-48]
  b0:	ldur	q0, [x29, #-16]
  b4:	str	q0, [sp, #64]
  b8:	ldur	q0, [x29, #-32]
  bc:	str	q0, [sp, #48]
  c0:	ldur	x7, [x29, #-56]
  c4:	ldur	x8, [x29, #-64]
  c8:	ldr	x3, [sp, #64]
  cc:	ldr	x4, [sp, #72]
  d0:	ldr	x5, [sp, #48]
  d4:	ldr	x6, [sp, #56]
  d8:	str	x0, [sp, #8]
  dc:	mov	x10, sp
  e0:	str	x8, [x10]
  e4:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  e8:	ldr	x0, [sp, #8]
  ec:	ldp	x29, x30, [sp, #192]
  f0:	add	sp, sp, #0xd0
  f4:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE:

0000000000000000 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x39                  	// #57
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  24:	tbnz	w0, #0, 38 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE+0x38>
  28:	ldr	x0, [sp]
  2c:	mov	w1, #0xffffffff            	// #-1
  30:	mov	w2, #0x39                  	// #57
  34:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	w3, [x29, #-4]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	ldur	x8, [x29, #-16]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp]
  28:	cbnz	x9, 38 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x38>
  2c:	ldr	x8, [sp]
  30:	ldr	x9, [x8, #32]
  34:	str	x9, [sp, #16]
  38:	ldr	x8, [sp, #16]
  3c:	cbz	x8, 50 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x50>
  40:	ldr	x0, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	mov	w1, #0x3                   	// #3
  4c:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  50:	ldr	x0, [sp, #24]
  54:	ldur	w8, [x29, #-4]
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	mov	w1, w8
  64:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  68:	ldr	x0, [sp, #24]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZN4llvm8CallInst18ComputeNumOperandsEii:

0000000000000000 <_ZN4llvm8CallInst18ComputeNumOperandsEii>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	str	w1, [sp, #8]
   c:	ldr	w8, [sp, #12]
  10:	add	w8, w8, #0x1
  14:	ldr	w9, [sp, #8]
  18:	add	w0, w8, w9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_5ValueEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_5ValueEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	stur	wzr, [x29, #-20]
  1c:	str	x8, [sp, #32]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  28:	str	x0, [sp, #24]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  34:	str	x0, [sp, #16]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x9, [sp, #16]
  40:	cmp	x8, x9
  44:	b.eq	78 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x78>  // b.none
  48:	ldr	x8, [sp, #24]
  4c:	str	x8, [sp, #8]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  58:	ldur	w9, [x29, #-20]
  5c:	mov	w8, w9
  60:	add	x8, x8, x0
  64:	stur	w8, [x29, #-20]
  68:	ldr	x8, [sp, #24]
  6c:	add	x8, x8, #0x38
  70:	str	x8, [sp, #24]
  74:	b	38 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x38>
  78:	ldur	w0, [x29, #-20]
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	ldr	x8, [x29, #16]
  10:	mov	w9, #0x38                  	// #56
  14:	sub	x10, x29, #0x10
  18:	stur	x3, [x29, #-16]
  1c:	stur	x4, [x29, #-8]
  20:	stur	x5, [x29, #-32]
  24:	stur	x6, [x29, #-24]
  28:	stur	x0, [x29, #-40]
  2c:	stur	x1, [x29, #-48]
  30:	stur	x2, [x29, #-56]
  34:	stur	x7, [x29, #-64]
  38:	stur	x8, [x29, #-72]
  3c:	ldur	x8, [x29, #-40]
  40:	ldur	x0, [x29, #-48]
  44:	str	w9, [sp, #60]
  48:	str	x10, [sp, #48]
  4c:	str	x8, [sp, #40]
  50:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  54:	ldr	x8, [sp, #40]
  58:	str	x0, [sp, #32]
  5c:	mov	x0, x8
  60:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  64:	ldr	x8, [sp, #48]
  68:	str	x0, [sp, #24]
  6c:	mov	x0, x8
  70:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  74:	ldur	q0, [x29, #-32]
  78:	stur	q0, [x29, #-96]
  7c:	ldur	x8, [x29, #-96]
  80:	ldur	x1, [x29, #-88]
  84:	str	x0, [sp, #16]
  88:	mov	x0, x8
  8c:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  90:	ldr	x8, [sp, #16]
  94:	add	x10, x8, w0, uxtw
  98:	add	x10, x10, #0x1
  9c:	mov	x11, #0x18                  	// #24
  a0:	mneg	x10, x10, x11
  a4:	ldr	x11, [sp, #24]
  a8:	add	x3, x11, x10
  ac:	ldr	x0, [sp, #48]
  b0:	str	x3, [sp, #8]
  b4:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  b8:	ldur	q0, [x29, #-32]
  bc:	str	q0, [sp, #96]
  c0:	ldr	x8, [sp, #96]
  c4:	ldr	x1, [sp, #104]
  c8:	str	x0, [sp]
  cc:	mov	x0, x8
  d0:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  d4:	ldr	x8, [sp]
  d8:	add	x10, x8, w0, uxtw
  dc:	add	x10, x10, #0x1
  e0:	ldur	x5, [x29, #-72]
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x1, [sp, #32]
  ec:	ldr	w2, [sp, #60]
  f0:	ldr	x3, [sp, #8]
  f4:	mov	w4, w10
  f8:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  fc:	ldur	x1, [x29, #-48]
 100:	ldur	x2, [x29, #-56]
 104:	ldur	q0, [x29, #-16]
 108:	str	q0, [sp, #80]
 10c:	ldur	q0, [x29, #-32]
 110:	str	q0, [sp, #64]
 114:	ldur	x7, [x29, #-64]
 118:	ldr	x3, [sp, #80]
 11c:	ldr	x4, [sp, #88]
 120:	ldr	x5, [sp, #64]
 124:	ldr	x6, [sp, #72]
 128:	ldr	x0, [sp, #40]
 12c:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
 130:	ldp	x29, x30, [sp, #208]
 134:	add	sp, sp, #0xe0
 138:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	mov	x10, #0x38                  	// #56
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv:

0000000000000000 <_ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	bl	0 <_ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm12FunctionType13getReturnTypeEv:

0000000000000000 <_ZNK4llvm12FunctionType13getReturnTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #16]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPNS_11InstructionE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	str	x3, [sp, #32]
  1c:	str	w4, [sp, #28]
  20:	str	x5, [sp, #16]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x1, [x29, #-16]
  2c:	ldur	w2, [x29, #-20]
  30:	ldr	x3, [sp, #32]
  34:	ldr	w4, [sp, #28]
  38:	ldr	x5, [sp, #16]
  3c:	mov	x0, x8
  40:	str	x8, [sp, #8]
  44:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
  48:	ldr	x8, [sp, #8]
  4c:	add	x0, x8, #0x38
  50:	bl	0 <_ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPNS_11InstructionE>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm13AttributeListC2Ev:

0000000000000000 <_ZN4llvm13AttributeListC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	w8, [x29, #-12]
  1c:	mov	w9, #0x0                   	// #0
  20:	cmp	w8, #0x16
  24:	str	x0, [sp, #8]
  28:	str	w9, [sp, #4]
  2c:	b.eq	38 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x38>  // b.none
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x44>
  40:	b	48 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x48>
  44:	b	68 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x571                 	// #1393
  5c:	adrp	x3, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	w1, [x29, #-12]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  74:	and	w0, w0, #0x1
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE:

0000000000000000 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	stur	w2, [x29, #-16]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>
  30:	stur	x0, [x29, #-24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNK4llvm5Value10getContextEv>
  3c:	ldur	w2, [x29, #-12]
  40:	ldur	w3, [x29, #-16]
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
  58:	str	x0, [sp, #32]
  5c:	ldr	x8, [sp, #32]
  60:	stur	x8, [x29, #-24]
  64:	ldur	x8, [x29, #-24]
  68:	str	x8, [sp, #24]
  6c:	ldr	x1, [sp, #24]
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>
  78:	ldp	x29, x30, [sp, #64]
  7c:	add	sp, sp, #0x50
  80:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0xffffffff            	// #-1
  10:	str	x0, [sp, #16]
  14:	str	w1, [sp, #12]
  18:	ldr	x9, [sp, #16]
  1c:	add	x0, x9, #0x38
  20:	ldr	w2, [sp, #12]
  24:	mov	w1, w8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  30:	tbnz	w0, #0, 38 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x38>
  34:	b	48 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x48>
  38:	mov	w8, #0x1                   	// #1
  3c:	and	w8, w8, #0x1
  40:	sturb	w8, [x29, #-1]
  44:	b	80 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x80>
  48:	ldr	w1, [sp, #12]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>
  54:	tbnz	w0, #0, 5c <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x5c>
  58:	b	6c <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	80 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x80>
  6c:	ldr	w1, [sp, #12]
  70:	ldr	x0, [sp]
  74:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>
  78:	and	w8, w0, #0x1
  7c:	sturb	w8, [x29, #-1]
  80:	ldurb	w8, [x29, #-1]
  84:	and	w0, w8, #0x1
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	w9, [x29, #-20]
  1c:	subs	w9, w9, #0x4
  20:	mov	w10, w9
  24:	ubfx	x10, x10, #0, #32
  28:	cmp	x10, #0x24
  2c:	str	x8, [sp, #16]
  30:	str	x10, [sp, #8]
  34:	b.hi	50 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x50>  // b.pmore
  38:	adrp	x8, 0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  3c:	add	x8, x8, #0x0
  40:	ldr	x11, [sp, #8]
  44:	ldrsw	x10, [x8, x11, lsl #2]
  48:	add	x9, x8, x10
  4c:	br	x9
  50:	mov	w8, wzr
  54:	and	w8, w8, #0x1
  58:	sturb	w8, [x29, #-1]
  5c:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  68:	and	w8, w0, #0x1
  6c:	sturb	w8, [x29, #-1]
  70:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  7c:	and	w8, w0, #0x1
  80:	sturb	w8, [x29, #-1]
  84:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  88:	ldr	x0, [sp, #16]
  8c:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  90:	and	w8, w0, #0x1
  94:	sturb	w8, [x29, #-1]
  98:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  9c:	ldr	x0, [sp, #16]
  a0:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  a4:	and	w8, w0, #0x1
  a8:	sturb	w8, [x29, #-1]
  ac:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  b0:	ldr	x0, [sp, #16]
  b4:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  b8:	and	w8, w0, #0x1
  bc:	sturb	w8, [x29, #-1]
  c0:	ldurb	w8, [x29, #-1]
  c4:	and	w0, w8, #0x1
  c8:	ldp	x29, x30, [sp, #48]
  cc:	add	sp, sp, #0x40
  d0:	ret

Disassembly of section .text._ZNK4llvm8CallBase24hasReadingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase24hasReadingOperandBundlesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase24hasReadingOperandBundlesEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm8CallBase27hasClobberingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	add	x8, sp, #0x28
  10:	stur	x0, [x29, #-16]
  14:	ldur	x0, [x29, #-16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  20:	str	x0, [sp, #40]
  24:	str	x1, [sp, #48]
  28:	ldr	x8, [sp, #8]
  2c:	stur	x8, [x29, #-24]
  30:	ldur	x0, [x29, #-24]
  34:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  38:	str	x0, [sp, #32]
  3c:	ldur	x0, [x29, #-24]
  40:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  44:	str	x0, [sp, #24]
  48:	ldr	x8, [sp, #32]
  4c:	ldr	x9, [sp, #24]
  50:	cmp	x8, x9
  54:	b.eq	a8 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0xa8>  // b.none
  58:	ldr	x8, [sp, #32]
  5c:	str	x8, [sp, #16]
  60:	ldr	x8, [sp, #16]
  64:	ldr	x8, [x8]
  68:	ldr	w9, [x8, #8]
  6c:	cbz	w9, 84 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x84>
  70:	ldr	x8, [sp, #16]
  74:	ldr	x8, [x8]
  78:	ldr	w9, [x8, #8]
  7c:	cmp	w9, #0x1
  80:	b.ne	88 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x88>  // b.any
  84:	b	98 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x98>
  88:	mov	w8, #0x1                   	// #1
  8c:	and	w8, w8, #0x1
  90:	sturb	w8, [x29, #-1]
  94:	b	b4 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0xb4>
  98:	ldr	x8, [sp, #32]
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [sp, #32]
  a4:	b	48 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x48>
  a8:	mov	w8, wzr
  ac:	and	w8, w8, #0x1
  b0:	sturb	w8, [x29, #-1]
  b4:	ldurb	w8, [x29, #-1]
  b8:	and	w0, w8, #0x1
  bc:	ldp	x29, x30, [sp, #80]
  c0:	add	sp, sp, #0x60
  c4:	ret

Disassembly of section .text._ZNK4llvm8CallBase15bundle_op_infosEv:

0000000000000000 <_ZNK4llvm8CallBase15bundle_op_infosEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  44:	stur	x0, [x29, #-16]
  48:	stur	x1, [x29, #-8]
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_:

0000000000000000 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x18
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-24]
  1c:	str	x1, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	str	x10, [sp, #16]
  2c:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #16]
  38:	str	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  40:	ldr	x2, [x0]
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm8CallBase12BundleOpInfoEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRPKN4llvm8CallBase12BundleOpInfoEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_:

0000000000000000 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x9, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	str	x2, [sp, #24]
  20:	ldur	x10, [x29, #-8]
  24:	mov	x0, x8
  28:	str	x9, [sp, #16]
  2c:	str	x10, [sp, #8]
  30:	bl	0 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp, #8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #8]
  50:	str	x8, [x9, #8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm8CallBase13getAttributesEv:

0000000000000000 <_ZNK4llvm8CallBase13getAttributesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #56]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8CallBase13setAttributesENS_13AttributeListE:

0000000000000000 <_ZN4llvm8CallBase13setAttributesENS_13AttributeListE>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #56]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm14FPMathOperator7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	ldur	x0, [x29, #-16]
  14:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  18:	str	x0, [sp, #32]
  1c:	ldr	x8, [sp, #32]
  20:	cbz	x8, 34 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x34>
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  2c:	stur	w0, [x29, #-20]
  30:	b	68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  34:	ldur	x0, [x29, #-16]
  38:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  3c:	str	x0, [sp, #24]
  40:	ldr	x8, [sp, #24]
  44:	cbz	x8, 58 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x58>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  50:	stur	w0, [x29, #-20]
  54:	b	68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  58:	mov	w8, wzr
  5c:	and	w8, w8, #0x1
  60:	sturb	w8, [x29, #-1]
  64:	b	150 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x150>
  68:	ldur	w8, [x29, #-20]
  6c:	cmp	w8, #0xc
  70:	str	w8, [sp, #4]
  74:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  78:	b	7c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x7c>
  7c:	ldr	w8, [sp, #4]
  80:	cmp	w8, #0xe
  84:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  88:	b	8c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x8c>
  8c:	ldr	w8, [sp, #4]
  90:	cmp	w8, #0x10
  94:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  98:	b	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>
  9c:	ldr	w8, [sp, #4]
  a0:	cmp	w8, #0x12
  a4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  a8:	b	ac <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xac>
  ac:	ldr	w8, [sp, #4]
  b0:	cmp	w8, #0x15
  b4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  b8:	b	bc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xbc>
  bc:	ldr	w8, [sp, #4]
  c0:	cmp	w8, #0x18
  c4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  c8:	b	cc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xcc>
  cc:	ldr	w8, [sp, #4]
  d0:	cmp	w8, #0x36
  d4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  d8:	b	dc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xdc>
  dc:	ldr	w8, [sp, #4]
  e0:	subs	w9, w8, #0x37
  e4:	cmp	w9, #0x2
  e8:	b.ls	100 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x100>  // b.plast
  ec:	b	144 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x144>
  f0:	mov	w8, #0x1                   	// #1
  f4:	and	w8, w8, #0x1
  f8:	sturb	w8, [x29, #-1]
  fc:	b	150 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x150>
 100:	ldur	x0, [x29, #-16]
 104:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 108:	str	x0, [sp, #16]
 10c:	ldr	x0, [sp, #16]
 110:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 114:	str	x0, [sp, #8]
 118:	ldr	x8, [sp, #8]
 11c:	cbz	x8, 130 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x130>
 120:	ldr	x0, [sp, #8]
 124:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 128:	str	x0, [sp, #16]
 12c:	b	10c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x10c>
 130:	ldr	x0, [sp, #16]
 134:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 138:	and	w8, w0, #0x1
 13c:	sturb	w8, [x29, #-1]
 140:	b	150 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x150>
 144:	mov	w8, wzr
 148:	and	w8, w8, #0x1
 14c:	sturb	w8, [x29, #-1]
 150:	ldurb	w8, [x29, #-1]
 154:	and	w0, w8, #0x1
 158:	ldp	x29, x30, [sp, #64]
 15c:	add	sp, sp, #0x50
 160:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm12ConstantExpr9getOpcodeEv:

0000000000000000 <_ZNK4llvm12ConstantExpr9getOpcodeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12ConstantExpr9getOpcodeEv>
  18:	and	w0, w0, #0xffff
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4Type16isFPOrFPVectorTyEv:

0000000000000000 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>
  18:	bl	0 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12ConstantExpr7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm12ConstantExpr7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ConstantExpr7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x5
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xe
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm4Type13getScalarTypeEv+0x28>
  24:	b	38 <_ZNK4llvm4Type13getScalarTypeEv+0x38>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  30:	stur	x0, [x29, #-8]
  34:	b	40 <_ZNK4llvm4Type13getScalarTypeEv+0x40>
  38:	ldr	x8, [sp, #8]
  3c:	stur	x8, [x29, #-8]
  40:	ldur	x0, [x29, #-8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w0, #0x1
  28:	str	w9, [sp, #12]
  2c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  38:	mov	w8, #0x1                   	// #1
  3c:	cmp	w0, #0x2
  40:	str	w8, [sp, #12]
  44:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  48:	ldr	x0, [sp, #16]
  4c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  50:	mov	w8, #0x1                   	// #1
  54:	cmp	w0, #0x3
  58:	str	w8, [sp, #12]
  5c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  68:	mov	w8, #0x1                   	// #1
  6c:	cmp	w0, #0x4
  70:	str	w8, [sp, #12]
  74:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  80:	mov	w8, #0x1                   	// #1
  84:	cmp	w0, #0x5
  88:	str	w8, [sp, #12]
  8c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  98:	cmp	w0, #0x6
  9c:	cset	w8, eq  // eq = none
  a0:	str	w8, [sp, #12]
  a4:	ldr	w8, [sp, #12]
  a8:	and	w0, w8, #0x1
  ac:	ldp	x29, x30, [sp, #32]
  b0:	add	sp, sp, #0x30
  b4:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	cmp	w0, #0x10
  24:	b.ne	2c <_ZNK4llvm4Type20getVectorElementTypeEv+0x2c>  // b.any
  28:	b	4c <_ZNK4llvm4Type20getVectorElementTypeEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x179                 	// #377
  40:	adrp	x3, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldr	x9, [x8, #16]
  54:	ldr	x0, [x9]
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8CallInstEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8CallInstEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3isaINS_12FunctionTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_12FunctionTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_12FunctionTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_12FunctionTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_12FunctionTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12FunctionTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12FunctionTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12FunctionTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12FunctionTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12FunctionTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12FunctionTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12FunctionTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_12FunctionTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_12FunctionTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_12FunctionTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_12FunctionTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12FunctionType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm12FunctionType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12FunctionType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xc
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_15UnreachableInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_15UnreachableInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_15UnreachableInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_15UnreachableInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x4, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldr	x8, [sp, #24]
  24:	cbz	x8, 48 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE+0x48>
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  30:	ldur	x8, [x29, #-8]
  34:	str	x8, [sp, #16]
  38:	ldur	x2, [x29, #-24]
  3c:	ldr	x1, [sp, #16]
  40:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  44:	str	x0, [sp, #8]
  48:	ldur	x0, [x29, #-24]
  4c:	ldr	x1, [sp, #32]
  50:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE:

0000000000000000 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x2c>
  28:	b	5c <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x5c>
  2c:	ldur	x0, [x29, #-16]
  30:	add	x8, sp, #0x18
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	str	x8, [sp]
  44:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZN4llvm10BasicBlock11getInstListEv:

0000000000000000 <_ZN4llvm10BasicBlock11getInstListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x28
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_:

0000000000000000 <_ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	str	x0, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  2c:	ldur	x8, [x29, #-16]
  30:	str	x8, [sp, #8]
  34:	ldr	x2, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  44:	stur	x0, [x29, #-8]
  48:	ldur	x0, [x29, #-8]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x8
  10:	sub	x9, x29, #0x10
  14:	stur	x1, [x29, #-16]
  18:	stur	x0, [x29, #-24]
  1c:	str	x2, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  2c:	ldr	x8, [sp, #32]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  3c:	ldr	x1, [sp, #16]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x1
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  50:	ldr	x1, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EE10getNodePtrEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EE10getNodePtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #16]
  24:	ldur	x1, [x29, #-8]
  28:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x1, [sp, #16]
  40:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  44:	ldur	x0, [x29, #-8]
  48:	ldr	x1, [sp, #16]
  4c:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE7getPrevEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE7getPrevEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE7getPrevEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15ilist_node_baseILb1EE7setNextEPS1_:

0000000000000000 <_ZN4llvm15ilist_node_baseILb1EE7setNextEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_:

0000000000000000 <_ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	and	x8, x8, #0xfffffffffffffff8
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldr	x1, [sp, #16]
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x7
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x7
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE16getAsVoidPointerES3_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE16getAsVoidPointerES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, xzr
   8:	str	x0, [sp, #24]
   c:	ldr	x9, [sp, #24]
  10:	str	x9, [sp, #16]
  14:	str	x8, [sp, #8]
  18:	cbz	x9, 28 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE+0x28>
  1c:	ldr	x8, [sp, #16]
  20:	add	x9, x8, #0x18
  24:	str	x9, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm8DebugLoccvbEv:

0000000000000000 <_ZNK4llvm8DebugLoccvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8DebugLoccvbEv>
  18:	cmp	x0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11Instruction11setDebugLocENS_8DebugLocE:

0000000000000000 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>
  20:	ldr	x8, [sp, #16]
  24:	add	x9, x8, #0x30
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x9
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev:

0000000000000000 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv:

0000000000000000 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm13TrackingMDRef3getEv:

0000000000000000 <_ZNK4llvm13TrackingMDRef3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #16]
  10:	cbz	x8, 28 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x28>
  14:	mov	x8, #0xffffffffffffffe8    	// #-24
  18:	ldr	x9, [sp, #16]
  1c:	add	x8, x9, x8
  20:	str	x8, [sp, #8]
  24:	b	30 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x30>
  28:	mov	x8, xzr
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateICmpEQEPNS_5ValueES5_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateICmpEQEPNS_5ValueES5_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x20                  	// #32
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	str	x3, [sp]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x2, [sp, #16]
  28:	ldr	x3, [sp, #8]
  2c:	ldr	x4, [sp]
  30:	mov	w1, w8
  34:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE12CreateICmpEQEPNS_5ValueES5_RKNS_5TwineE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	stur	x2, [x29, #-32]
  18:	stur	x3, [x29, #-40]
  1c:	stur	x4, [x29, #-48]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	x0, [x29, #-32]
  28:	str	x8, [sp, #48]
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  30:	stur	x0, [x29, #-56]
  34:	ldur	x8, [x29, #-56]
  38:	cbz	x8, 88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0x88>
  3c:	ldur	x0, [x29, #-40]
  40:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  44:	stur	x0, [x29, #-64]
  48:	ldur	x8, [x29, #-64]
  4c:	cbz	x8, 88 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0x88>
  50:	ldr	x8, [sp, #48]
  54:	add	x0, x8, #0x40
  58:	ldur	w1, [x29, #-20]
  5c:	ldur	x2, [x29, #-56]
  60:	ldur	x3, [x29, #-64]
  64:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  68:	ldur	x2, [x29, #-48]
  6c:	ldr	x8, [sp, #48]
  70:	str	x0, [sp, #40]
  74:	mov	x0, x8
  78:	ldr	x1, [sp, #40]
  7c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  80:	stur	x0, [x29, #-8]
  84:	b	f4 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE+0xf4>
  88:	mov	x0, #0x38                  	// #56
  8c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  90:	ldur	w1, [x29, #-20]
  94:	ldur	x2, [x29, #-32]
  98:	ldur	x3, [x29, #-40]
  9c:	add	x8, sp, #0x38
  a0:	str	x0, [sp, #32]
  a4:	mov	x0, x8
  a8:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  ac:	add	x9, x9, #0x0
  b0:	str	w1, [sp, #28]
  b4:	mov	x1, x9
  b8:	str	x2, [sp, #16]
  bc:	str	x3, [sp, #8]
  c0:	str	x8, [sp]
  c4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  c8:	ldr	x0, [sp, #32]
  cc:	ldr	w1, [sp, #28]
  d0:	ldr	x2, [sp, #16]
  d4:	ldr	x3, [sp, #8]
  d8:	ldr	x4, [sp]
  dc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  e0:	ldur	x2, [x29, #-48]
  e4:	ldr	x0, [sp, #48]
  e8:	ldr	x1, [sp, #32]
  ec:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateICmpENS_7CmpInst9PredicateEPNS_5ValueES7_RKNS_5TwineE>
  f0:	stur	x0, [x29, #-8]
  f4:	ldur	x0, [x29, #-8]
  f8:	ldp	x29, x30, [sp, #144]
  fc:	add	sp, sp, #0xa0
 100:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertEPNS_8ConstantERKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertEPNS_8ConstantERKNS_5TwineE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #16]
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZNK4llvm14ConstantFolder10CreateICmpENS_7CmpInst9PredicateEPNS_8ConstantES4_:

0000000000000000 <_ZNK4llvm14ConstantFolder10CreateICmpENS_7CmpInst9PredicateEPNS_8ConstantES4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	w8, [x29, #-12]
  20:	ldr	x1, [sp, #8]
  24:	ldr	x2, [sp]
  28:	mov	w0, w8
  2c:	mov	w8, wzr
  30:	and	w3, w8, #0x1
  34:	bl	0 <_ZN4llvm12ConstantExpr10getCompareEtPNS_8ConstantES2_b>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8ICmpInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm7CmpInstnwEm:

0000000000000000 <_ZN4llvm7CmpInstnwEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm4UsernwEmj>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE:

0000000000000000 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	w8, #0x35                  	// #53
  10:	mov	x9, xzr
  14:	stur	x0, [x29, #-8]
  18:	stur	w1, [x29, #-12]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	str	x4, [sp, #40]
  28:	ldur	x10, [x29, #-8]
  2c:	ldur	x0, [x29, #-24]
  30:	str	w8, [sp, #36]
  34:	str	x9, [sp, #24]
  38:	str	x10, [sp, #16]
  3c:	bl	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  40:	bl	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  44:	ldur	w3, [x29, #-12]
  48:	ldur	x4, [x29, #-24]
  4c:	ldur	x5, [x29, #-32]
  50:	ldr	x6, [sp, #40]
  54:	ldr	x9, [sp, #16]
  58:	str	x0, [sp, #8]
  5c:	mov	x0, x9
  60:	ldr	x1, [sp, #8]
  64:	ldr	w2, [sp, #36]
  68:	ldr	x7, [sp, #24]
  6c:	mov	x10, sp
  70:	ldr	x11, [sp, #24]
  74:	str	x11, [x10]
  78:	bl	0 <_ZN4llvm7CmpInstC2EPNS_4TypeENS_11Instruction8OtherOpsENS0_9PredicateEPNS_5ValueES7_RKNS_5TwineEPS3_SB_>
  7c:	ldr	x0, [sp, #16]
  80:	bl	0 <_ZN4llvm8ICmpInstC2ENS_7CmpInst9PredicateEPNS_5ValueES4_RKNS_5TwineE>
  84:	ldp	x29, x30, [sp, #80]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x10
  1c:	cset	w8, ls  // ls = plast
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8ConstantEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8ConstantEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE:

0000000000000000 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	ldur	x0, [x29, #-16]
  14:	bl	0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  18:	str	x0, [sp, #24]
  1c:	ldr	x8, [sp, #24]
  20:	cbz	x8, 58 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE+0x58>
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  2c:	bl	0 <_ZN4llvm4Type9getInt1TyERNS_11LLVMContextE>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  40:	str	x0, [sp, #16]
  44:	ldr	x1, [sp, #16]
  48:	ldr	x0, [sp, #8]
  4c:	bl	0 <_ZN4llvm10VectorType3getEPNS_4TypeENS_12ElementCountE>
  50:	stur	x0, [x29, #-8]
  54:	b	68 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE+0x68>
  58:	ldur	x0, [x29, #-16]
  5c:	bl	0 <_ZN4llvm7CmpInst17makeCmpResultTypeEPNS_4TypeE>
  60:	bl	0 <_ZN4llvm4Type9getInt1TyERNS_11LLVMContextE>
  64:	stur	x0, [x29, #-8]
  68:	ldur	x0, [x29, #-8]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZN4llvm8ICmpInst8AssertOKEv:

0000000000000000 <_ZN4llvm8ICmpInst8AssertOKEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	x0, x10
  28:	stur	x8, [x29, #-16]
  2c:	stur	x9, [x29, #-24]
  30:	str	x10, [sp, #32]
  34:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  38:	mov	w11, #0x0                   	// #0
  3c:	str	w11, [sp, #28]
  40:	tbnz	w0, #0, 48 <_ZN4llvm8ICmpInst8AssertOKEv+0x48>
  44:	b	50 <_ZN4llvm8ICmpInst8AssertOKEv+0x50>
  48:	mov	w8, #0x1                   	// #1
  4c:	str	w8, [sp, #28]
  50:	ldr	w8, [sp, #28]
  54:	tbnz	w8, #0, 5c <_ZN4llvm8ICmpInst8AssertOKEv+0x5c>
  58:	b	60 <_ZN4llvm8ICmpInst8AssertOKEv+0x60>
  5c:	b	78 <_ZN4llvm8ICmpInst8AssertOKEv+0x78>
  60:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  64:	add	x0, x0, #0x0
  68:	ldur	x1, [x29, #-16]
  6c:	mov	w2, #0x489                 	// #1161
  70:	ldur	x3, [x29, #-24]
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #32]
  7c:	mov	w8, wzr
  80:	mov	w1, w8
  84:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  88:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  8c:	ldr	x9, [sp, #32]
  90:	str	x0, [sp, #16]
  94:	mov	x0, x9
  98:	mov	w1, #0x1                   	// #1
  9c:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a0:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  a4:	mov	w8, #0x0                   	// #0
  a8:	ldr	x9, [sp, #16]
  ac:	cmp	x9, x0
  b0:	str	w8, [sp, #12]
  b4:	b.ne	c0 <_ZN4llvm8ICmpInst8AssertOKEv+0xc0>  // b.any
  b8:	mov	w8, #0x1                   	// #1
  bc:	str	w8, [sp, #12]
  c0:	ldr	w8, [sp, #12]
  c4:	tbnz	w8, #0, cc <_ZN4llvm8ICmpInst8AssertOKEv+0xcc>
  c8:	b	d0 <_ZN4llvm8ICmpInst8AssertOKEv+0xd0>
  cc:	b	e8 <_ZN4llvm8ICmpInst8AssertOKEv+0xe8>
  d0:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
  d4:	add	x0, x0, #0x0
  d8:	ldur	x1, [x29, #-16]
  dc:	mov	w2, #0x48b                 	// #1163
  e0:	ldur	x3, [x29, #-24]
  e4:	bl	0 <__assert_fail>
  e8:	ldr	x0, [sp, #32]
  ec:	mov	w8, wzr
  f0:	mov	w1, w8
  f4:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  f8:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
  fc:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
 100:	tbnz	w0, #0, 12c <_ZN4llvm8ICmpInst8AssertOKEv+0x12c>
 104:	ldr	x0, [sp, #32]
 108:	mov	w8, wzr
 10c:	mov	w1, w8
 110:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
 114:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
 118:	bl	0 <_ZN4llvm8ICmpInst8AssertOKEv>
 11c:	mov	w8, #0x0                   	// #0
 120:	str	w8, [sp, #8]
 124:	tbnz	w0, #0, 12c <_ZN4llvm8ICmpInst8AssertOKEv+0x12c>
 128:	b	134 <_ZN4llvm8ICmpInst8AssertOKEv+0x134>
 12c:	mov	w8, #0x1                   	// #1
 130:	str	w8, [sp, #8]
 134:	ldr	w8, [sp, #8]
 138:	tbnz	w8, #0, 140 <_ZN4llvm8ICmpInst8AssertOKEv+0x140>
 13c:	b	144 <_ZN4llvm8ICmpInst8AssertOKEv+0x144>
 140:	b	15c <_ZN4llvm8ICmpInst8AssertOKEv+0x15c>
 144:	adrp	x0, 0 <_ZN4llvm8ICmpInst8AssertOKEv>
 148:	add	x0, x0, #0x0
 14c:	ldur	x1, [x29, #-16]
 150:	mov	w2, #0x48f                 	// #1167
 154:	ldur	x3, [x29, #-24]
 158:	bl	0 <__assert_fail>
 15c:	ldp	x29, x30, [sp, #64]
 160:	add	sp, sp, #0x50
 164:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm4Type10getContextEv:

0000000000000000 <_ZNK4llvm4Type10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm10VectorType15getElementCountEv:

0000000000000000 <_ZNK4llvm10VectorType15getElementCountEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  28:	str	x0, [sp, #24]
  2c:	ldr	x8, [sp, #24]
  30:	mov	w10, #0x0                   	// #0
  34:	ldr	x9, [sp, #16]
  38:	cmp	x8, x9
  3c:	str	w10, [sp, #4]
  40:	b.hi	4c <_ZNK4llvm10VectorType15getElementCountEv+0x4c>  // b.pmore
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #4]
  4c:	ldr	w8, [sp, #4]
  50:	tbnz	w8, #0, 58 <_ZNK4llvm10VectorType15getElementCountEv+0x58>
  54:	b	5c <_ZNK4llvm10VectorType15getElementCountEv+0x5c>
  58:	b	7c <_ZNK4llvm10VectorType15getElementCountEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0x220                 	// #544
  70:	adrp	x3, 0 <_ZNK4llvm10VectorType15getElementCountEv>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x8, [sp, #24]
  80:	ldr	x9, [sp, #8]
  84:	ldrb	w10, [x9, #40]
  88:	sub	x0, x29, #0x8
  8c:	mov	w1, w8
  90:	and	w2, w10, #0x1
  94:	bl	0 <_ZNK4llvm10VectorType15getElementCountEv>
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #48]
  a0:	add	sp, sp, #0x40
  a4:	ret

Disassembly of section .text._ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10VectorTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10VectorTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10VectorTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10VectorTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10VectorTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10VectorType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10VectorType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10VectorTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getNumElementsEv:

0000000000000000 <_ZNK4llvm14SequentialType14getNumElementsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #32]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12ElementCountC2Ejb:

0000000000000000 <_ZN4llvm12ElementCountC2Ejb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	mov	w8, #0x1                   	// #1
  10:	and	w8, w2, w8
  14:	strb	w8, [sp, #3]
  18:	ldr	x9, [sp, #8]
  1c:	ldr	w8, [sp, #4]
  20:	str	w8, [x9]
  24:	ldrb	w8, [sp, #3]
  28:	and	w8, w8, #0x1
  2c:	strb	w8, [x9, #4]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm7CmpInst14isIntPredicateEv:

0000000000000000 <_ZNK4llvm7CmpInst14isIntPredicateEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm7CmpInst14isIntPredicateEv>
  18:	bl	0 <_ZNK4llvm7CmpInst14isIntPredicateEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm7CmpInst10getOperandEj:

0000000000000000 <_ZNK4llvm7CmpInst10getOperandEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	w9, [sp, #4]
  28:	bl	0 <_ZNK4llvm7CmpInst10getOperandEj>
  2c:	mov	w9, #0x0                   	// #0
  30:	ldr	w10, [sp, #4]
  34:	cmp	w10, w0
  38:	str	w9, [sp]
  3c:	b.cs	48 <_ZNK4llvm7CmpInst10getOperandEj+0x48>  // b.hs, b.nlast
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp]
  48:	ldr	w8, [sp]
  4c:	tbnz	w8, #0, 54 <_ZNK4llvm7CmpInst10getOperandEj+0x54>
  50:	b	58 <_ZNK4llvm7CmpInst10getOperandEj+0x58>
  54:	b	78 <_ZNK4llvm7CmpInst10getOperandEj+0x78>
  58:	adrp	x0, 0 <_ZNK4llvm7CmpInst10getOperandEj>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZNK4llvm7CmpInst10getOperandEj>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x3e4                 	// #996
  6c:	adrp	x3, 0 <_ZNK4llvm7CmpInst10getOperandEj>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #8]
  7c:	bl	0 <_ZNK4llvm7CmpInst10getOperandEj>
  80:	ldur	w8, [x29, #-12]
  84:	mov	w9, w8
  88:	mov	x10, #0x18                  	// #24
  8c:	mul	x9, x10, x9
  90:	add	x0, x0, x9
  94:	bl	0 <_ZNK4llvm7CmpInst10getOperandEj>
  98:	bl	0 <_ZNK4llvm7CmpInst10getOperandEj>
  9c:	ldp	x29, x30, [sp, #32]
  a0:	add	sp, sp, #0x30
  a4:	ret

Disassembly of section .text._ZNK4llvm4Type18isIntOrIntVectorTyEv:

0000000000000000 <_ZNK4llvm4Type18isIntOrIntVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type18isIntOrIntVectorTyEv>
  18:	bl	0 <_ZNK4llvm4Type18isIntOrIntVectorTyEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm4Type18isPtrOrPtrVectorTyEv:

0000000000000000 <_ZNK4llvm4Type18isPtrOrPtrVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type18isPtrOrPtrVectorTyEv>
  18:	bl	0 <_ZNK4llvm4Type18isPtrOrPtrVectorTyEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm7CmpInst14isIntPredicateENS0_9PredicateE:

0000000000000000 <_ZN4llvm7CmpInst14isIntPredicateENS0_9PredicateE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	ldr	w8, [sp, #12]
   c:	mov	w9, #0x0                   	// #0
  10:	cmp	w8, #0x20
  14:	str	w9, [sp, #8]
  18:	b.lt	2c <_ZN4llvm7CmpInst14isIntPredicateENS0_9PredicateE+0x2c>  // b.tstop
  1c:	ldr	w8, [sp, #12]
  20:	cmp	w8, #0x29
  24:	cset	w8, le
  28:	str	w8, [sp, #8]
  2c:	ldr	w8, [sp, #8]
  30:	and	w0, w8, #0x1
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm7CmpInst12getPredicateEv:

0000000000000000 <_ZNK4llvm7CmpInst12getPredicateEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm7CmpInst12getPredicateEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm11Instruction30getSubclassDataFromInstructionEv:

0000000000000000 <_ZNK4llvm11Instruction30getSubclassDataFromInstructionEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction30getSubclassDataFromInstructionEv>
  18:	and	w8, w0, #0xffff
  1c:	and	w0, w8, #0xffff7fff
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm11Instruction24getSubclassDataFromValueEv:

0000000000000000 <_ZNK4llvm11Instruction24getSubclassDataFromValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction24getSubclassDataFromValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm21FixedNumOperandTraitsINS_7CmpInstELj2EE8operandsEPKNS_4UserE:

0000000000000000 <_ZN4llvm21FixedNumOperandTraitsINS_7CmpInstELj2EE8operandsEPKNS_4UserE>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x2                   	// #2
   8:	str	x0, [sp, #8]
   c:	mov	w0, w8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_:

0000000000000000 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	cbnz	x8, 24 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x24>
  18:	mov	x8, xzr
  1c:	stur	x8, [x29, #-8]
  20:	b	80 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x80>
  24:	add	x0, sp, #0x10
  28:	bl	0 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  2c:	mov	w8, #0x0                   	// #0
  30:	str	w8, [sp, #12]
  34:	tbnz	w0, #0, 3c <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x3c>
  38:	b	44 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x44>
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x50>
  4c:	b	54 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x54>
  50:	b	74 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x74>
  54:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x134                 	// #308
  68:	adrp	x3, 0 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZN4llvm12cast_or_nullINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  7c:	stur	x0, [x29, #-8]
  80:	ldur	x0, [x29, #-8]
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZN4llvm21FixedNumOperandTraitsINS_7CmpInstELj2EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21FixedNumOperandTraitsINS_7CmpInstELj2EE8op_beginEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	mov	x9, #0xffffffffffffffd0    	// #-48
  10:	add	x0, x8, x9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm3isaINS_5ValueEPS1_EEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_5ValueEPS1_EEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_5ValueEPS1_EEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_:

0000000000000000 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x44>
  40:	b	64 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_5ValueES1_EENS_10cast_rettyIT_PT0_E8ret_typeES5_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_5ValueEKPS1_PKS1_E4doitERS3_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_5ValueEKPS1_PKS1_E4doitERS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_5ValueEKPS1_PKS1_E4doitERS3_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_5ValueEKPS1_PKS1_E4doitERS3_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_5ValueEPKS1_S3_E4doitERKS3_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_5ValueEPKS1_S3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_5ValueEPKS1_S3_E4doitERKS3_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_5ValueEPKS1_E4doitES3_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_5ValueES1_vE4doitERKS1_:

0000000000000000 <_ZN4llvm8isa_implINS_5ValueES1_vE4doitERKS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, #0x1                   	// #1
   c:	and	w0, w8, #0x1
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_5ValueEPS1_S2_E4doitERKS2_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_5ValueEPS1_S2_E4doitERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4Type11isIntegerTyEv:

0000000000000000 <_ZNK4llvm4Type11isIntegerTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type11isIntegerTyEv>
  18:	cmp	w0, #0xb
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type11isPointerTyEv:

0000000000000000 <_ZNK4llvm4Type11isPointerTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type11isPointerTyEv>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10BranchInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10BranchInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10BranchInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10BranchInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17addBranchMetadataINS_10BranchInstEEEPT_S7_PNS_6MDNodeES9_:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17addBranchMetadataINS_10BranchInstEEEPT_S7_PNS_6MDNodeES9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldr	x8, [sp, #8]
  20:	cbz	x8, 34 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17addBranchMetadataINS_10BranchInstEEEPT_S7_PNS_6MDNodeES9_+0x34>
  24:	ldr	x0, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	mov	w1, #0x2                   	// #2
  30:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  34:	ldr	x8, [sp]
  38:	cbz	x8, 4c <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE17addBranchMetadataINS_10BranchInstEEEPT_S7_PNS_6MDNodeES9_+0x4c>
  3c:	ldr	x0, [sp, #16]
  40:	ldr	x2, [sp]
  44:	mov	w1, #0xf                   	// #15
  48:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  4c:	ldr	x0, [sp, #16]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm10BranchInst6CreateEPNS_10BasicBlockES2_PNS_5ValueEPNS_11InstructionE:

0000000000000000 <_ZN4llvm10BranchInst6CreateEPNS_10BasicBlockES2_PNS_5ValueEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x38                  	// #56
  10:	mov	w9, #0x3                   	// #3
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	str	x2, [sp, #24]
  20:	str	x3, [sp, #16]
  24:	mov	x0, x8
  28:	mov	w1, w9
  2c:	bl	0 <_ZN4llvm4UsernwEmj>
  30:	ldur	x1, [x29, #-8]
  34:	ldur	x2, [x29, #-16]
  38:	ldr	x3, [sp, #24]
  3c:	ldr	x4, [sp, #16]
  40:	str	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm10BranchInstC1EPNS_10BasicBlockES2_PNS_5ValueEPNS_11InstructionE>
  48:	ldr	x0, [sp, #8]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt14_Function_base8_M_emptyEv:

0000000000000000 <_ZNKSt14_Function_base8_M_emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #16]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm14ConstantFolder13CreateIntCastEPNS_8ConstantEPNS_4TypeEb:

0000000000000000 <_ZNK4llvm14ConstantFolder13CreateIntCastEPNS_8ConstantEPNS_4TypeEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	mov	w8, #0x1                   	// #1
  1c:	and	w8, w3, w8
  20:	strb	w8, [sp, #7]
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #8]
  2c:	ldrb	w8, [sp, #7]
  30:	and	w2, w8, #0x1
  34:	bl	0 <_ZN4llvm12ConstantExpr14getIntegerCastEPNS_8ConstantEPNS_4TypeEb>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_11InstructionEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_11InstructionEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_11InstructionEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_11InstructionEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_11InstructionEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_11InstructionEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_11InstructionEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_11InstructionEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm11GlobalValue9getParentEv:

0000000000000000 <_ZN4llvm11GlobalValue9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10AllocaInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10AllocaInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10AllocaInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_10AllocaInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm16UnaryInstructionnwEm:

0000000000000000 <_ZN4llvm16UnaryInstructionnwEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm4UsernwEmj>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm10DataLayout18getAllocaAddrSpaceEv:

0000000000000000 <_ZNK4llvm10DataLayout18getAllocaAddrSpaceEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #4]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_9StoreInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_9StoreInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_9StoreInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_9StoreInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm9StoreInstnwEm:

0000000000000000 <_ZN4llvm9StoreInstnwEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm4UsernwEmj>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_11InstructionELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_11InstructionEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x28                  	// #40
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZSt4moveIRN4llvm15OpenMPIRBuilder16FinalizationInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm15OpenMPIRBuilder16FinalizationInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15OpenMPIRBuilder16FinalizationInfoC2EOS1_:

0000000000000000 <_ZN4llvm15OpenMPIRBuilder16FinalizationInfoC2EOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm15OpenMPIRBuilder16FinalizationInfoC2EOS1_>
  28:	ldr	x8, [sp, #16]
  2c:	ldr	w9, [x8, #32]
  30:	ldr	x10, [sp, #8]
  34:	str	w9, [x10, #32]
  38:	ldrb	w9, [x8, #36]
  3c:	strb	w9, [x10, #36]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE13destroy_rangeEPS2_S4_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xffffffffffffffd8    	// #-40
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE13destroy_rangeEPS2_S4_>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE13destroy_rangeEPS2_S4_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES4_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES4_ET0_T_S7_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEESt13move_iteratorIT_ES5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEESt13move_iteratorIT_ES5_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x28
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEES6_EET0_T_S9_S8_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm15OpenMPIRBuilder16FinalizationInfoEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm15OpenMPIRBuilder16FinalizationInfoEJS2_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructIN4llvm15OpenMPIRBuilder16FinalizationInfoEJS2_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructIN4llvm15OpenMPIRBuilder16FinalizationInfoEJS2_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm15OpenMPIRBuilder16FinalizationInfoEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm15OpenMPIRBuilder16FinalizationInfoEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x28
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEbRKSt13move_iteratorIT_ES8_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIN4llvm15OpenMPIRBuilder16FinalizationInfoEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm15OpenMPIRBuilder16FinalizationInfoEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm15OpenMPIRBuilder16FinalizationInfoEEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15OpenMPIRBuilder16FinalizationInfoEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2EOS4_:

0000000000000000 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2EOS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2EOS4_>
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #8]
  2c:	bl	0 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEEC2EOS4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEE4swapERS4_:

0000000000000000 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEE4swapERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEE4swapERS4_>
  28:	ldr	x8, [sp, #8]
  2c:	add	x0, x8, #0x10
  30:	ldr	x9, [sp, #16]
  34:	add	x1, x9, #0x10
  38:	bl	0 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEE4swapERS4_>
  3c:	ldr	x8, [sp, #8]
  40:	add	x0, x8, #0x18
  44:	ldr	x9, [sp, #16]
  48:	add	x1, x9, #0x18
  4c:	bl	0 <_ZNSt8functionIFvN4llvm13IRBuilderBase11InsertPointEEE4swapERS4_>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZSt4swapISt9_Any_dataENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SD_:

0000000000000000 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SD_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SD_>
  24:	ldr	q0, [x0]
  28:	str	q0, [sp, #16]
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SD_>
  34:	ldur	x8, [x29, #-8]
  38:	ldr	q0, [x0]
  3c:	str	q0, [x8]
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZSt4swapISt9_Any_dataENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SD_>
  48:	ldur	x8, [x29, #-16]
  4c:	ldr	q0, [x0]
  50:	str	q0, [x8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISA_ESt18is_move_assignableISA_EEE5valueEvE4typeERSA_SJ_:

0000000000000000 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISA_ESt18is_move_assignableISA_EEE5valueEvE4typeERSA_SJ_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISA_ESt18is_move_assignableISA_EEE5valueEvE4typeERSA_SJ_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISA_ESt18is_move_assignableISA_EEE5valueEvE4typeERSA_SJ_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPFbRSt9_Any_dataRKS0_St18_Manager_operationEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISA_ESt18is_move_assignableISA_EEE5valueEvE4typeERSA_SJ_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4swapIPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SL_:

0000000000000000 <_ZSt4swapIPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SL_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SL_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SL_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleISC_ESt18is_move_assignableISC_EEE5valueEvE4typeERSC_SL_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_:

0000000000000000 <_ZSt4moveIRSt9_Any_dataEONSt16remove_referenceIT_E4typeEOS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRPFbRSt9_Any_dataRKS0_St18_Manager_operationEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEEONSt16remove_referenceIT_E4typeEOSB_:

0000000000000000 <_ZSt4moveIRPFvRKSt9_Any_dataON4llvm13IRBuilderBase11InsertPointEEEONSt16remove_referenceIT_E4typeEOSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_:

0000000000000000 <_ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x9, [x8]
  20:	add	x0, x8, #0x8
  24:	ldur	x9, [x29, #-16]
  28:	stur	x0, [x29, #-24]
  2c:	mov	x0, x9
  30:	str	x8, [sp, #32]
  34:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #24]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_>
  54:	ldr	x8, [sp, #32]
  58:	str	x0, [x8, #32]
  5c:	add	x0, x8, #0x28
  60:	ldur	x9, [x29, #-16]
  64:	str	x0, [sp, #16]
  68:	mov	x0, x9
  6c:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_>
  70:	ldr	x8, [sp, #16]
  74:	str	x0, [sp, #8]
  78:	mov	x0, x8
  7c:	ldr	x1, [sp, #8]
  80:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardC2ERS0_>
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE8CreateBrEPNS_10BasicBlockE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE8CreateBrEPNS_10BasicBlockE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, xzr
  10:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE8CreateBrEPNS_10BasicBlockE>
  14:	add	x9, x9, #0x0
  18:	add	x10, sp, #0x28
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x0, [x29, #-8]
  28:	ldur	x11, [x29, #-16]
  2c:	str	x0, [sp, #32]
  30:	mov	x0, x11
  34:	mov	x1, x8
  38:	str	x9, [sp, #24]
  3c:	str	x10, [sp, #16]
  40:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE8CreateBrEPNS_10BasicBlockE>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp, #24]
  54:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE8CreateBrEPNS_10BasicBlockE>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #8]
  60:	ldr	x2, [sp, #16]
  64:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE8CreateBrEPNS_10BasicBlockE>
  68:	ldp	x29, x30, [sp, #80]
  6c:	add	sp, sp, #0x60
  70:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev:

0000000000000000 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x18
  10:	sub	x9, x29, #0x28
  14:	stur	x0, [x29, #-8]
  18:	ldur	x10, [x29, #-8]
  1c:	ldr	x0, [x10]
  20:	add	x11, x10, #0x8
  24:	str	x0, [sp, #48]
  28:	mov	x0, x11
  2c:	str	x8, [sp, #40]
  30:	str	x9, [sp, #32]
  34:	str	x10, [sp, #24]
  38:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  3c:	ldr	x8, [sp, #24]
  40:	ldr	x9, [x8, #32]
  44:	stur	x9, [x29, #-32]
  48:	ldur	x2, [x29, #-32]
  4c:	ldr	x9, [sp, #40]
  50:	str	x0, [sp, #16]
  54:	mov	x0, x9
  58:	ldr	x1, [sp, #16]
  5c:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  60:	ldur	x1, [x29, #-24]
  64:	ldur	x2, [x29, #-16]
  68:	ldr	x0, [sp, #48]
  6c:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  70:	ldr	x8, [sp, #24]
  74:	ldr	x0, [x8]
  78:	add	x1, x8, #0x28
  7c:	ldr	x9, [sp, #32]
  80:	str	x0, [sp, #8]
  84:	mov	x0, x9
  88:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  8c:	ldr	x0, [sp, #8]
  90:	ldr	x1, [sp, #32]
  94:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  98:	ldr	x0, [sp, #32]
  9c:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  a0:	ldr	x8, [sp, #24]
  a4:	add	x0, x8, #0x28
  a8:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  ac:	ldr	x8, [sp, #24]
  b0:	add	x0, x8, #0x8
  b4:	bl	0 <_ZN4llvm13IRBuilderBase16InsertPointGuardD2Ev>
  b8:	ldp	x29, x30, [sp, #96]
  bc:	add	sp, sp, #0x70
  c0:	ret

Disassembly of section .text._ZN4llvm11AssertingVHINS_10BasicBlockEEC2EPS1_:

0000000000000000 <_ZN4llvm11AssertingVHINS_10BasicBlockEEC2EPS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x9, [x29, #-16]
  20:	str	x0, [sp, #24]
  24:	mov	x0, x9
  28:	str	w8, [sp, #20]
  2c:	bl	0 <_ZN4llvm11AssertingVHINS_10BasicBlockEEC2EPS1_>
  30:	ldr	x9, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x9
  3c:	ldr	w1, [sp, #20]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZN4llvm11AssertingVHINS_10BasicBlockEEC2EPS1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase23getCurrentDebugLocationEv:

0000000000000000 <_ZNK4llvm13IRBuilderBase23getCurrentDebugLocationEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11AssertingVHINS_10BasicBlockEE10GetAsValueEPNS_5ValueE:

0000000000000000 <_ZN4llvm11AssertingVHINS_10BasicBlockEE10GetAsValueEPNS_5ValueE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE:

0000000000000000 <_ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	mov	x3, x8
  14:	stur	x0, [x29, #-8]
  18:	stur	w1, [x29, #-12]
  1c:	str	x2, [sp, #24]
  20:	ldur	x9, [x29, #-8]
  24:	ldur	w2, [x29, #-12]
  28:	mov	x0, x9
  2c:	mov	x1, x3
  30:	str	x8, [sp, #16]
  34:	str	x9, [sp, #8]
  38:	bl	0 <_ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE>
  3c:	ldr	x8, [sp, #16]
  40:	ldr	x9, [sp, #8]
  44:	str	x8, [x9, #8]
  48:	ldr	x10, [sp, #24]
  4c:	str	x10, [x9, #16]
  50:	mov	x0, x9
  54:	bl	0 <_ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE>
  58:	bl	0 <_ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE>
  5c:	tbnz	w0, #0, 64 <_ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE+0x64>
  60:	b	6c <_ZN4llvm15ValueHandleBaseC2ENS0_14HandleBaseKindEPNS_5ValueE+0x6c>
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm15ValueHandleBase12AddToUseListEv>
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEEC2ES3_S4_:

0000000000000000 <_ZN4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEEC2ES3_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x8, [x29, #-8]
  1c:	str	xzr, [x8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	w2, [sp, #12]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEEC2ES3_S4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm15ValueHandleBase7isValidEPNS_5ValueE:

0000000000000000 <_ZN4llvm15ValueHandleBase7isValidEPNS_5ValueE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	w9, #0x0                   	// #0
  18:	stur	w9, [x29, #-12]
  1c:	cbz	x8, 5c <_ZN4llvm15ValueHandleBase7isValidEPNS_5ValueE+0x5c>
  20:	ldur	x8, [x29, #-8]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN4llvm15ValueHandleBase7isValidEPNS_5ValueE>
  2c:	mov	w9, #0x0                   	// #0
  30:	ldr	x8, [sp, #8]
  34:	cmp	x8, x0
  38:	stur	w9, [x29, #-12]
  3c:	b.eq	5c <_ZN4llvm15ValueHandleBase7isValidEPNS_5ValueE+0x5c>  // b.none
  40:	ldur	x8, [x29, #-8]
  44:	str	x8, [sp]
  48:	bl	0 <_ZN4llvm15ValueHandleBase7isValidEPNS_5ValueE>
  4c:	ldr	x8, [sp]
  50:	cmp	x8, x0
  54:	cset	w9, ne  // ne = any
  58:	stur	w9, [x29, #-12]
  5c:	ldur	w8, [x29, #-12]
  60:	and	w0, w8, #0x1
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZNK4llvm15ValueHandleBase9getValPtrEv:

0000000000000000 <_ZNK4llvm15ValueHandleBase9getValPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEE16setPointerAndIntES3_S4_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEE16setPointerAndIntES3_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	w2, [sp, #12]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	mov	x0, x8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNR4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEE16setPointerAndIntES3_S4_>
  30:	ldr	w10, [sp, #12]
  34:	mov	w1, w10
  38:	bl	0 <_ZNR4llvm14PointerIntPairIPPNS_15ValueHandleBaseELj2ENS1_14HandleBaseKindENS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj2ES6_EEE16setPointerAndIntES3_S4_>
  3c:	ldr	x8, [sp]
  40:	str	x0, [x8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	and	x8, x8, #0xfffffffffffffffc
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	cbnz	x8, 38 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll+0x44>
  40:	b	48 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll+0x48>
  44:	b	68 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll+0x68>
  48:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0xba                  	// #186
  5c:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE9updateIntEll>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	x8, [x29, #-8]
  6c:	and	x8, x8, #0xfffffffffffffff9
  70:	ldr	x9, [sp, #8]
  74:	orr	x0, x8, x9, lsl #1
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x7
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_15ValueHandleBaseELj2ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x7
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPPNS_15ValueHandleBaseEE16getAsVoidPointerES3_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPPNS_15ValueHandleBaseEE16getAsVoidPointerES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm10BranchInst6CreateEPNS_10BasicBlockEPNS_11InstructionE:

0000000000000000 <_ZN4llvm10BranchInst6CreateEPNS_10BasicBlockEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x38                  	// #56
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	mov	w1, w9
  24:	bl	0 <_ZN4llvm4UsernwEmj>
  28:	ldur	x1, [x29, #-8]
  2c:	ldr	x2, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm10BranchInstC1EPNS_10BasicBlockEPNS_11InstructionE>
  38:	ldr	x0, [sp, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm11AssertingVHINS_10BasicBlockEEcvPS1_Ev:

0000000000000000 <_ZNK4llvm11AssertingVHINS_10BasicBlockEEcvPS1_Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11AssertingVHINS_10BasicBlockEEcvPS1_Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11AssertingVHINS_10BasicBlockEED2Ev:

0000000000000000 <_ZN4llvm11AssertingVHINS_10BasicBlockEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11AssertingVHINS_10BasicBlockEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm11AssertingVHINS_10BasicBlockEE9getValPtrEv:

0000000000000000 <_ZNK4llvm11AssertingVHINS_10BasicBlockEE9getValPtrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11AssertingVHINS_10BasicBlockEE9getValPtrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm11AssertingVHINS_10BasicBlockEE12getRawValPtrEv:

0000000000000000 <_ZNK4llvm11AssertingVHINS_10BasicBlockEE12getRawValPtrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11AssertingVHINS_10BasicBlockEE12getRawValPtrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15ValueHandleBaseD2Ev:

0000000000000000 <_ZN4llvm15ValueHandleBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15ValueHandleBaseD2Ev>
  20:	bl	0 <_ZN4llvm15ValueHandleBaseD2Ev>
  24:	tbnz	w0, #0, 2c <_ZN4llvm15ValueHandleBaseD2Ev+0x2c>
  28:	b	34 <_ZN4llvm15ValueHandleBaseD2Ev+0x34>
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZN4llvm15ValueHandleBase17RemoveFromUseListEv>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	mov	x8, #0x40                  	// #64
  10:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	sub	x11, x29, #0x38
  20:	add	x12, sp, #0x40
  24:	stur	x0, [x29, #-8]
  28:	stur	x1, [x29, #-16]
  2c:	stur	x2, [x29, #-24]
  30:	stur	x3, [x29, #-32]
  34:	ldur	x0, [x29, #-8]
  38:	str	x0, [sp, #56]
  3c:	mov	x0, x8
  40:	str	x9, [sp, #48]
  44:	str	x10, [sp, #40]
  48:	str	x11, [sp, #32]
  4c:	str	x12, [sp, #24]
  50:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc>
  54:	ldur	x1, [x29, #-16]
  58:	ldur	x2, [x29, #-24]
  5c:	ldr	x8, [sp, #32]
  60:	str	x0, [sp, #16]
  64:	mov	x0, x8
  68:	ldr	x9, [sp, #48]
  6c:	str	x1, [sp, #8]
  70:	mov	x1, x9
  74:	str	x2, [sp]
  78:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc>
  7c:	ldr	x0, [sp, #16]
  80:	ldr	x1, [sp, #8]
  84:	ldr	x2, [sp]
  88:	ldr	x3, [sp, #32]
  8c:	ldr	x4, [sp, #40]
  90:	bl	0 <_ZN4llvm8LoadInstC1EPNS_4TypeEPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
  94:	ldur	x1, [x29, #-32]
  98:	ldr	x0, [sp, #24]
  9c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc>
  a0:	ldr	x0, [sp, #56]
  a4:	ldr	x1, [sp, #16]
  a8:	ldr	x2, [sp, #24]
  ac:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueEPKc>
  b0:	ldp	x29, x30, [sp, #144]
  b4:	add	sp, sp, #0xa0
  b8:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm10BasicBlockEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm10BasicBlockEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEEC2EPPKvj:

0000000000000000 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEEC2EPPKvj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	bl	0 <_ZN4llvm15SmallPtrSetImplIPNS_10BasicBlockEEC2EPPKvj>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_10BasicBlockEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_10BasicBlockEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_10BasicBlockEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm19SmallPtrSetImplBase10insert_impEPKv:

0000000000000000 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	ldur	x9, [x29, #-24]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #40]
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
  2c:	tbnz	w0, #0, 34 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x34>
  30:	b	1fc <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x1fc>
  34:	mov	x8, xzr
  38:	stur	x8, [x29, #-40]
  3c:	mov	x8, #0x8                   	// #8
  40:	ldr	x9, [sp, #32]
  44:	ldr	x10, [x9, #8]
  48:	stur	x10, [x29, #-48]
  4c:	ldr	x10, [x9, #8]
  50:	ldr	w11, [x9, #28]
  54:	mov	w12, w11
  58:	mul	x8, x8, x12
  5c:	add	x8, x10, x8
  60:	stur	x8, [x29, #-56]
  64:	ldur	x8, [x29, #-48]
  68:	ldur	x9, [x29, #-56]
  6c:	cmp	x8, x9
  70:	b.eq	f0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0xf0>  // b.none
  74:	ldur	x8, [x29, #-48]
  78:	ldr	x8, [x8]
  7c:	stur	x8, [x29, #-64]
  80:	ldur	x8, [x29, #-64]
  84:	ldur	x9, [x29, #-32]
  88:	cmp	x8, x9
  8c:	b.ne	c0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0xc0>  // b.any
  90:	sub	x1, x29, #0x51
  94:	mov	w8, #0x0                   	// #0
  98:	sturb	w8, [x29, #-81]
  9c:	sub	x0, x29, #0x30
  a0:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
  a4:	sub	x9, x29, #0x50
  a8:	stur	x0, [x29, #-80]
  ac:	stur	x1, [x29, #-72]
  b0:	sub	x0, x29, #0x10
  b4:	mov	x1, x9
  b8:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
  bc:	b	214 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x214>
  c0:	ldur	x8, [x29, #-64]
  c4:	str	x8, [sp, #24]
  c8:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
  cc:	ldr	x8, [sp, #24]
  d0:	cmp	x8, x0
  d4:	b.ne	e0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0xe0>  // b.any
  d8:	ldur	x8, [x29, #-48]
  dc:	stur	x8, [x29, #-40]
  e0:	ldur	x8, [x29, #-48]
  e4:	add	x8, x8, #0x8
  e8:	stur	x8, [x29, #-48]
  ec:	b	64 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x64>
  f0:	ldur	x8, [x29, #-40]
  f4:	cbz	x8, 154 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x154>
  f8:	ldur	x8, [x29, #-32]
  fc:	sub	x0, x29, #0x28
 100:	ldur	x9, [x29, #-40]
 104:	str	x8, [x9]
 108:	ldr	x8, [sp, #32]
 10c:	ldr	w10, [x8, #32]
 110:	subs	w10, w10, #0x1
 114:	str	w10, [x8, #32]
 118:	str	x0, [sp, #16]
 11c:	mov	x0, x8
 120:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
 124:	add	x1, sp, #0x57
 128:	mov	w10, #0x1                   	// #1
 12c:	strb	w10, [sp, #87]
 130:	ldr	x0, [sp, #16]
 134:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
 138:	add	x8, sp, #0x58
 13c:	str	x0, [sp, #88]
 140:	str	x1, [sp, #96]
 144:	sub	x0, x29, #0x10
 148:	mov	x1, x8
 14c:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
 150:	b	214 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x214>
 154:	ldr	x8, [sp, #32]
 158:	ldr	w9, [x8, #28]
 15c:	ldr	w10, [x8, #24]
 160:	cmp	w9, w10
 164:	b.cs	1fc <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x1fc>  // b.hs, b.nlast
 168:	ldur	x8, [x29, #-32]
 16c:	mov	x9, #0x8                   	// #8
 170:	ldr	x10, [sp, #32]
 174:	ldr	x11, [x10, #8]
 178:	ldr	w12, [x10, #28]
 17c:	mov	w13, w12
 180:	mov	w12, w13
 184:	add	w12, w12, #0x1
 188:	str	w12, [x10, #28]
 18c:	mul	x13, x9, x13
 190:	add	x11, x11, x13
 194:	str	x8, [x11]
 198:	mov	x0, x10
 19c:	str	x9, [sp, #8]
 1a0:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
 1a4:	ldr	x8, [sp, #32]
 1a8:	ldr	x9, [x8, #8]
 1ac:	ldr	w12, [x8, #28]
 1b0:	subs	w12, w12, #0x1
 1b4:	mov	w10, w12
 1b8:	ubfx	x10, x10, #0, #32
 1bc:	ldr	x11, [sp, #8]
 1c0:	mul	x10, x11, x10
 1c4:	add	x9, x9, x10
 1c8:	add	x0, sp, #0x38
 1cc:	str	x9, [sp, #56]
 1d0:	add	x1, sp, #0x37
 1d4:	mov	w12, #0x1                   	// #1
 1d8:	strb	w12, [sp, #55]
 1dc:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
 1e0:	add	x8, sp, #0x40
 1e4:	str	x0, [sp, #64]
 1e8:	str	x1, [sp, #72]
 1ec:	sub	x0, x29, #0x10
 1f0:	mov	x1, x8
 1f4:	bl	0 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv>
 1f8:	b	214 <_ZN4llvm19SmallPtrSetImplBase10insert_impEPKv+0x214>
 1fc:	ldur	x1, [x29, #-32]
 200:	ldr	x0, [sp, #32]
 204:	bl	0 <_ZN4llvm19SmallPtrSetImplBase14insert_imp_bigEPKv>
 208:	stur	x0, [x29, #-16]
 20c:	ldr	x8, [sp, #40]
 210:	str	x1, [x8, #8]
 214:	ldur	x0, [x29, #-16]
 218:	ldr	x8, [sp, #40]
 21c:	ldr	x1, [x8, #8]
 220:	ldp	x29, x30, [sp, #192]
 224:	add	sp, sp, #0xd0
 228:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEERbESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_:

0000000000000000 <_ZSt9make_pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEERbESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEERbESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEERbESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEERbESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt9make_pairIRPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_:

0000000000000000 <_ZSt9make_pairIRPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIRPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIRPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIRPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZNSt4pairIPKPKvbEC2IPS1_bLb1EEEOS_IT_T0_E:

0000000000000000 <_ZNSt4pairIPKPKvbEC2IPS1_bLb1EEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt4pairIPKPKvbEC2IPS1_bLb1EEEOS_IT_T0_E>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldr	x8, [sp, #16]
  34:	add	x0, x8, #0x8
  38:	bl	0 <_ZNSt4pairIPKPKvbEC2IPS1_bLb1EEEOS_IT_T0_E>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp, #8]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZSt9make_pairIPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_:

0000000000000000 <_ZSt9make_pairIPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIPPKvbESt4pairINSt17__decay_and_stripIT_E6__typeENS4_IT0_E6__typeEEOS5_OS8_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPPKvEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPPKvEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPPKvbEC2IRS2_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPPKvbEC2IRS2_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPPKvbEC2IRS2_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPPKvbEC2IRS2_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZSt7forwardIPPKvEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIPPKvEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIPPKvbEC2IS2_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPPKvbEC2IS2_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPPKvbEC2IS2_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPPKvbEC2IS2_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZSt7forwardIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRbEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEEbEC2IS4_RbLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEEbEC2IS4_RbLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEEbEC2IS4_RbLb1EEEOT_OT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	q0, [x0, #16]
  38:	str	q0, [x8, #16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNSt4pairIN4llvm19SmallPtrSetIteratorIPNS0_10BasicBlockEEEbEC2IS4_RbLb1EEEOT_OT0_>
  44:	ldrb	w9, [x0]
  48:	and	w9, w9, #0x1
  4c:	ldr	x8, [sp]
  50:	strb	w9, [x8, #32]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm10BasicBlockEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm10BasicBlockEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4backEv>
  58:	mov	x8, #0xfffffffffffffff8    	// #-8
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE8pop_backEv:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE8pop_backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE8pop_backEv>
  20:	subs	x1, x0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_10BasicBlockELb1EE8pop_backEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEeqERKS3_:

0000000000000000 <_ZNK4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEeqERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8, #8]
  14:	ldr	x8, [sp]
  18:	ldr	w10, [x8, #8]
  1c:	cmp	w9, w10
  20:	cset	w9, eq  // eq = none
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi:

0000000000000000 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	w9, [x8, #8]
  1c:	ldur	w10, [x29, #-12]
  20:	add	w9, w9, w10
  24:	str	w9, [sp, #16]
  28:	ldr	w1, [sp, #16]
  2c:	mov	x0, x8
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi>
  38:	mov	w9, #0x0                   	// #0
  3c:	str	w9, [sp, #4]
  40:	tbnz	w0, #0, 48 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi+0x48>
  44:	b	50 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi+0x50>
  48:	mov	w8, #0x1                   	// #1
  4c:	str	w8, [sp, #4]
  50:	ldr	w8, [sp, #4]
  54:	tbnz	w8, #0, 5c <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi+0x5c>
  58:	b	60 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi+0x60>
  5c:	b	80 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi+0x80>
  60:	adrp	x0, 0 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi>
  64:	add	x0, x0, #0x0
  68:	adrp	x1, 0 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi>
  6c:	add	x1, x1, #0x0
  70:	mov	w2, #0xda                  	// #218
  74:	adrp	x3, 0 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEEpLEi>
  78:	add	x3, x3, #0x0
  7c:	bl	0 <__assert_fail>
  80:	ldr	w8, [sp, #16]
  84:	ldr	x9, [sp, #8]
  88:	str	w8, [x9, #8]
  8c:	mov	x0, x9
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x30
  98:	ret

Disassembly of section .text._ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEE14index_is_validEi:

0000000000000000 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEE14index_is_validEi>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	cmp	w9, #0x0
  20:	cset	w9, lt  // lt = tstop
  24:	mov	w10, #0x0                   	// #0
  28:	str	x8, [sp, #24]
  2c:	str	w10, [sp, #20]
  30:	tbnz	w9, #0, 70 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEE14index_is_validEi+0x70>
  34:	ldur	w8, [x29, #-12]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	w9, [sp, #16]
  40:	cbz	w8, 68 <_ZN4llvm12SuccIteratorINS_11InstructionENS_10BasicBlockEE14index_is_validEi+0x68>
  44:	ldur	w8, [x29, #-12]
  48:	ldr	x9, [sp, #24]
  4c:	ldr	x0, [x9]
  50:	str	w8, [sp, #12]
  54:	bl	0 <_ZNK4llvm11Instruction16getNumSuccessorsEv>
  58:	ldr	w8, [sp, #12]
  5c:	cmp	w8, w0
  60:	cset	w10, le
  64:	str	w10, [sp, #16]
  68:	ldr	w8, [sp, #16]
  6c:	str	w8, [sp, #20]
  70:	ldr	w8, [sp, #20]
  74:	and	w0, w8, #0x1
  78:	ldp	x29, x30, [sp, #48]
  7c:	add	sp, sp, #0x40
  80:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_10BasicBlockEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8Function15getFunctionTypeEv:

0000000000000000 <_ZNK4llvm8Function15getFunctionTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8Function15getFunctionTypeEv>
  18:	bl	0 <_ZNK4llvm8Function15getFunctionTypeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISC_SB_EE7__valueES8_E6__typeEEE:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISC_SB_EE7__valueES8_E6__typeEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISC_SB_EE7__valueES8_E6__typeEEE>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm12simple_ilistINS_8FunctionEJEE5emptyEv:

0000000000000000 <_ZNK4llvm12simple_ilistINS_8FunctionEJEE5emptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12simple_ilistINS_8FunctionEJEE5emptyEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_:

0000000000000000 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	str	x0, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_8FunctionEE13addNodeToListEPS1_>
  2c:	ldur	x8, [x29, #-16]
  30:	str	x8, [sp, #8]
  34:	ldr	x2, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_8FunctionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  44:	stur	x0, [x29, #-8]
  48:	ldur	x0, [x29, #-8]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_8FunctionEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_8FunctionEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12simple_ilistINS_8FunctionEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_8FunctionEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm14ilist_sentinelINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE5emptyEv:

0000000000000000 <_ZNK4llvm14ilist_sentinelINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE5emptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm14ilist_sentinelINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE5emptyEv>
  20:	ldr	x8, [sp]
  24:	cmp	x8, x0
  28:	cset	w9, eq  // eq = none
  2c:	and	w0, w9, #0x1
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE7getPrevEv:

0000000000000000 <_ZNK4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE7getPrevEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE7getPrevEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_8FunctionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_:

0000000000000000 <_ZN4llvm12simple_ilistINS_8FunctionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x8
  10:	sub	x9, x29, #0x10
  14:	stur	x1, [x29, #-16]
  18:	stur	x0, [x29, #-24]
  1c:	str	x2, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_8FunctionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  2c:	ldr	x8, [sp, #32]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZN4llvm12simple_ilistINS_8FunctionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  3c:	ldr	x1, [sp, #16]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x1
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZN4llvm12simple_ilistINS_8FunctionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  50:	ldr	x1, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZN4llvm12simple_ilistINS_8FunctionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEEEEEvRT_SA_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEEEEEvRT_SA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEEEEEvRT_SA_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EE10getNodePtrEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EE10getNodePtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_8FunctionELb1ELb0EvEEE10getNodePtrEPS3_:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_8FunctionELb1ELb0EvEEE10getNodePtrEPS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_8FunctionELb1ELb0EvEEE10getNodePtrEPS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEC2EPS3_:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEC2EPS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEC2EPS3_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_8FunctionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_8FunctionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, xzr
   8:	str	x0, [sp, #24]
   c:	ldr	x9, [sp, #24]
  10:	str	x9, [sp, #16]
  14:	str	x8, [sp, #8]
  18:	cbz	x9, 28 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_8FunctionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE+0x28>
  1c:	ldr	x8, [sp, #16]
  20:	add	x9, x8, #0x38
  24:	str	x9, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_8FunctionELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3isaINS_8CallInstEPNS_4UserEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8CallInstEPNS_4UserEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8CallInstEPNS_4UserEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8CallInstEPNS_4UserES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8CallInstEPNS_4UserES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_4UserEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_4UserEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_4UserEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_4UserEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_4UserES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_4UserES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_4UserES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_4UserEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8CallInstENS_4UserEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8CallInstENS_4UserEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8CallInstENS_4UserEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	stur	x2, [x29, #-32]
  18:	stur	x3, [x29, #-40]
  1c:	stur	x4, [x29, #-48]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	x0, [x29, #-32]
  28:	str	x8, [sp, #56]
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  30:	ldur	x8, [x29, #-40]
  34:	cmp	x0, x8
  38:	b.ne	48 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x48>  // b.any
  3c:	ldur	x8, [x29, #-32]
  40:	stur	x8, [x29, #-8]
  44:	b	100 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x100>
  48:	ldur	x0, [x29, #-32]
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  50:	stur	x0, [x29, #-56]
  54:	ldur	x8, [x29, #-56]
  58:	cbz	x8, 94 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x94>
  5c:	ldr	x8, [sp, #56]
  60:	add	x0, x8, #0x40
  64:	ldur	w1, [x29, #-20]
  68:	ldur	x2, [x29, #-56]
  6c:	ldur	x3, [x29, #-40]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  74:	ldur	x2, [x29, #-48]
  78:	ldr	x8, [sp, #56]
  7c:	str	x0, [sp, #48]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #48]
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  8c:	stur	x0, [x29, #-8]
  90:	b	100 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x100>
  94:	ldur	w0, [x29, #-20]
  98:	ldur	x1, [x29, #-32]
  9c:	ldur	x2, [x29, #-40]
  a0:	add	x8, sp, #0x40
  a4:	str	w0, [sp, #44]
  a8:	mov	x0, x8
  ac:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  b0:	add	x9, x9, #0x0
  b4:	str	x1, [sp, #32]
  b8:	mov	x1, x9
  bc:	str	x2, [sp, #24]
  c0:	str	x8, [sp, #16]
  c4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  c8:	ldr	w0, [sp, #44]
  cc:	ldr	x1, [sp, #32]
  d0:	ldr	x2, [sp, #24]
  d4:	ldr	x3, [sp, #16]
  d8:	mov	x8, xzr
  dc:	mov	x4, x8
  e0:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
  e4:	ldur	x2, [x29, #-48]
  e8:	ldr	x8, [sp, #56]
  ec:	str	x0, [sp, #8]
  f0:	mov	x0, x8
  f4:	ldr	x1, [sp, #8]
  f8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  fc:	stur	x0, [x29, #-8]
 100:	ldur	x0, [x29, #-8]
 104:	ldp	x29, x30, [sp, #144]
 108:	add	sp, sp, #0xa0
 10c:	ret

Disassembly of section .text._ZNK4llvm14ConstantFolder10CreateCastENS_11Instruction7CastOpsEPNS_8ConstantEPNS_4TypeE:

0000000000000000 <_ZNK4llvm14ConstantFolder10CreateCastENS_11Instruction7CastOpsEPNS_8ConstantEPNS_4TypeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	w0, [x29, #-12]
  20:	ldr	x1, [sp, #8]
  24:	ldr	x2, [sp]
  28:	mov	w8, wzr
  2c:	and	w3, w8, #0x1
  30:	bl	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_5ValueEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_5ValueEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_5ValueEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_5ValueEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_5ValueEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_5ValueEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt8distanceIPPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE18uninitialized_copyIS2_S2_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE18uninitialized_copyIS2_S2_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE18uninitialized_copyIS2_S2_EEvPT_S6_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS5_E4typeES7_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x8                   	// #8
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZSt10__distanceIPPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPPN4llvm5ValueEENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPPN4llvm5ValueEENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt8distanceIPN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES4_S4_:

0000000000000000 <_ZSt8distanceIPN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES4_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES4_S4_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES4_S4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE18uninitialized_copyIPNS_3UseEPS2_EEvT_S8_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE18uninitialized_copyIPNS_3UseEPS2_EEvT_S8_T0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_5ValueELb1EE18uninitialized_copyIPNS_3UseEPS2_EEvT_S8_T0_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt10__distanceIPN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x18                  	// #24
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPN4llvm3UseEENSt15iterator_traitsIT_E17iterator_categoryERKS4_:

0000000000000000 <_ZSt19__iterator_categoryIPN4llvm3UseEENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPN4llvm3UseEPPNS0_5ValueEET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyIPN4llvm3UseEPPNS0_5ValueEET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt18uninitialized_copyIPN4llvm3UseEPPNS0_5ValueEET0_T_S7_S6_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPN4llvm3UseEPPNS2_5ValueEEET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPN4llvm3UseEPPNS2_5ValueEEET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	str	x8, [sp]
  20:	ldur	x8, [x29, #-8]
  24:	ldr	x9, [sp, #16]
  28:	cmp	x8, x9
  2c:	b.eq	5c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPN4llvm3UseEPPNS2_5ValueEEET0_T_S9_S8_+0x5c>  // b.none
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPN4llvm3UseEPPNS2_5ValueEEET0_T_S9_S8_>
  38:	ldur	x1, [x29, #-8]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPN4llvm3UseEPPNS2_5ValueEEET0_T_S9_S8_>
  40:	ldur	x8, [x29, #-8]
  44:	add	x8, x8, #0x18
  48:	stur	x8, [x29, #-8]
  4c:	ldr	x8, [sp]
  50:	add	x8, x8, #0x8
  54:	str	x8, [sp]
  58:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPN4llvm3UseEPPNS2_5ValueEEET0_T_S9_S8_+0x20>
  5c:	ldr	x0, [sp]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZSt10_ConstructIPN4llvm5ValueEJRNS0_3UseEEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIPN4llvm5ValueEJRNS0_3UseEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRNS0_3UseEEEvPT_DpOT0_>
  24:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRNS0_3UseEEEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt11__addressofIPN4llvm5ValueEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIPN4llvm5ValueEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm3UseEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm3UseEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt16initializer_listIiE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIiE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIiE3endEv:

0000000000000000 <_ZNKSt16initializer_listIiE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIiE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIiE3endEv>
  30:	mov	x8, #0x4                   	// #4
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIiE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIiE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm8MetadataEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm8MetadataEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm8MetadataEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm8MetadataEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIPN4llvm8MetadataEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIPN4llvm8MetadataEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm8MetadataEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm8MetadataEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14FunctionCallee15getFunctionTypeEv:

0000000000000000 <_ZN4llvm14FunctionCallee15getFunctionTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_5ValueEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x8, #0x40                  	// #64
  10:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	add	x11, sp, #0x38
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-24]
  2c:	stur	x3, [x29, #-32]
  30:	ldur	x0, [x29, #-8]
  34:	str	x0, [sp, #48]
  38:	mov	x0, x8
  3c:	str	x9, [sp, #40]
  40:	str	x10, [sp, #32]
  44:	str	x11, [sp, #24]
  48:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  4c:	ldur	x1, [x29, #-16]
  50:	ldur	x2, [x29, #-24]
  54:	ldr	x8, [sp, #24]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	ldr	x9, [sp, #40]
  64:	str	x1, [sp, #8]
  68:	mov	x1, x9
  6c:	str	x2, [sp]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  74:	ldr	x0, [sp, #16]
  78:	ldr	x1, [sp, #8]
  7c:	ldr	x2, [sp]
  80:	ldr	x3, [sp, #24]
  84:	ldr	x4, [sp, #32]
  88:	bl	0 <_ZN4llvm8LoadInstC1EPNS_4TypeEPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
  8c:	ldur	x2, [x29, #-32]
  90:	ldr	x0, [sp, #48]
  94:	ldr	x1, [sp, #16]
  98:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  9c:	ldp	x29, x30, [sp, #112]
  a0:	add	sp, sp, #0x80
  a4:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE8pop_backEv:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE8pop_backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE8pop_backEv>
  20:	subs	x1, x0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE8pop_backEv>
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE8pop_backEv>
  34:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15OpenMPIRBuilder16FinalizationInfoELb0EE8pop_backEv>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10ReturnInstEKPNS_11InstructionEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10ReturnInstEKPNS_11InstructionEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10ReturnInstEKPNS_11InstructionEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10ReturnInstEKPNS_11InstructionEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10ReturnInstEPKNS_11InstructionES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10ReturnInstEPKNS_11InstructionES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10ReturnInstEPKNS_11InstructionES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10ReturnInstEPKNS_11InstructionEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10ReturnInstENS_11InstructionEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10ReturnInstENS_11InstructionEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10ReturnInstENS_11InstructionEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10ReturnInst7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm10ReturnInst7classofEPKNS_11InstructionE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10ReturnInst7classofEPKNS_11InstructionE>
  18:	cmp	w0, #0x1
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_11InstructionEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_11InstructionEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret
