{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571165321302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571165321314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 15:48:41 2019 " "Processing started: Tue Oct 15 15:48:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571165321314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165321314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tomasulo -c Tomasulo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tomasulo -c Tomasulo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165321314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571165322596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571165322596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs/rs_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs/rs_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_tb-tb " "Found design unit 1: rs_tb-tb" {  } { { "RS/rs_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340471 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs_tb " "Found entity 1: rs_tb" {  } { { "RS/rs_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs/rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs/rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs-rs " "Found design unit 1: rs-rs" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340476 ""} { "Info" "ISGN_ENTITY_NAME" "1 rs " "Found entity 1: rs" {  } { { "RS/rs.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RS/rs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maptable/maptable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maptable/maptable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MapTable-MapTable " "Found design unit 1: MapTable-MapTable" {  } { { "MapTable/MapTable.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/MapTable/MapTable.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340480 ""} { "Info" "ISGN_ENTITY_NAME" "1 MapTable " "Found entity 1: MapTable" {  } { { "MapTable/MapTable.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/MapTable/MapTable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-FIFO " "Found design unit 1: FIFO-FIFO" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340485 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO/FIFO.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/FIFO/FIFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb/cdb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdb/cdb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdb_tb-tb " "Found design unit 1: cdb_tb-tb" {  } { { "CDB/CDB_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340489 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdb_tb " "Found entity 1: cdb_tb" {  } { { "CDB/CDB_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb/cdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdb/cdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdb-cdb " "Found design unit 1: cdb-cdb" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340493 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdb " "Found entity 1: cdb" {  } { { "CDB/CDB.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/CDB/CDB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-tb " "Found design unit 1: decoder_tb-tb" {  } { { "Decoder/Decoder_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder_tb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340498 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "Decoder/Decoder_tb.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Decoder " "Found design unit 1: Decoder-Decoder" {  } { { "Decoder/Decoder.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340502 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder/Decoder.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Decoder/Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiletomasulo/regfiletomasulo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfiletomasulo/regfiletomasulo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFileTomasulo-RegFileTomasuloArq " "Found design unit 1: RegFileTomasulo-RegFileTomasuloArq" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340506 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFileTomasulo " "Found entity 1: RegFileTomasulo" {  } { { "RegFileTomasulo/RegFileTomasulo.vhd" "" { Text "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/RegFileTomasulo/RegFileTomasulo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tomasulo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tomasulo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tomasulo " "Found entity 1: Tomasulo" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571165340509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165340509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tomasulo " "Elaborating entity \"Tomasulo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571165340808 ""}
{ "Error" "EGDFX_ILLEGAL_BUS_RANGE" "-1 port \"busyRs\[2**fubits-1*2**rsbits-1..0\]\" (ID Decoder:inst1) " "Bus range -1 is illegal in signal \"port \"busyRs\[2**fubits-1*2**rsbits-1..0\]\" (ID Decoder:inst1)\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 224 696 1048 432 "inst1" "" } } } }  } 0 275050 "Bus range %1!d! is illegal in signal \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165340883 ""}
{ "Error" "EGDFX_ILLEGAL_BUS_RANGE" "-1 port \"RSLineOneHot\[2**fubits-1*2**rsbits-1..0\]\" (ID Decoder:inst1) " "Bus range -1 is illegal in signal \"port \"RSLineOneHot\[2**fubits-1*2**rsbits-1..0\]\" (ID Decoder:inst1)\"" {  } { { "Tomasulo.bdf" "" { Schematic "C:/Users/Pedrp/Documents/Poli USP/OrgArq 2/Tomasulo/Tomasulo.bdf" { { 224 696 1048 432 "inst1" "" } } } }  } 0 275050 "Bus range %1!d! is illegal in signal \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571165340884 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571165340946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571165341223 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 15 15:49:01 2019 " "Processing ended: Tue Oct 15 15:49:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571165341223 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571165341223 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571165341223 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165341223 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571165341973 ""}
