// Seed: 1221133186
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout supply1 id_2;
  input uwire id_1;
  assign id_2.id_1 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd42
) (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri1 id_6
    , id_10,
    input wand _id_7,
    output logic id_8
);
  uwire [-1 : id_7] id_11, id_12;
  always id_8 <= id_10;
  logic id_13;
  logic id_14;
  ;
  assign id_12 = 1 ? id_0 : -1;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_12
  );
  assign modCall_1.id_2 = 0;
  assign id_12 = (id_13);
endmodule
