[
  {
    "publisher": [
      "Xilinx-ABEL Design Software Reference Manual, Data I/O Corp"
    ],
    "title": [
      "D-6 Digital Circuit Analysis and Design with an Introduction to CPLDs and FPGAs Orchard Publications References and Suggestions for Further Study 1"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "2."
    ],
    "container-title": [
      "The ISP Application Guide and CPLD Data Book, Application Note XAPP075"
    ],
    "location": [
      "San Jose, CA"
    ],
    "publisher": [
      "Xilinx Inc"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bout",
        "given": "D.",
        "particle": "Van den"
      }
    ],
    "citation-number": [
      "3."
    ],
    "location": [
      "Englewoods Cliff, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Xilinx FPGA Student Manual\""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "R."
      }
    ],
    "citation-number": [
      "4."
    ],
    "container-title": [
      "Benjamin/Cummings Publ. Comp"
    ],
    "location": [
      "Redwood City, CA"
    ],
    "title": [
      "Contemporary Logic Design"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Wakerly",
        "given": "J."
      }
    ],
    "citation-number": [
      "5."
    ],
    "location": [
      "Englewoods Cliff, NJ"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Digital Design"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "6."
    ],
    "collection-title": [
      "Xilinx Foundation Series"
    ],
    "genre": [
      "On-line documentation,"
    ],
    "location": [
      "San Jose, CA"
    ],
    "publisher": [
      "Xilinx"
    ],
    "type": null
  },
  {
    "citation-number": [
      "7."
    ],
    "publisher": [
      "Inc., Verilog-XL Reference Manual"
    ],
    "title": [
      "Cadence Design Systems"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "8."
    ],
    "container-title": [
      "Open Verilog International (OVI), Verilog HDL Language Reference Manual (LRM), 15466 Los Gatos Boulevard, Suite 109-071, Los Gatos, CA 95032"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sternheim",
        "given": "E."
      },
      {
        "family": "Singh",
        "given": "R."
      },
      {
        "family": "Trivedi",
        "given": "Y."
      },
      {
        "family": "Madhaven",
        "given": "R."
      },
      {
        "family": "Stapleton",
        "given": "W."
      }
    ],
    "citation-number": [
      "9."
    ],
    "location": [
      "Cupertino, CA"
    ],
    "publisher": [
      "Automata Publishing Co"
    ],
    "title": [
      "Digital Design and Synthesis with Verilog HDL, published by"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "Donald E."
      },
      {
        "family": "Moorby",
        "given": "Philip R."
      }
    ],
    "citation-number": [
      "10."
    ],
    "isbn": [
      "0-7923-9523-9"
    ],
    "location": [
      "Norwell MA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The Verilog Hardware Description Language, Second edition, published by"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bhasker",
        "given": "J."
      }
    ],
    "citation-number": [
      "11."
    ],
    "isbn": [
      "0-9656277-4-8"
    ],
    "title": [
      "A Verilog HDL Primer, Star Galaxy Press, 1058 Treeline Drive, Allentown, PA 18103"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Solutions",
        "given": "Wellspring"
      },
      {
        "given": "Inc"
      }
    ],
    "citation-number": [
      "12."
    ],
    "title": [
      "VeriWell User's Guide 1.2"
    ],
    "type": null
  },
  {
    "citation-number": [
      "13."
    ],
    "location": [
      "Street, New York, NY 10017, USA, www.ieee.org"
    ],
    "title": [
      "The IEEE Std 1149.1-1990 - Test Access Port and Boundary-Scan Architecture, and the Std 1149.1-1994b - Supplement to IEEE Std 1149.1-1990, are available from IEEE Inc., 345 East 47th"
    ],
    "type": null
  }
]
