INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.21 Latches Do not do that/HDL Example 4.21 Latches Do not do that/HDL Example 4.21 Latches Do not do that.srcs/sources_1/imports/HDL Example 4.21 Latches Do not do that/Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.21 Latches Do not do that/HDL Example 4.21 Latches Do not do that/HDL Example 4.21 Latches Do not do that.srcs/sim_1/imports/HDL Example 4.21 Latches Do not do that/Simulation_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_21_Latches_Do_not_do_that
