- {MinimumRequiredVersion: 4.36.0}
- aquavanjaram942
- gfx942
- [Device 0049, Device 0050]
- AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  ConvolutionConfig: []
  DataType: 7
  DestDataType: 0
  F32XdlMathOp: 0
  Fp16AltImpl: false
  Fp32toFp8SWClip: true
  Fp8NoPackUpConversion: false
  HighPrecisionAccumulate: true
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SilentHighPrecisionAccumulate: false
  StochasticRounding: false
  StridedBatched: true
  TLUA: true
  TLUB: true
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: true
  UseBeta: true
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  ZeroPadA: []
  ZeroPadB: []
- - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 2
    NonTemporalD: 0
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS3_MIAV0_NTA0_NTB0_NTC2_NTD0_SVW2_VW2_WSGRA0_WSGRB0_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 2
    NonTemporalD: 1
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS0_MIAV0_NTA0_NTB0_NTC2_NTD1_SVW1_VW1_WSGRA0_WSGRB1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 2
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS0_MIAV0_NTA0_NTB0_NTC3_NTD2_SVW1_VW1_WSGRA1_WSGRB0_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 1
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS3_MIAV0_NTA1_NTB0_NTC3_NTD3_SVW2_VW2_WSGRA0_WSGRB0_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 1
    NonTemporalC: 2
    NonTemporalD: 0
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS3_MIAV0_NTA0_NTB1_NTC2_NTD0_SVW2_VW2_WSGRA0_WSGRB0_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 1
    NonTemporalC: 2
    NonTemporalD: 1
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS0_MIAV0_NTA0_NTB1_NTC2_NTD1_SVW1_VW1_WSGRA0_WSGRB1_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 1
    NonTemporalC: 3
    NonTemporalD: 2
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS3_MIAV0_NTA0_NTB1_NTC3_NTD2_SVW2_VW2_WSGRA0_WSGRB0_WGM12
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 12
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: true
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 2
    NonTemporalD: 0
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 7
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS0_MIAV1_NTA0_NTB0_NTC2_NTD0_SVW1_VW1_WSGRA1_WSGRB1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 4
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 1
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: true
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 2
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 8
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS0_MIAV1_NTA0_NTB0_NTC3_NTD2_SVW1_VW1_WSGRA1_WSGRB1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 1
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 0
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 1
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: true
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 128
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 9
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS0_MIAV1_NTA0_NTB0_NTC3_NTD3_SVW1_VW1_WSGRA1_WSGRB0_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: true
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 1
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 0
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 10
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS3_MIAV1_NTA1_NTB0_NTC3_NTD0_SVW2_VW2_WSGRA0_WSGRB0_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 1
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 16
    DepthULdsDivisor: 1
    DirectToLds: false
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    Fp16AltImpl: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 2
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 2
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPad: 0
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 2048
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 1
    LoopTail: true
    LoopUnroll: 8
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: true
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 4]
    MIWaveTileA: 2
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 128
    MacroTileA: 256
    MacroTileB: 128
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 0
    NonTemporalB: 1
    NonTemporalC: 2
    NonTemporalD: 2
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 128
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 2
    NumLoadsB: 1
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 1
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 11
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x128x16_MI32x32x8x1_SN_AMAS3_MIAV1_NTA0_NTB1_NTC2_NTD2_SVW2_VW2_WSGRA0_WSGRB0_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 6
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [2, 128]
    ThreadTile0: 32
    ThreadTile1: 4
    ThreadTileA: 32
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 2
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [128, 2, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 16
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
    allowLRVWBforTLUandMI: false
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    ClusterLocalRead: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    ExtraLatencyForLR: 0
    ExtraMiLatencyLeft: 0
    ForceStoreSC1: false
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinKForGSU: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 2
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 8
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 12
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x256x32_MI16x16x16x1_SN_1LDSB0_NTA2_NTB0_NEPBS8_PLR1_SU0_SUS0_SPO0_SSO0_TT8_128_VFLRP0_WSGRA1_WSGRB0_WG32_8_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    StreamK: 0
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 128]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 4
    VectorWidthB: 1
    VgprForLocalReadPacking: 0
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    ClusterLocalRead: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    ExtraLatencyForLR: 0
    ExtraMiLatencyLeft: 0
    ForceStoreSC1: false
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinKForGSU: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 1
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 13
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x256x32_MI16x16x16x1_SN_1LDSB0_NTA1_NTB0_NEPBS4_PLR3_SU32_SUS256_SPO1_SSO8_TT8_128_VFLRP0_WSGRA0_WSGRB0_WG32_8_1_WGM24
    SourceSwap: true
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 8
    StoreVectorWidth: 4
    StreamK: 0
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 128]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 4
    VectorWidthB: 1
    VgprForLocalReadPacking: 0
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 24
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    ClusterLocalRead: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    ExtraLatencyForLR: 0
    ExtraMiLatencyLeft: 0
    ForceStoreSC1: false
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinKForGSU: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 2
    NonTemporalB: 0
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 4
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 14
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x256x32_MI16x16x16x1_SN_1LDSB0_NTA2_NTB0_NEPBS4_PLR1_SU0_SUS0_SPO0_SSO0_TT8_128_VFLRP0_WSGRA1_WSGRB0_WG32_8_1_WGM6
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    StreamK: 0
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 128]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 4
    VectorWidthB: 1
    VgprForLocalReadPacking: 0
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    ClusterLocalRead: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    ExtraLatencyForLR: 0
    ExtraMiLatencyLeft: 0
    ForceStoreSC1: false
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinKForGSU: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 2
    NonTemporalB: 1
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 8
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 15
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x256x32_MI16x16x16x1_SN_1LDSB0_NTA2_NTB1_NEPBS8_PLR3_SU0_SUS0_SPO0_SSO0_TT8_128_VFLRP1_WSGRA1_WSGRB0_WG32_8_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: false
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    StreamK: 0
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 128]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 4
    VectorWidthB: 1
    VgprForLocalReadPacking: 1
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    ClusterLocalRead: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    ExtraLatencyForLR: 0
    ExtraMiLatencyLeft: 0
    ForceStoreSC1: false
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 4
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 1
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 2
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [16, 16, 16, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [16, 4]
    MIWaveTileA: 16
    MIWaveTileB: 4
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 16
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 16, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinKForGSU: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 1
    NonTemporalB: 1
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 8
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 3
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 16
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x256x32_MI16x16x16x1_SN_1LDSB0_NTA1_NTB1_NEPBS8_PLR3_SU32_SUS256_SPO1_SSO0_TT16_64_VFLRP0_WSGRA1_WSGRB0_WG16_16_1_WGM6
    SourceSwap: true
    StaggerU: 32
    StaggerUMapping: 0
    StaggerUStride: 256
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    StreamK: 0
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [16, 64]
    ThreadTile0: 64
    ThreadTile1: 4
    ThreadTileA: 64
    ThreadTileB: 4
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 4
    VectorWidthB: 1
    VgprForLocalReadPacking: 0
    WaveSeparateGlobalReadA: 1
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [16, 16, 1]
    WorkGroupMapping: 6
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 2
  - 1LDSBuffer: 0
    AggressivePerfMode: 1
    AssertAlphaValue: false
    AssertBetaValue: false
    AssertCEqualsD: false
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertMinApproxSize: 3
    AssertSizeEqual: {}
    AssertSizeGreaterThan: {}
    AssertSizeLessThan: {}
    AssertSizeMultiple: {}
    AssertStrideAEqual: {0: 1}
    AssertStrideBEqual: {0: 1}
    AssertStrideCEqual: {0: 1}
    AssertStrideDEqual: {0: 1}
    AssertSummationElementMultiple: 1
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    AtomicAddC: false
    BufferLoad: true
    BufferStore: true
    CheckDimOverflow: 0
    CheckTensorDimAsserts: false
    ClusterLocalRead: false
    CodeObjectVersion: default
    CustomKernelName: ''
    DepthU: 32
    DepthULdsDivisor: 1
    DirectToLdsA: false
    DirectToLdsB: false
    DirectToVgprA: false
    DirectToVgprB: false
    DisableAtomicFail: 0
    DisableKernelPieces: 0
    DisableVgprOverlapping: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    EnableMatrixInstructionStore: true
    ExpandPointerSwap: true
    ExtraLatencyForLR: 0
    ExtraMiLatencyLeft: 0
    ForceStoreSC1: false
    Fp16AltImpl: false
    Fp16AltImplRound: false
    FractionalLoad: 0
    GlobalLoadVectorWidthA: 8
    GlobalLoadVectorWidthB: 8
    GlobalRead2A: true
    GlobalRead2B: true
    GlobalReadCoalesceGroupA: true
    GlobalReadCoalesceGroupB: true
    GlobalReadCoalesceVectorA: true
    GlobalReadCoalesceVectorB: true
    GlobalReadPerMfma: 1
    GlobalReadVectorWidth: 8
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: SingleBuffer
    GlobalSplitUAtomicAdd: false
    GlobalSplitUSummationAssignmentRoundRobin: true
    GlobalSplitUWorkGroupMappingRoundRobin: false
    GlobalWriteVectorWidth: 4
    GroupLoadStore: false
    GuaranteeNoPartialA: false
    GuaranteeNoPartialB: false
    ISA: [9, 4, 2]
    InnerUnroll: 1
    InterleaveAlpha: 0
    KernelLanguage: Assembly
    LSCA: 128
    LSCB: 128
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 2
    LVPB: 2
    LdcEqualsLdd: false
    LdsBlockSizePerPadA: 0
    LdsBlockSizePerPadB: 0
    LdsInitCVgprs: false
    LdsNumElements: 32768
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LocalDotLayout: 1
    LocalRead2A: true
    LocalRead2B: true
    LocalReadVectorWidth: 4
    LocalSplitU: 1
    LocalWrite2A: true
    LocalWrite2B: true
    LocalWritePerMfma: -1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopDoWhile: false
    LoopIters: 4
    LoopTail: true
    LoopUnroll: 32
    MACInstruction: FMA
    MFMA_BF16_1K: true
    MIArchVgpr: false
    MIBlock: [32, 32, 8, 1, 1, 1]
    MIInputPerThread: 4
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [8, 2]
    MIWaveTileA: 8
    MIWaveTileB: 2
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MacroTileShapeMax: 64
    MacroTileShapeMin: 1
    MagicDivAlg: 2
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 8
    MatrixInstM: 32
    MatrixInstN: 32
    MatrixInstruction: [32, 32, 8, 1]
    MaxOccupancy: 40
    MaxVgprNumber: 256
    MemoryModifierFormat: SC0
    MinKForGSU: 256
    MinVgprNumber: 0
    NoLdsWriteCode: false
    NoReject: false
    NonTemporalA: 1
    NonTemporalB: 1
    NonTemporalC: 3
    NonTemporalD: 3
    NumElementsPerBatchStore: 8
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 4
    NumLoadsB: 4
    NumLoadsCoalescedA: 2
    NumLoadsCoalescedB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    OptNoLoadLoop: 1
    OptPreLoopVmcnt: 0
    PackBatchDims: 0
    PackFreeDims: 1
    PackGranularity: 2
    PackSummationDims: 0
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PerformanceSyncLocation: -1
    PerformanceWaitCount: -1
    PerformanceWaitLocation: -1
    PersistentKernel: 0
    PersistentKernelAlongBatch: false
    PrefetchAcrossPersistent: 0
    PrefetchAcrossPersistentMode: 0
    PrefetchGlobalRead: 2
    PrefetchLocalRead: 1
    ProblemType:
      AllowNoFreeDims: false
      AssignedDerivedParameters: true
      Batched: true
      ComplexConjugateA: false
      ComplexConjugateB: false
      ComputeDataType: 0
      ConvolutionConfig: []
      DataType: 7
      DestDataType: 0
      F32XdlMathOp: 0
      Fp16AltImpl: false
      Fp16AltImplRound: false
      Fp32toFp8SWClip: true
      Fp8NoPackUpConversion: false
      HighPrecisionAccumulate: true
      Index0: 0
      Index01A: 0
      Index01B: 1
      Index1: 1
      IndexAssignmentsA: [0, 3, 2]
      IndexAssignmentsB: [1, 3, 2]
      IndexAssignmentsLD: [4, 5, 6, 7]
      IndexUnroll: 3
      IndexUnrollA: 1
      IndexUnrollB: 1
      IndicesBatch: [2]
      IndicesFree: [0, 1]
      IndicesSummation: [3]
      MirrorDimsA: []
      MirrorDimsB: []
      NumIndicesBatch: 1
      NumIndicesC: 3
      NumIndicesFree: 2
      NumIndicesLD: 4
      NumIndicesSummation: 1
      OperationType: GEMM
      SetConstStrideA: []
      SetConstStrideB: []
      SilentHighPrecisionAccumulate: false
      StochasticRounding: false
      StridedBatched: true
      TLUA: true
      TLUB: true
      Tensor0: 0
      Tensor1: 1
      TileA: 0
      TileAwareSelection: false
      TileB: 1
      TotalIndices: 4
      TransposeA: false
      TransposeB: true
      UseBeta: true
      UseInitialStridesAB: false
      UseInitialStridesCD: false
      ZeroPadA: []
      ZeroPadB: []
    ReplacementKernel: false
    ScheduleGlobalRead: 1
    ScheduleIterAlg: 3
    ScheduleLocalWrite: 1
    SolutionIndex: 17
    SolutionNameMin: Cijk_Ailk_Bjlk_BSS_BH_MT256x256x32_MI32x32x8x1_SN_1LDSB0_NTA1_NTB1_NEPBS8_PLR1_SU0_SUS0_SPO1_SSO0_TT8_64_VFLRP0_WSGRA0_WSGRB0_WG32_8_1_WGM18
    SourceSwap: true
    StaggerU: 0
    StaggerUMapping: 0
    StaggerUStride: 0
    StoreCInUnroll: false
    StoreCInUnrollExact: false
    StoreCInUnrollInterval: 1
    StoreCInUnrollPostLoop: false
    StorePriorityOpt: true
    StoreRemapVectorWidth: 0
    StoreSyncOpt: 0
    StoreVectorWidth: 4
    StreamK: 0
    SubGroup0: 2
    SubGroup1: 128
    SubGroupA: 2
    SubGroupB: 128
    SuppressNoLoadLoop: false
    ThreadSeparateGlobalReadA: 0
    ThreadSeparateGlobalReadB: 0
    ThreadTile: [8, 64]
    ThreadTile0: 128
    ThreadTile1: 2
    ThreadTileA: 128
    ThreadTileB: 2
    TransposeLDS: 0
    UnrollIncIsDepthU: 0
    UnrollMajorLDSA: false
    UnrollMajorLDSB: false
    UnrollMemFence: false
    Use64bShadowLimit: 1
    UseInstOffsetForGRO: 0
    UseSgprForGRO: -1
    Valid: true
    VectorAtomicWidth: 1
    VectorStore: -1
    VectorWidth: 4
    VectorWidthB: 1
    VgprForLocalReadPacking: 0
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WavefrontSize: 64
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 18
    WorkGroupMappingType: B
    _DepthULds: 32
    _GlobalAccumulation: null
    _UseSgprForGRO: false
    _VectorStore: 1
    _WorkspaceSizePerElemC: 0
    _staggerStrideShift: 0
- [2, 3, 0, 1]
- - - [6144, 4864, 1, 4096]
    - [8, 70.712]
  - - [6144, 4864, 1, 8192]
    - [10, 76.966]
  - - [6144, 4864, 1, 16384]
    - [6, 80.65]
  - - [6144, 4864, 1, 4352]
    - [9, 71.359]
  - - [6144, 4864, 1, 8448]
    - [4, 77.231]
  - - [6144, 4864, 1, 16640]
    - [3, 80.74]
  - - [4864, 3072, 1, 4096]
    - [5, 69.961]
  - - [4864, 3072, 1, 8192]
    - [2, 76.379]
  - - [4864, 3072, 1, 16384]
    - [11, 79.987]
  - - [4864, 3072, 1, 4352]
    - [7, 70.538]
  - - [4864, 3072, 1, 8448]
    - [1, 76.616]
  - - [4864, 3072, 1, 16640]
    - [0, 80.077]
  - - [4864, 3072, 1, 2048]
    - [12, 62.19]
  - - [4864, 3072, 1, 6144]
    - [13, 70.21]
  - - [3072, 4864, 1, 2048]
    - [14, 60.46]
  - - [3072, 4864, 1, 4096]
    - [15, 67.36]
  - - [3072, 4864, 1, 6144]
    - [16, 62.49]
  - - [3072, 4864, 1, 8192]
    - [17, 65.49]
- null
- null
- DeviceEfficiency
