SystemVerilog 2.17.2 Changelog:

## Fix ##
 - Alignement :
    *  Support casex/z statements
