<stg><name>Crypto_Pipeline_POLY_MUL_LOOP</name>


<trans_list>

<trans id="227" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast

]]></Node>
<StgValue><ssdm name="RAMSel1_cast_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %j_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc286

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc286:0 %j = load i13 %j_6

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc286:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc286:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc286:3 %br_ln155 = br i1 %tmp, void %for.inc286.split, void %for.inc286.1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="13">
<![CDATA[
for.inc286.split:0 %j_6_cast74 = zext i13 %j

]]></Node>
<StgValue><ssdm name="j_6_cast74"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="13">
<![CDATA[
for.inc286.split:1 %empty = trunc i13 %j

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:4 %DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %j_6_cast74

]]></Node>
<StgValue><ssdm name="DataRAM_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:5 %DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %j_6_cast74

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:6 %DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %j_6_cast74

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:7 %DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %j_6_cast74

]]></Node>
<StgValue><ssdm name="DataRAM_9_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:8 %DataRAM_load = load i12 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:9 %DataRAM_3_load = load i12 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:10 %DataRAM_6_load = load i12 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:11 %DataRAM_9_load = load i12 %DataRAM_9_addr

]]></Node>
<StgValue><ssdm name="DataRAM_9_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc286.split:15 %or_ln155 = or i12 %empty, i12 1

]]></Node>
<StgValue><ssdm name="or_ln155"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="12">
<![CDATA[
for.inc286.split:16 %zext_ln158 = zext i12 %or_ln155

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:17 %DataRAM_addr_4 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DataRAM_addr_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:18 %DataRAM_3_addr_4 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:19 %DataRAM_6_addr_4 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:20 %DataRAM_9_addr_4 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DataRAM_9_addr_4"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:33 %DataRAM_load_4 = load i12 %DataRAM_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_load_4"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:34 %DataRAM_3_load_4 = load i12 %DataRAM_3_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:35 %DataRAM_6_load_4 = load i12 %DataRAM_6_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:36 %DataRAM_9_load_4 = load i12 %DataRAM_9_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_9_load_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc286.split:54 %switch_ln161 = switch i2 %RAMSel_cast_read, void %arrayidx26137.3.case.3, i2 0, void %arrayidx26137.3.case.0, i2 1, void %arrayidx26137.3.case.1, i2 2, void %arrayidx26137.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln161"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx26137.3.exit:0 %add_ln155 = add i13 %j, i13 4

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx26137.3.exit:1 %store_ln155 = store i13 %add_ln155, i13 %j_6

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26137.3.exit:2 %br_ln155 = br void %for.inc286

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:8 %DataRAM_load = load i12 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="DataRAM_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:9 %DataRAM_3_load = load i12 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="DataRAM_3_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:10 %DataRAM_6_load = load i12 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="DataRAM_6_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:11 %DataRAM_9_load = load i12 %DataRAM_9_addr

]]></Node>
<StgValue><ssdm name="DataRAM_9_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:12 %MulInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load, i32 %DataRAM_3_load, i32 %DataRAM_6_load, i32 %DataRAM_9_load, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="MulInput1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:13 %MulInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load, i32 %DataRAM_3_load, i32 %DataRAM_6_load, i32 %DataRAM_9_load, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="MulInput2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc286.split:21 %or_ln155_1 = or i12 %empty, i12 2

]]></Node>
<StgValue><ssdm name="or_ln155_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="12">
<![CDATA[
for.inc286.split:22 %zext_ln158_1 = zext i12 %or_ln155_1

]]></Node>
<StgValue><ssdm name="zext_ln158_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:23 %DataRAM_addr_5 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="DataRAM_addr_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:24 %DataRAM_3_addr_5 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:25 %DataRAM_6_addr_5 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:26 %DataRAM_9_addr_5 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln158_1

]]></Node>
<StgValue><ssdm name="DataRAM_9_addr_5"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc286.split:27 %or_ln155_2 = or i12 %empty, i12 3

]]></Node>
<StgValue><ssdm name="or_ln155_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="12">
<![CDATA[
for.inc286.split:28 %zext_ln158_2 = zext i12 %or_ln155_2

]]></Node>
<StgValue><ssdm name="zext_ln158_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:29 %DataRAM_addr_6 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="DataRAM_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:30 %DataRAM_3_addr_6 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="DataRAM_3_addr_6"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:31 %DataRAM_6_addr_6 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="DataRAM_6_addr_6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc286.split:32 %DataRAM_9_addr_6 = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln158_2

]]></Node>
<StgValue><ssdm name="DataRAM_9_addr_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:33 %DataRAM_load_4 = load i12 %DataRAM_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_load_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:34 %DataRAM_3_load_4 = load i12 %DataRAM_3_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:35 %DataRAM_6_load_4 = load i12 %DataRAM_6_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:36 %DataRAM_9_load_4 = load i12 %DataRAM_9_addr_4

]]></Node>
<StgValue><ssdm name="DataRAM_9_load_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:37 %MulInput1_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_4, i32 %DataRAM_3_load_4, i32 %DataRAM_6_load_4, i32 %DataRAM_9_load_4, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="MulInput1_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:38 %MulInput2_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_4, i32 %DataRAM_3_load_4, i32 %DataRAM_6_load_4, i32 %DataRAM_9_load_4, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="MulInput2_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:40 %DataRAM_load_5 = load i12 %DataRAM_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_load_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:41 %DataRAM_3_load_5 = load i12 %DataRAM_3_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_5"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:42 %DataRAM_6_load_5 = load i12 %DataRAM_6_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:43 %DataRAM_9_load_5 = load i12 %DataRAM_9_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_9_load_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:47 %DataRAM_load_6 = load i12 %DataRAM_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_load_6"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:48 %DataRAM_3_load_6 = load i12 %DataRAM_3_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:49 %DataRAM_6_load_6 = load i12 %DataRAM_6_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:50 %DataRAM_9_load_6 = load i12 %DataRAM_9_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_9_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="88" st_id="3" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:40 %DataRAM_load_5 = load i12 %DataRAM_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_load_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:41 %DataRAM_3_load_5 = load i12 %DataRAM_3_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_5"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:42 %DataRAM_6_load_5 = load i12 %DataRAM_6_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:43 %DataRAM_9_load_5 = load i12 %DataRAM_9_addr_5

]]></Node>
<StgValue><ssdm name="DataRAM_9_load_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:44 %MulInput1_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_5, i32 %DataRAM_3_load_5, i32 %DataRAM_6_load_5, i32 %DataRAM_9_load_5, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="MulInput1_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:45 %MulInput2_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_5, i32 %DataRAM_3_load_5, i32 %DataRAM_6_load_5, i32 %DataRAM_9_load_5, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="MulInput2_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:47 %DataRAM_load_6 = load i12 %DataRAM_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_load_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:48 %DataRAM_3_load_6 = load i12 %DataRAM_3_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_3_load_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:49 %DataRAM_6_load_6 = load i12 %DataRAM_6_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_6_load_6"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="12">
<![CDATA[
for.inc286.split:50 %DataRAM_9_load_6 = load i12 %DataRAM_9_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_9_load_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:51 %MulInput1_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_6, i32 %DataRAM_3_load_6, i32 %DataRAM_6_load_6, i32 %DataRAM_9_load_6, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="MulInput1_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc286.split:52 %MulInput2_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_load_6, i32 %DataRAM_3_load_6, i32 %DataRAM_6_load_6, i32 %DataRAM_9_load_6, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="MulInput2_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="101" st_id="4" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="103" st_id="5" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="106" st_id="6" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="14" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="110" st_id="7" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="13" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="114" st_id="8" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="12" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="118" st_id="9" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="11" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="122" st_id="10" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="10" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="126" st_id="11" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="9" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="130" st_id="12" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="8" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="134" st_id="13" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="7" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="138" st_id="14" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="6" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="142" st_id="15" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="5" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="146" st_id="16" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:14 %call_ret1 = call i32 @MUL_MOD.1, i32 %MulInput1, i32 %MulInput2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="4" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.inc286.1.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="150" st_id="17" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:39 %call_ret2 = call i32 @MUL_MOD.1, i32 %MulInput1_1, i32 %MulInput2_1, i2 0

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="3" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="153" st_id="18" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:46 %call_ret3 = call i32 @MUL_MOD.1, i32 %MulInput1_2, i32 %MulInput2_2, i2 0

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="2" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc286.split:2 %speclooptripcount_ln155 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln155"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc286.split:3 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="14">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
for.inc286.split:53 %MulRes_0 = call i32 @MUL_MOD.1, i32 %MulInput1_3, i32 %MulInput2_3, i2 0

]]></Node>
<StgValue><ssdm name="MulRes_0"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.2:0 %store_ln161 = store i32 %call_ret1, i12 %DataRAM_6_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.2:1 %store_ln161 = store i32 %call_ret2, i12 %DataRAM_6_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.1:0 %store_ln161 = store i32 %call_ret1, i12 %DataRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.1:1 %store_ln161 = store i32 %call_ret2, i12 %DataRAM_3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.0:0 %store_ln161 = store i32 %call_ret1, i12 %DataRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.0:1 %store_ln161 = store i32 %call_ret2, i12 %DataRAM_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.3:0 %store_ln161 = store i32 %call_ret1, i12 %DataRAM_9_addr

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.3:1 %store_ln161 = store i32 %call_ret2, i12 %DataRAM_9_addr_4

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="166" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.2:2 %store_ln161 = store i32 %call_ret3, i12 %DataRAM_6_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.2:3 %store_ln161 = store i32 %MulRes_0, i12 %DataRAM_6_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26137.3.case.2:4 %br_ln161 = br void %arrayidx26137.3.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.1:2 %store_ln161 = store i32 %call_ret3, i12 %DataRAM_3_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="170" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.1:3 %store_ln161 = store i32 %MulRes_0, i12 %DataRAM_3_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26137.3.case.1:4 %br_ln161 = br void %arrayidx26137.3.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.0:2 %store_ln161 = store i32 %call_ret3, i12 %DataRAM_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.0:3 %store_ln161 = store i32 %MulRes_0, i12 %DataRAM_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26137.3.case.0:4 %br_ln161 = br void %arrayidx26137.3.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.3:2 %store_ln161 = store i32 %call_ret3, i12 %DataRAM_9_addr_5

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx26137.3.case.3:3 %store_ln161 = store i32 %MulRes_0, i12 %DataRAM_9_addr_6

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26137.3.case.3:4 %br_ln161 = br void %arrayidx26137.3.exit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
