// Seed: 3986226906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 & 1;
  always disable id_14;
  reg id_15;
  reg id_16;
  reg id_17, id_18;
  assign id_15 = id_18;
  always @(posedge id_11)
    if (id_9)
      if (id_15) id_17 <= id_15;
      else begin : LABEL_0
        id_18 = 1'b0;
        $display;
      end
    else id_16 <= 1;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    output tri0 id_3,
    output tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    input supply1 id_8,
    output wand id_9,
    input tri id_10
    , id_20,
    output wand id_11,
    output wand id_12,
    input tri0 id_13,
    input wire id_14,
    input wor id_15,
    input wand id_16,
    output tri id_17,
    input supply1 id_18
);
  always disable id_21;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_20
  );
endmodule
