
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000321    0.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.015079    0.199836    0.757934    1.308428 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.199836    0.000287    1.308714 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004815    0.289059    0.214763    1.523477 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.289059    0.000050    1.523527 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003479    0.165413    0.139040    1.662567 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.165413    0.000034    1.662602 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.662602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000321    0.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650493   clock uncertainty
                                  0.000000    0.650493   clock reconvergence pessimism
                                  0.122235    0.772728   library hold time
                                              0.772728   data required time
---------------------------------------------------------------------------------------------
                                              0.772728   data required time
                                             -1.662602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889874   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393    0.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018380    0.227542    0.779547    1.328094 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.227544    0.000476    1.328570 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006758    0.292913    0.237106    1.565676 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.292913    0.000144    1.565819 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003708    0.217778    0.184651    1.750471 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.217778    0.000038    1.750509 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.750509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393    0.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648548   clock uncertainty
                                  0.000000    0.648548   clock reconvergence pessimism
                                  0.110922    0.759470   library hold time
                                              0.759470   data required time
---------------------------------------------------------------------------------------------
                                              0.759470   data required time
                                             -1.750509   data arrival time
---------------------------------------------------------------------------------------------
                                              0.991039   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000152    0.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024740    0.283293    0.819649    1.369974 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.283293    0.000161    1.370134 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006842    0.307585    0.317205    1.687339 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.307585    0.000146    1.687485 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004911    0.186907    0.157491    1.844976 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.186907    0.000100    1.845077 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.845077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000152    0.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650325   clock uncertainty
                                  0.000000    0.650325   clock reconvergence pessimism
                                  0.117803    0.768128   library hold time
                                              0.768128   data required time
---------------------------------------------------------------------------------------------
                                              0.768128   data required time
                                             -1.845077   data arrival time
---------------------------------------------------------------------------------------------
                                              1.076949   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000328    0.550501 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.034049    0.608458    1.160315    1.710816 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.608458    0.000438    1.711254 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007194    0.251283    0.174228    1.885482 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.251283    0.000171    1.885653 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.885653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000328    0.550501 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650501   clock uncertainty
                                  0.000000    0.650501   clock reconvergence pessimism
                                  0.104529    0.755030   library hold time
                                              0.755030   data required time
---------------------------------------------------------------------------------------------
                                              0.755030   data required time
                                             -1.885653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.130623   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359    0.548514 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019178    0.234487    0.784839    1.333353 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.234487    0.000350    1.333704 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003163    0.147848    0.394543    1.728246 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.147848    0.000030    1.728277 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003348    0.115843    0.340524    2.068801 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.115843    0.000032    2.068833 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.068833   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359    0.548514 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648514   clock uncertainty
                                  0.000000    0.648514   clock reconvergence pessimism
                                  0.131998    0.780512   library hold time
                                              0.780512   data required time
---------------------------------------------------------------------------------------------
                                              0.780512   data required time
                                             -2.068833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.288321   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000391    0.550564 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004571    0.168471    0.873287    1.423851 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.168471    0.000044    1.423896 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.008831    0.204715    0.176586    1.600482 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.204715    0.000229    1.600711 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.015032    0.416572    0.308606    1.909317 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.416572    0.000131    1.909448 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003871    0.170818    0.118974    2.028422 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.170818    0.000042    2.028464 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004094    0.109848    0.273967    2.302431 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.109848    0.000045    2.302476 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.302476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162    0.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648317   clock uncertainty
                                  0.000000    0.648317   clock reconvergence pessimism
                                  0.133237    0.781554   library hold time
                                              0.781554   data required time
---------------------------------------------------------------------------------------------
                                              0.781554   data required time
                                             -2.302476   data arrival time
---------------------------------------------------------------------------------------------
                                              1.520922   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536735    0.004452    4.714606 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.079583    0.360412    0.502689    5.217295 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.360418    0.002103    5.219398 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.219398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000416    0.550589 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650589   clock uncertainty
                                  0.000000    0.650589   clock reconvergence pessimism
                                  0.364305    1.014894   library removal time
                                              1.014894   data required time
---------------------------------------------------------------------------------------------
                                              1.014894   data required time
                                             -5.219398   data arrival time
---------------------------------------------------------------------------------------------
                                              4.204504   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401502    0.003924    5.239876 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.239876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000328    0.550501 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650501   clock uncertainty
                                  0.000000    0.650501   clock reconvergence pessimism
                                  0.367668    1.018170   library removal time
                                              1.018170   data required time
---------------------------------------------------------------------------------------------
                                              1.018170   data required time
                                             -5.239876   data arrival time
---------------------------------------------------------------------------------------------
                                              4.221706   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401525    0.004370    5.240322 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240322   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000152    0.550325 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650325   clock uncertainty
                                  0.000000    0.650325   clock reconvergence pessimism
                                  0.367670    1.017995   library removal time
                                              1.017995   data required time
---------------------------------------------------------------------------------------------
                                              1.017995   data required time
                                             -5.240322   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222327   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401547    0.004786    5.240737 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000415    0.550587 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650587   clock uncertainty
                                  0.000000    0.650587   clock reconvergence pessimism
                                  0.367672    1.018260   library removal time
                                              1.018260   data required time
---------------------------------------------------------------------------------------------
                                              1.018260   data required time
                                             -5.240737   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222477   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401546    0.004759    5.240711 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000391    0.550564 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650564   clock uncertainty
                                  0.000000    0.650564   clock reconvergence pessimism
                                  0.367672    1.018236   library removal time
                                              1.018236   data required time
---------------------------------------------------------------------------------------------
                                              1.018236   data required time
                                             -5.240711   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222475   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536691    0.003518    4.713673 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.090619    0.401375    0.522279    5.235952 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.401542    0.004698    5.240650 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.240650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000742    0.317335 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.028660    0.096652    0.232838    0.550173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.096652    0.000321    0.550493 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.650493   clock uncertainty
                                  0.000000    0.650493   clock reconvergence pessimism
                                  0.367672    1.018165   library removal time
                                              1.018165   data required time
---------------------------------------------------------------------------------------------
                                              1.018165   data required time
                                             -5.240650   data arrival time
---------------------------------------------------------------------------------------------
                                              4.222485   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385361    0.003179    5.831766 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831766   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000359    0.548514 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648514   clock uncertainty
                                  0.000000    0.648514   clock reconvergence pessimism
                                  0.365937    1.014451   library removal time
                                              1.014451   data required time
---------------------------------------------------------------------------------------------
                                              1.014451   data required time
                                             -5.831766   data arrival time
---------------------------------------------------------------------------------------------
                                              4.817316   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385364    0.003282    5.831869 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000393    0.548548 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648548   clock uncertainty
                                  0.000000    0.648548   clock reconvergence pessimism
                                  0.365937    1.014485   library removal time
                                              1.014485   data required time
---------------------------------------------------------------------------------------------
                                              1.014485   data required time
                                             -5.831869   data arrival time
---------------------------------------------------------------------------------------------
                                              4.817384   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004228    0.117361    0.041990    4.041989 ^ rst_n (in)
                                                         rst_n (net)
                      0.117361    0.000000    4.041989 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006230    0.152776    0.222275    4.264264 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.152776    0.000127    4.264391 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.062659    0.536616    0.445764    4.710155 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.536616    0.000301    4.710456 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.039555    0.684219    0.580630    5.291086 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.684228    0.001376    5.292462 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085863    0.385318    0.536125    5.828587 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.385363    0.003259    5.831845 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.831845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026308    0.140843    0.065791    0.065791 ^ clk (in)
                                                         clk (net)
                      0.140844    0.000000    0.065791 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047354    0.112764    0.250802    0.316593 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.112765    0.000687    0.317280 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.026072    0.093979    0.230875    0.548155 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.093979    0.000162    0.548317 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.648317   clock uncertainty
                                  0.000000    0.648317   clock reconvergence pessimism
                                  0.365937    1.014254   library removal time
                                              1.014254   data required time
---------------------------------------------------------------------------------------------
                                              1.014254   data required time
                                             -5.831845   data arrival time
---------------------------------------------------------------------------------------------
                                              4.817592   slack (MET)



