#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x13726f0 .scope module, "testshiftregister" "testshiftregister" 2 6;
 .timescale -9 -12;
v0x138eac0_0 .var "clk", 0 0;
v0x138eb80_0 .var "parallelDataIn", 7 0;
v0x138ec50_0 .net "parallelDataOut", 7 0, v0x138e480_0;  1 drivers
v0x138ed50_0 .var "parallelLoad", 0 0;
v0x138ee20_0 .var "peripheralClkEdge", 0 0;
v0x138ef10_0 .var "serialDataIn", 0 0;
v0x138efe0_0 .net "serialDataOut", 0 0, v0x138e800_0;  1 drivers
S_0x1372870 .scope module, "dut" "shiftregister" 2 17, 3 9 0, S_0x13726f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x133a740 .param/l "width" 0 3 10, +C4<00000000000000000000000000001000>;
v0x133ada0_0 .net "clk", 0 0, v0x138eac0_0;  1 drivers
v0x138e3a0_0 .net "parallelDataIn", 7 0, v0x138eb80_0;  1 drivers
v0x138e480_0 .var "parallelDataOut", 7 0;
v0x138e570_0 .net "parallelLoad", 0 0, v0x138ed50_0;  1 drivers
v0x138e630_0 .net "peripheralClkEdge", 0 0, v0x138ee20_0;  1 drivers
v0x138e740_0 .net "serialDataIn", 0 0, v0x138ef10_0;  1 drivers
v0x138e800_0 .var "serialDataOut", 0 0;
v0x138e8c0_0 .var "shiftregistermem", 8 0;
E_0x1372e70 .event posedge, v0x133ada0_0;
    .scope S_0x1372870;
T_0 ;
    %wait E_0x1372e70;
    %load/vec4 v0x138e570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x138e3a0_0;
    %assign/vec4 v0x138e480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x138e630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x138e3a0_0;
    %load/vec4 v0x138e740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x138e8c0_0, 0;
    %load/vec4 v0x138e8c0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x138e480_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x138e480_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x138e800_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13726f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138eac0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x13726f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138ee20_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x13726f0;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x138eac0_0;
    %nor/r;
    %store/vec4 v0x138eac0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13726f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138ee20_0, 0;
    %delay 9000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138ee20_0, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138ee20_0, 0;
    %delay 9000, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13726f0;
T_5 ;
    %vpi_call 2 40 "$dumpfile", "shifter.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1372870 {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138ed50_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 49 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 52 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 55 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138ed50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 66 "$display", "current register LSB   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 70 "$display", "current register LSB   %b", v0x138efe0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %pushi/vec4 69, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 74 "$display", "current register LSB   %b", v0x138efe0_0 {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138ed50_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 85 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %delay 27000, 0;
    %vpi_call 2 89 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 93 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138ed50_0, 0, 1;
    %delay 35000, 0;
    %vpi_call 2 97 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %delay 27000, 0;
    %vpi_call 2 101 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x138eb80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138ef10_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 105 "$display", "current register   %b", v0x138ec50_0 {0 0 0};
    %vpi_call 2 106 "$dumpflush" {0 0 0};
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftregister.t.v";
    "./shiftregister.v";
