

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Wed Mar 28 13:02:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SobelLab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2073603|  2073603|  2073604|  2073604|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- IMG     |  2073601|  2073601|         3|          1|          1|  2073600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i8]* %inter_pix) nounwind, !map !12

ST_1: StgValue_7 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i32]* %out_pix) nounwind, !map !18

ST_1: StgValue_8 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

ST_1: StgValue_9 (6)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:45
:3  br label %1


 <State 2>: 3.25ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i21 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 (9)  [1/1] 3.15ns  loc: SobelLab4/Sobel.cpp:45
:1  %exitcond1 = icmp eq i21 %i, -23552

ST_2: i_1 (10)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:45
:2  %i_1 = add i21 %i, 1

ST_2: StgValue_13 (11)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:3  br i1 %exitcond1, label %3, label %2

ST_2: i_cast (13)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:0  %i_cast = zext i21 %i to i32

ST_2: inter_pix_addr (18)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:47
:5  %inter_pix_addr = getelementptr [2073600 x i8]* %inter_pix, i32 0, i32 %i_cast

ST_2: val (19)  [2/2] 3.25ns  loc: SobelLab4/Sobel.cpp:47
:6  %val = load i8* %inter_pix_addr, align 1


 <State 3>: 6.51ns
ST_3: val (19)  [1/2] 3.25ns  loc: SobelLab4/Sobel.cpp:47
:6  %val = load i8* %inter_pix_addr, align 1

ST_3: fourWide (20)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:50
:7  %fourWide = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %val, i8 %val, i8 %val, i8 %val)

ST_3: out_pix_addr (21)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:51
:8  %out_pix_addr = getelementptr [2073600 x i32]* %out_pix, i32 0, i32 %i_cast

ST_3: StgValue_20 (22)  [2/2] 3.25ns  loc: SobelLab4/Sobel.cpp:51
:9  store i32 %fourWide, i32* %out_pix_addr, align 4


 <State 4>: 3.25ns
ST_4: empty (14)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind

ST_4: StgValue_22 (15)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_4: tmp_1 (16)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_4: StgValue_24 (17)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:46
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: StgValue_25 (22)  [1/2] 3.25ns  loc: SobelLab4/Sobel.cpp:51
:9  store i32 %fourWide, i32* %out_pix_addr, align 4

ST_4: empty_2 (23)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52
:10  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind

ST_4: StgValue_27 (24)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:11  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_28 (26)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', SobelLab4/Sobel.cpp:45) [8]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SobelLab4/Sobel.cpp:45) [8]  (0 ns)
	'getelementptr' operation ('inter_pix_addr', SobelLab4/Sobel.cpp:47) [18]  (0 ns)
	'load' operation ('val', SobelLab4/Sobel.cpp:47) on array 'inter_pix' [19]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('val', SobelLab4/Sobel.cpp:47) on array 'inter_pix' [19]  (3.25 ns)
	'store' operation (SobelLab4/Sobel.cpp:51) of variable 'fourWide', SobelLab4/Sobel.cpp:50 on array 'out_pix' [22]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation (SobelLab4/Sobel.cpp:51) of variable 'fourWide', SobelLab4/Sobel.cpp:50 on array 'out_pix' [22]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
