
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000037                       # Number of seconds simulated
sim_ticks                                    36982500                       # Number of ticks simulated
final_tick                                   36982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220108                       # Simulator instruction rate (inst/s)
host_op_rate                                   231491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36738860                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679184                       # Number of bytes of host memory used
host_seconds                                     1.01                       # Real time elapsed on the host
sim_insts                                      221561                       # Number of instructions simulated
sim_ops                                        233023                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             8                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  8                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1036598391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         543392145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          91719056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27688772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          96910701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          27688772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          93449605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          27688772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          89988508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          29419320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          89988508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          25958223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          98641249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          27688772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          89988508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          27688772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2424498073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1036598391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     91719056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     96910701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     93449605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     89988508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     89988508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     98641249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     89988508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1687284526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13844386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13844386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13844386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1036598391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        543392145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         91719056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27688772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         96910701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         27688772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         93449605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         27688772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         89988508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         29419320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         89988508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         25958223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         98641249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         27688772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         89988508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         27688772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2438342459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          8                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        8                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  89728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      36975000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    310.758123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.392343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.716994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          118     42.60%     42.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     18.77%     61.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      7.94%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      6.14%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      6.86%     82.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.17%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.17%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.72%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     12.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          277                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     36586250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                62873750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26095.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44845.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2426.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2426.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26223.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1496880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   816750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6481800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21405780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               103500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               32338950                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1027.693652                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        75000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30365500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1131000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21188610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24909975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            792.869420                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       549500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30047000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   8814                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6614                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              939                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6087                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2963                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            48.677509                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    866                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 263                       # Number of system calls
system.cpu0.numCycles                           73966                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             18172                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         42814                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       8814                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3829                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        19146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2023                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5182                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  628                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             38331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.312045                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.723920                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   29770     77.67%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     658      1.72%     79.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     829      2.16%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     656      1.71%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     472      1.23%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     512      1.34%     85.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     529      1.38%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     854      2.23%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4051     10.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               38331                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.119163                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.578834                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14253                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                16040                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6707                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  616                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   715                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 928                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  308                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 43758                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1117                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   715                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   14895                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2313                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9130                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6650                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4628                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 41966                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   150                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4209                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              49344                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               195884                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           50278                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               24                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                31567                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   17777                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               144                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           143                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2771                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6667                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5686                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              637                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             660                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     38949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                281                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    33765                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               75                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          12999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        32671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            75                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        38331                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.880880                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.769676                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              27636     72.10%     72.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3089      8.06%     80.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1905      4.97%     85.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1527      3.98%     89.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1424      3.72%     92.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1034      2.70%     95.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                754      1.97%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                801      2.09%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                161      0.42%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          38331                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    426     49.88%     49.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.12%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     50.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   203     23.77%     73.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  224     26.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                22544     66.77%     66.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 125      0.37%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6194     18.34%     85.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4899     14.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 33765                       # Type of FU issued
system.cpu0.iq.rate                          0.456494                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                        854                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.025292                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            106729                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            52259                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        31722                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                32                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 34586                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             127                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2765                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1456                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          141                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   715                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1802                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  440                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              39238                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              218                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6667                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5686                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               131                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  414                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           124                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          582                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 706                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                32865                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5890                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              900                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       10589                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5492                       # Number of branches executed
system.cpu0.iew.exec_stores                      4699                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.444326                       # Inst execution rate
system.cpu0.iew.wb_sent                         32047                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        31750                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    17184                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    36335                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.429251                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.472932                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13010                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              643                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        36276                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.723095                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.797337                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        28320     78.07%     78.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         2953      8.14%     86.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1257      3.47%     89.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          590      1.63%     91.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          854      2.35%     93.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          638      1.76%     95.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          305      0.84%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          314      0.87%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1045      2.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        36276                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               22022                       # Number of instructions committed
system.cpu0.commit.committedOps                 26231                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8132                       # Number of memory references committed
system.cpu0.commit.loads                         3902                       # Number of loads committed
system.cpu0.commit.membars                        118                       # Number of memory barriers committed
system.cpu0.commit.branches                      4461                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    22328                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 320                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           17988     68.58%     68.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            108      0.41%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3902     14.88%     83.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4230     16.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            26231                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1045                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       74055                       # The number of ROB reads
system.cpu0.rob.rob_writes                      80553                       # The number of ROB writes
system.cpu0.timesIdled                            401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          35635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      22022                       # Number of Instructions Simulated
system.cpu0.committedOps                        26231                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.358732                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.358732                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.297731                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.297731                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   37654                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17869                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   113847                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   20173                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11520                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               17                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          168.934736                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7748                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              302                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.655629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   168.934736                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.164975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.164975                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.278320                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            19582                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           19582                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5160                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5160                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2486                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2486                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7651                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7651                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          278                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1593                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1593                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1871                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1871                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1872                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1872                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17003538                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17003538                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     89167725                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     89167725                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    106171263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    106171263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    106171263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    106171263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         4079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         4079                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9523                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.051122                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.051122                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.390537                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.390537                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.196596                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.196596                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.196577                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.196577                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 61163.805755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61163.805755                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55974.717514                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55974.717514                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 56745.731160                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56745.731160                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 56715.418269                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56715.418269                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            8                       # number of writebacks
system.cpu0.dcache.writebacks::total                8                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1427                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1427                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1550                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1550                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1550                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1550                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          166                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          166                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          322                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          322                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10448748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10448748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9831501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9831501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     20280249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     20280249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     20332499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     20332499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.028503                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028503                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.040696                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040696                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033729                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033729                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.033813                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033813                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 67411.277419                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67411.277419                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 59225.909639                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59225.909639                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 63178.345794                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 63178.345794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 63144.406832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 63144.406832                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              221                       # number of replacements
system.cpu0.icache.tags.tagsinuse          246.861593                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4382                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              599                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.315526                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   246.861593                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.482152                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.482152                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            10963                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           10963                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4382                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4382                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4382                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4382                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4382                       # number of overall hits
system.cpu0.icache.overall_hits::total           4382                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          800                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          800                       # number of overall misses
system.cpu0.icache.overall_misses::total          800                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     46668250                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46668250                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     46668250                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46668250                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     46668250                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46668250                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5182                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5182                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5182                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5182                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5182                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.154381                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.154381                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.154381                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.154381                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.154381                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.154381                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58335.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58335.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58335.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58335.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58335.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58335.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          200                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          200                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          600                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          600                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          600                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     35134250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35134250                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     35134250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35134250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     35134250                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35134250                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.115785                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115785                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.115785                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115785                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.115785                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115785                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 58557.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58557.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 58557.083333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58557.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 58557.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58557.083333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  11493                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            10887                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              153                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                7351                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   5765                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.424704                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    269                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           16000                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2714                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         47409                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      11493                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              6034                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         9322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    407                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     1113                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   82                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             12279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             4.065478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.846409                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5416     44.11%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     208      1.69%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      76      0.62%     46.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     261      2.13%     48.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     185      1.51%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     222      1.81%     51.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     170      1.38%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      21      0.17%     53.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5720     46.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               12279                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.718313                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.963062                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2168                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3741                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5496                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  699                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   174                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 284                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 46484                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  117                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   174                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2608                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    501                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2525                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5708                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  762                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 45604                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   402                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              80040                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               221210                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           61318                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                70950                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9087                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                61                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     3440                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6264                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1188                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              508                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             590                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     44525                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                115                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    42718                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               42                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        12279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.478948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.168688                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4697     38.25%     38.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                620      5.05%     43.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                513      4.18%     47.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                372      3.03%     50.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                173      1.41%     51.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                251      2.04%     53.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1631     13.28%     67.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3953     32.19%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                 69      0.56%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          12279                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3018     94.11%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   123      3.84%     97.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   66      2.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                35349     82.75%     82.75% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.12%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6271     14.68%     97.55% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1046      2.45%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 42718                       # Type of FU issued
system.cpu1.iq.rate                          2.669875                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3207                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.075074                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            100964                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            49406                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        42262                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 45925                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          699                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          299                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   174                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    497                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              44643                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6264                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1188                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                53                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            52                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 130                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                42557                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6215                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              161                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        7220                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    9895                       # Number of branches executed
system.cpu1.iew.exec_stores                      1005                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.659813                       # Inst execution rate
system.cpu1.iew.wb_sent                         42372                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        42262                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    29992                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    60248                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.641375                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.497809                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4677                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              124                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11607                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.436288                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.696651                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4855     41.83%     41.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         1534     13.22%     55.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          173      1.49%     56.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          211      1.82%     58.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          100      0.86%     59.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           55      0.47%     59.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           62      0.53%     60.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          611      5.26%     65.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         4006     34.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11607                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               38512                       # Number of instructions committed
system.cpu1.commit.committedOps                 39885                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6454                       # Number of memory references committed
system.cpu1.commit.loads                         5565                       # Number of loads committed
system.cpu1.commit.membars                         54                       # Number of memory barriers committed
system.cpu1.commit.branches                      9421                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    30702                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 146                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           33380     83.69%     83.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.13%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5565     13.95%     97.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           889      2.23%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            39885                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 4006                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       51591                       # The number of ROB reads
system.cpu1.rob.rob_writes                      89883                       # The number of ROB writes
system.cpu1.timesIdled                             38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       57965                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      38512                       # Number of Instructions Simulated
system.cpu1.committedOps                        39885                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.415455                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.415455                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.407000                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.407000                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   56783                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  18002                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   145770                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   56987                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7784                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            5.173427                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6856                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           236.413793                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     5.173427                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.005052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.005052                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            14051                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           14051                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         6011                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6011                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           857                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6868                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6868                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6870                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6870                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           96                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           23                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          119                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           119                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          123                       # number of overall misses
system.cpu1.dcache.overall_misses::total          123                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3670946                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3670946                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1490500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1490500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        79500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        38500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      5161446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      5161446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      5161446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      5161446                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6107                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6987                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6987                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6993                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6993                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015720                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015720                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.026136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026136                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017032                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017032                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.017589                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017589                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 38239.020833                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38239.020833                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 64804.347826                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64804.347826                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        13250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        13250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12833.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12833.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 43373.495798                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43373.495798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 41962.975610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41962.975610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           66                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           80                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           80                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           39                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           42                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1349503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1349503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       486250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       486250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        80000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        80000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        60500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        60500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1835753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1835753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1915753                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1915753                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.010227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.010227                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.005582                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005582                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.006006                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006006                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 44983.433333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44983.433333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54027.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54027.777778                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 26666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 26666.666667                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10083.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10083.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9833.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 47070.589744                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47070.589744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 45613.166667                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45613.166667                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.261429                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1016                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            19.169811                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.261429                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016136                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016136                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             2279                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            2279                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         1016                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1016                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         1016                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1016                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         1016                       # number of overall hits
system.cpu1.icache.overall_hits::total           1016                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           97                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           97                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            97                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           97                       # number of overall misses
system.cpu1.icache.overall_misses::total           97                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      8337250                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8337250                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      8337250                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8337250                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      8337250                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8337250                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         1113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         1113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         1113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1113                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.087152                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.087152                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.087152                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.087152                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.087152                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.087152                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 85951.030928                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85951.030928                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 85951.030928                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85951.030928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 85951.030928                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85951.030928                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    98.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           44                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           44                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           44                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4870750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4870750                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4870750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4870750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4870750                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4870750                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.047619                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.047619                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.047619                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.047619                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.047619                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.047619                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 91900.943396                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91900.943396                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 91900.943396                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91900.943396                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 91900.943396                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91900.943396                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   9480                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             8921                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              151                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                5574                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4720                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.678866                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    227                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           15481                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         39264                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       9480                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4947                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    383                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                      992                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   76                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             11446                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.623711                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.839442                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5736     50.11%     50.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     166      1.45%     51.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      58      0.51%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     224      1.96%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     151      1.32%     55.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     221      1.93%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     145      1.27%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      16      0.14%     58.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4729     41.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               11446                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.612364                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.536270                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2035                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4104                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     4569                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  575                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   162                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 262                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 38540                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   162                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2409                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    435                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3077                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     4731                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  631                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 37730                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   334                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              65741                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               182938                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           50668                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                57970                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    7771                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                65                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            63                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2810                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                5164                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1078                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              415                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             479                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     36686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                108                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    35125                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               37                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         9664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            16                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        11446                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.068758                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       3.172028                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5136     44.87%     44.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                584      5.10%     49.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                440      3.84%     53.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                302      2.64%     56.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                144      1.26%     57.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                207      1.81%     59.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1347     11.77%     71.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               3226     28.18%     99.48% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                 60      0.52%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          11446                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2419     94.09%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    98      3.81%     97.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   54      2.10%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                29025     82.63%     82.63% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.15%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                5147     14.65%     97.43% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                901      2.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 35125                       # Type of FU issued
system.cpu2.iq.rate                          2.268910                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2571                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.073196                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             84304                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            40980                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        34725                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 37696                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          607                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          345                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   162                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    432                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              36797                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               80                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 5164                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1078                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                51                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            45                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 128                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                34963                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 5106                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              162                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        5959                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    8117                       # Number of branches executed
system.cpu2.iew.exec_stores                       853                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.258446                       # Inst execution rate
system.cpu2.iew.wb_sent                         34812                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        34725                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    24604                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    49351                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.243072                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.498551                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4098                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             92                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              122                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        10850                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.006267                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.629459                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5267     48.54%     48.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1301     11.99%     60.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          160      1.47%     62.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          176      1.62%     63.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           83      0.76%     64.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           48      0.44%     64.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           52      0.48%     65.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          519      4.78%     70.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3244     29.90%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        10850                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               31506                       # Number of instructions committed
system.cpu2.commit.committedOps                 32618                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          5290                       # Number of memory references committed
system.cpu2.commit.loads                         4557                       # Number of loads committed
system.cpu2.commit.membars                         45                       # Number of memory barriers committed
system.cpu2.commit.branches                      7695                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    25116                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 119                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           27277     83.63%     83.63% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.16%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4557     13.97%     97.75% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           733      2.25%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            32618                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3244                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       43867                       # The number of ROB reads
system.cpu2.rob.rob_writes                      74109                       # The number of ROB writes
system.cpu2.timesIdled                             41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       58484                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      31506                       # Number of Instructions Simulated
system.cpu2.committedOps                        32618                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.491367                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.491367                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.035140                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.035140                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   46614                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  14847                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   119778                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   46612                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   6505                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    49                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            5.151268                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               5596                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           180.516129                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     5.151268                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.005031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.005031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.030273                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            11562                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           11562                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4909                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4909                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          695                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           695                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            2                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         5604                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            5604                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         5606                       # number of overall hits
system.cpu2.dcache.overall_hits::total           5606                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          104                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           12                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          127                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           127                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          131                       # number of overall misses
system.cpu2.dcache.overall_misses::total          131                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3601190                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3601190                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1321000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1321000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       151500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       151500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4922190                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4922190                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4922190                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4922190                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         5013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         5013                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          718                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         5731                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         5731                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         5737                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         5737                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.020746                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020746                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.032033                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.032033                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.022160                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022160                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.022834                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022834                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 34626.826923                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34626.826923                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 57434.782609                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57434.782609                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12625                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12625                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38757.401575                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38757.401575                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 37573.969466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37573.969466                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           73                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           87                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           87                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           12                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           40                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           43                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1565253                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1565253                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       390750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       390750                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        97750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        97750                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1956003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1956003                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      2053753                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      2053753                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.012535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.012535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.006980                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006980                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.007495                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007495                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 50492.032258                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 50492.032258                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 43416.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 43416.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 32583.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 32583.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9625                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 48900.075000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 48900.075000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 47761.697674                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47761.697674                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.106802                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                901                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            16.089286                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.106802                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015834                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015834                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2040                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2040                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          901                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            901                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          901                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             901                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          901                       # number of overall hits
system.cpu2.icache.overall_hits::total            901                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           91                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           91                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            91                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           91                       # number of overall misses
system.cpu2.icache.overall_misses::total           91                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7132500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7132500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7132500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7132500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7132500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7132500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          992                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          992                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          992                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          992                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          992                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          992                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.091734                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.091734                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.091734                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.091734                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.091734                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.091734                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 78379.120879                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 78379.120879                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 78379.120879                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 78379.120879                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 78379.120879                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 78379.120879                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           35                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           35                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           56                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           56                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4847250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4847250                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4847250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4847250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4847250                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4847250                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.056452                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.056452                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.056452                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.056452                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.056452                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.056452                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 86558.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 86558.035714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 86558.035714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 86558.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 86558.035714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 86558.035714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   8750                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             8210                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              144                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4955                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4344                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.669021                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    217                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           14911                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         36222                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       8750                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4561                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         7119                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    363                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                      944                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              9962                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.845714                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.842234                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    4674     46.92%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     160      1.61%     48.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      55      0.55%     49.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     214      2.15%     51.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     145      1.46%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     195      1.96%     54.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     144      1.45%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      20      0.20%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4355     43.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                9962                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.586815                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.429213                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1941                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3106                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     4229                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  532                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   153                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 253                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 35600                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   153                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2287                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    465                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2093                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     4379                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  584                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 34843                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   309                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              60667                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               168864                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           46726                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                53364                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7303                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                59                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            57                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2587                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                4791                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                981                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              388                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             440                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     33865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 98                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    32440                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               48                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         9000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         9962                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.256374                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       3.166136                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4108     41.24%     41.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                549      5.51%     46.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                417      4.19%     50.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                288      2.89%     53.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                143      1.44%     55.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                201      2.02%     57.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1232     12.37%     69.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2968     29.79%     99.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                 56      0.56%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           9962                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2242     93.96%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    97      4.07%     98.03% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   47      1.97%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                26767     82.51%     82.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  52      0.16%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4795     14.78%     97.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                826      2.55%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 32440                       # Type of FU issued
system.cpu3.iq.rate                          2.175575                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2386                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.073551                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             77276                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            37872                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        32036                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 34826                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          586                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          291                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   153                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    411                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              33966                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               64                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 4791                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 981                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                45                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            40                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 123                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                32286                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4750                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              154                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        5533                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    7479                       # Number of branches executed
system.cpu3.iew.exec_stores                       783                       # Number of stores executed
system.cpu3.iew.exec_rate                    2.165247                       # Inst execution rate
system.cpu3.iew.wb_sent                         32117                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        32036                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    22678                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    45442                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.148481                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.499054                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3901                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              116                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         9397                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.199319                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.665559                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4276     45.50%     45.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         1177     12.53%     58.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          146      1.55%     59.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          159      1.69%     61.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           76      0.81%     62.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           42      0.45%     62.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           45      0.48%     63.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          474      5.04%     68.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3002     31.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         9397                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               29022                       # Number of instructions committed
system.cpu3.commit.committedOps                 30064                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4895                       # Number of memory references committed
system.cpu3.commit.loads                         4205                       # Number of loads committed
system.cpu3.commit.membars                         42                       # Number of memory barriers committed
system.cpu3.commit.branches                      7082                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    23163                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 112                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           25118     83.55%     83.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.17%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.72% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4205     13.99%     97.70% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           690      2.30%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            30064                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3002                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       39938                       # The number of ROB reads
system.cpu3.rob.rob_writes                      68496                       # The number of ROB writes
system.cpu3.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       59054                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      29022                       # Number of Instructions Simulated
system.cpu3.committedOps                        30064                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.513783                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.513783                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.946348                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.946348                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   43002                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  13753                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   110622                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   42900                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   6034                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    43                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            5.083547                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5192                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           162.250000                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     5.083547                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004964                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004964                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            10715                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           10715                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4532                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4532                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          656                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           656                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         5188                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5188                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         5190                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5190                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          104                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           21                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           21                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data           10                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          125                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           125                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          129                       # number of overall misses
system.cpu3.dcache.overall_misses::total          129                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      4921440                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      4921440                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1739000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1739000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data       132499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       132499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      6660440                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      6660440                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      6660440                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      6660440                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4636                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4636                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          677                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          677                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         5313                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         5313                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         5319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         5319                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022433                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022433                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.031019                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.031019                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.023527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.024253                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.024253                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 47321.538462                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47321.538462                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 82809.523810                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82809.523810                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13249.900000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13249.900000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 53283.520000                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53283.520000                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 51631.317829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51631.317829                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    47.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           73                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           86                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           31                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           10                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           39                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           42                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1544253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1544253                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       518000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       518000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data       150000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       150000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       101001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       101001                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      2062253                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      2062253                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      2212253                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      2212253                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.006687                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006687                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.011817                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.011817                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.007340                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007340                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.007896                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007896                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 49814.612903                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 49814.612903                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        64750                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64750                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        50000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        50000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 10100.100000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10100.100000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 52878.282051                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 52878.282051                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 52672.690476                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 52672.690476                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.574564                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                858                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            15.888889                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.574564                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014794                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014794                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1942                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1942                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          858                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            858                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          858                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             858                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          858                       # number of overall hits
system.cpu3.icache.overall_hits::total            858                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           86                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           86                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           86                       # number of overall misses
system.cpu3.icache.overall_misses::total           86                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      6769500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6769500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      6769500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6769500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      6769500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6769500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          944                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          944                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          944                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          944                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          944                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          944                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.091102                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.091102                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.091102                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.091102                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.091102                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.091102                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 78715.116279                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78715.116279                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 78715.116279                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78715.116279                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 78715.116279                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78715.116279                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          101                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           32                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           32                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           32                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4946250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4946250                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4946250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4946250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4946250                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4946250                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.057203                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.057203                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.057203                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.057203                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.057203                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.057203                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 91597.222222                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 91597.222222                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 91597.222222                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 91597.222222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 91597.222222                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 91597.222222                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   8658                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             8149                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              122                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                4635                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   4309                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            92.966559                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    208                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           14370                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2277                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         35534                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       8658                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              4517                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         6763                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    317                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                      846                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   62                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples              9222                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             4.072110                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.844768                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    4068     44.11%     44.11% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     142      1.54%     45.65% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      45      0.49%     46.14% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     214      2.32%     48.46% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     142      1.54%     50.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     166      1.80%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     131      1.42%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                      17      0.18%     53.40% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    4297     46.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total                9222                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.602505                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.472791                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1767                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 2677                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     4128                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  518                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   131                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 243                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 34904                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  105                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   131                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    2107                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    393                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1757                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     4273                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  560                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 34196                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                   298                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              59852                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               165737                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           45845                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                52965                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    6872                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     2542                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                4635                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                978                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              317                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             167                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     33385                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 81                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    32021                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               50                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           3739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         8682                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples         9222                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        3.472240                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       3.208079                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3706     40.19%     40.19% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                361      3.91%     44.10% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                325      3.52%     47.63% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                228      2.47%     50.10% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                126      1.37%     51.46% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                213      2.31%     53.77% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6               1202     13.03%     66.81% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7               2943     31.91%     98.72% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                118      1.28%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total           9222                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2267     91.60%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     91.60% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                   129      5.21%     96.81% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                   79      3.19%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                26470     82.66%     82.66% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                   3      0.01%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.67% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4658     14.55%     97.22% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                890      2.78%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 32021                       # Type of FU issued
system.cpu4.iq.rate                          2.228323                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       2475                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.077293                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             75789                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            37211                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        31627                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 34496                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          522                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          314                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   131                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    392                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              33469                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 4635                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 978                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            39                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 100                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                31859                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4613                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              162                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        5431                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    7425                       # Number of branches executed
system.cpu4.iew.exec_stores                       818                       # Number of stores executed
system.cpu4.iew.exec_rate                    2.217049                       # Inst execution rate
system.cpu4.iew.wb_sent                         31704                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        31627                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    22399                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    45101                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      2.200905                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.496641                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           3668                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             78                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts               95                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples         8698                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     3.417682                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     3.717140                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3826     43.99%     43.99% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1          988     11.36%     55.35% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2           96      1.10%     56.45% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          147      1.69%     58.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           74      0.85%     58.99% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5           67      0.77%     59.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           43      0.49%     60.26% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          439      5.05%     65.30% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         3018     34.70%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total         8698                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               28686                       # Number of instructions committed
system.cpu4.commit.committedOps                 29727                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4777                       # Number of memory references committed
system.cpu4.commit.loads                         4113                       # Number of loads committed
system.cpu4.commit.membars                         42                       # Number of memory barriers committed
system.cpu4.commit.branches                      7058                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    22851                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                 112                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           24948     83.92%     83.92% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult              2      0.01%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.93% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           4113     13.84%     97.77% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           664      2.23%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            29727                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 3018                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       38646                       # The number of ROB reads
system.cpu4.rob.rob_writes                      67397                       # The number of ROB writes
system.cpu4.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           5148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       59595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      28686                       # Number of Instructions Simulated
system.cpu4.committedOps                        29727                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.500941                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.500941                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.996242                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.996242                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   42388                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  13423                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   108951                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   42584                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   5935                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            4.306078                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               5085                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               27                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           188.333333                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     4.306078                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.004205                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.004205                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            10413                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           10413                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         4445                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           4445                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          636                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           636                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         5081                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            5081                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         5083                       # number of overall hits
system.cpu4.dcache.overall_hits::total           5083                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data           72                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           22                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            4                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            3                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data           94                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            94                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data           98                       # number of overall misses
system.cpu4.dcache.overall_misses::total           98                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      2812726                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      2812726                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1769000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1769000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        44500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        44500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        41500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        41500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4581726                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4581726                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4581726                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4581726                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4517                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4517                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          658                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          658                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         5175                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         5175                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         5181                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         5181                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.015940                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015940                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.033435                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.033435                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.018164                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.018164                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.018915                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.018915                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 39065.638889                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 39065.638889                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 80409.090909                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80409.090909                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 14833.333333                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 14833.333333                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 13833.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 13833.333333                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 48741.765957                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 48741.765957                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 46752.306122                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 46752.306122                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           45                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           15                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           60                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           60                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           27                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            3                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           34                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           37                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1129255                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1129255                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       664000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       664000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data       123250                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       123250                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        32500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1793255                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1793255                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1916505                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1916505                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.005977                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005977                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.010638                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.010638                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.006570                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006570                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.007141                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.007141                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 41824.259259                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 41824.259259                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 94857.142857                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 94857.142857                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data 41083.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 41083.333333                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 11666.666667                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11666.666667                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 10833.333333                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 52742.794118                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 52742.794118                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 51797.432432                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 51797.432432                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.006234                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                771                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            14.826923                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.006234                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013684                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013684                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1744                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1744                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst          771                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            771                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst          771                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             771                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst          771                       # number of overall hits
system.cpu4.icache.overall_hits::total            771                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           75                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           75                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           75                       # number of overall misses
system.cpu4.icache.overall_misses::total           75                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6366500                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6366500                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6366500                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6366500                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6366500                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6366500                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst          846                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          846                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst          846                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          846                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst          846                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          846                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.088652                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.088652                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.088652                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.088652                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.088652                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.088652                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 84886.666667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 84886.666667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 84886.666667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 84886.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 84886.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 84886.666667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           23                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           23                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           23                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4806000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4806000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4806000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4806000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4806000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4806000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.061466                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.061466                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.061466                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.061466                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.061466                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.061466                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 92423.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 92423.076923                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 92423.076923                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 92423.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 92423.076923                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 92423.076923                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   7922                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             7427                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              121                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                4428                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   3935                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            88.866305                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    195                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           13685                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         32540                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       7922                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              4130                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         6312                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    309                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                      812                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples              8703                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.964265                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.844452                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    3953     45.42%     45.42% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     140      1.61%     47.03% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      40      0.46%     47.49% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     204      2.34%     49.83% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     123      1.41%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     163      1.87%     53.12% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     128      1.47%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                      22      0.25%     54.84% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    3930     45.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total                8703                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.578882                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.377786                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1701                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 2606                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     3798                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  471                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   126                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 240                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 32050                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   126                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    2012                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    379                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1755                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     3929                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  501                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 31382                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                   263                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              54692                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               152014                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           41972                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                48238                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    6439                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                50                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            50                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     2298                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                4278                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                953                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              293                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             131                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     30623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 79                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    29263                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               49                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         8512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples         8703                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        3.362404                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       3.213197                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3645     41.88%     41.88% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                347      3.99%     45.87% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                303      3.48%     49.35% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                212      2.44%     51.79% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                103      1.18%     52.97% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                206      2.37%     55.34% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6               1083     12.44%     67.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7               2698     31.00%     98.78% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                106      1.22%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total           8703                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2095     91.97%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     91.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                   111      4.87%     96.84% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                   72      3.16%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                24154     82.54%     82.54% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                   3      0.01%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.55% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4266     14.58%     97.13% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                840      2.87%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 29263                       # Type of FU issued
system.cpu5.iq.rate                          2.138327                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       2278                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.077846                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             69556                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            34320                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        28894                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 31541                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          528                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   126                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    380                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              30705                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 4278                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 953                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            37                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                  98                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                29115                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4225                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              148                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4994                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    6784                       # Number of branches executed
system.cpu5.iew.exec_stores                       769                       # Number of stores executed
system.cpu5.iew.exec_rate                    2.127512                       # Inst execution rate
system.cpu5.iew.wb_sent                         28970                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        28894                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    20413                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    41059                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      2.111363                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.497163                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3542                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts               93                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples         8196                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     3.305271                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     3.703110                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3746     45.71%     45.71% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1          909     11.09%     56.80% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2           86      1.05%     57.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          137      1.67%     59.52% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           68      0.83%     60.35% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5           62      0.76%     61.10% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           41      0.50%     61.60% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          406      4.95%     66.56% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         2741     33.44%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total         8196                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               26136                       # Number of instructions committed
system.cpu5.commit.committedOps                 27090                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4361                       # Number of memory references committed
system.cpu5.commit.loads                         3750                       # Number of loads committed
system.cpu5.commit.membars                         39                       # Number of memory barriers committed
system.cpu5.commit.branches                      6429                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    20828                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                 103                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           22727     83.89%     83.89% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult              2      0.01%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.90% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           3750     13.84%     97.74% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           611      2.26%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            27090                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 2741                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       35697                       # The number of ROB reads
system.cpu5.rob.rob_writes                      61852                       # The number of ROB writes
system.cpu5.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       60280                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      26136                       # Number of Instructions Simulated
system.cpu5.committedOps                        27090                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.523607                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.523607                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.909828                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.909828                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   38687                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  12306                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    99588                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   38780                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5492                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            3.856568                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4655                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           179.038462                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     3.856568                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.003766                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.003766                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             9538                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            9538                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         4067                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           4067                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          582                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           582                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data         4649                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            4649                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         4651                       # number of overall hits
system.cpu5.dcache.overall_hits::total           4651                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data           65                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           22                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            4                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            4                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data           87                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data           91                       # number of overall misses
system.cpu5.dcache.overall_misses::total           91                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2675962                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2675962                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1659000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1659000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        68500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        68500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4334962                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4334962                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4334962                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4334962                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4132                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4132                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          604                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          604                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         4736                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         4736                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         4742                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         4742                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.015731                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015731                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.036424                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.036424                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.018370                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.018370                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.019190                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019190                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 41168.646154                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 41168.646154                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 75409.090909                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 75409.090909                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data        17125                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total        17125                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 49827.149425                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 49827.149425                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 47636.945055                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 47636.945055                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           40                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           55                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           55                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           25                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           32                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           35                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1342752                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1342752                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       702750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       702750                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data       122500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       122500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        56000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        56000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      2045502                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      2045502                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      2168002                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      2168002                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.006050                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006050                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.011589                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011589                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.006757                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006757                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.007381                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.007381                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 53710.080000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 53710.080000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 100392.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 100392.857143                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data 40833.333333                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 40833.333333                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data        14000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 63921.937500                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 63921.937500                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 61942.914286                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 61942.914286                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.530793                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                738                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            14.192308                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.530793                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.012755                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.012755                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1676                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1676                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst          738                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            738                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst          738                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             738                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst          738                       # number of overall hits
system.cpu5.icache.overall_hits::total            738                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           74                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           74                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           74                       # number of overall misses
system.cpu5.icache.overall_misses::total           74                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      6585000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6585000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      6585000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6585000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      6585000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6585000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst          812                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          812                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst          812                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          812                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst          812                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          812                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.091133                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.091133                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.091133                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.091133                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.091133                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.091133                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 88986.486486                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 88986.486486                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 88986.486486                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 88986.486486                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 88986.486486                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 88986.486486                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          172                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           22                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           22                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           52                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           52                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           52                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      5042000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5042000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      5042000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5042000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      5042000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5042000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.064039                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.064039                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.064039                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.064039                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.064039                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.064039                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 96961.538462                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 96961.538462                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 96961.538462                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 96961.538462                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 96961.538462                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 96961.538462                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   7653                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             7126                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              136                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                3964                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   3779                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            95.332997                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    202                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           13210                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         31582                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       7653                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              3981                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         6054                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    337                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                      872                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   74                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples              8617                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             3.908901                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.835333                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    3959     45.94%     45.94% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     135      1.57%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      40      0.46%     47.97% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     212      2.46%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     129      1.50%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     181      2.10%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     131      1.52%     55.55% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                      15      0.17%     55.73% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    3815     44.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total                8617                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.579334                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.390765                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1671                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 2641                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     3706                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  459                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   139                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 252                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 31141                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   139                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    1978                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    401                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1794                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     3828                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  476                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 30402                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                   245                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              52542                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               147213                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           40612                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                46001                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    6526                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                53                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            53                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     2198                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                4135                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                997                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              288                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             152                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     29540                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 86                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    28275                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               39                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         8236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples         8617                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        3.281304                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       3.205115                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3678     42.68%     42.68% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                365      4.24%     46.92% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                317      3.68%     50.60% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                213      2.47%     53.07% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                113      1.31%     54.38% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                198      2.30%     56.68% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6               1052     12.21%     68.89% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7               2565     29.77%     98.65% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                116      1.35%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total           8617                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   1961     91.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     91.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                   113      5.24%     96.24% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                   81      3.76%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                23227     82.15%     82.15% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                   3      0.01%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.16% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                4129     14.60%     96.76% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                916      3.24%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 28275                       # Type of FU issued
system.cpu6.iq.rate                          2.140424                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       2155                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.076216                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             67361                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            33378                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        27854                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 30430                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          539                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          396                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   139                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    402                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              29629                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               48                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 4135                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 997                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                41                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            37                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 112                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                28088                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 4089                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              187                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        4911                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    6507                       # Number of branches executed
system.cpu6.iew.exec_stores                       822                       # Number of stores executed
system.cpu6.iew.exec_rate                    2.126268                       # Inst execution rate
system.cpu6.iew.wb_sent                         27933                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        27854                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    19595                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    39414                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      2.108554                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.497158                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3683                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              107                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples         8075                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     3.204954                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     3.680041                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3773     46.72%     46.72% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1          906     11.22%     57.94% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2           98      1.21%     59.16% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          139      1.72%     60.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           65      0.80%     61.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5           62      0.77%     62.45% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           38      0.47%     62.92% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          389      4.82%     67.74% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         2605     32.26%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total         8075                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               24946                       # Number of instructions committed
system.cpu6.commit.committedOps                 25880                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4197                       # Number of memory references committed
system.cpu6.commit.loads                         3596                       # Number of loads committed
system.cpu6.commit.membars                         39                       # Number of memory barriers committed
system.cpu6.commit.branches                      6133                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    19910                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                 101                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           21681     83.78%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult              2      0.01%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3596     13.89%     97.68% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           601      2.32%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            25880                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 2605                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       34656                       # The number of ROB reads
system.cpu6.rob.rob_writes                      59743                       # The number of ROB writes
system.cpu6.timesIdled                             34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       60755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      24946                       # Number of Instructions Simulated
system.cpu6.committedOps                        25880                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.529544                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.529544                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.888418                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.888418                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   37227                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  11945                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    96078                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   37004                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   5412                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            3.656210                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4495                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           172.884615                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     3.656210                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.003571                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.003571                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             9221                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            9221                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         3920                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3920                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          569                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           569                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            2                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4489                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4489                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4491                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4491                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data           61                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           22                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            4                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data           83                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data           87                       # number of overall misses
system.cpu6.dcache.overall_misses::total           87                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2960948                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2960948                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1407750                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1407750                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        73500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        73500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4368698                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4368698                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4368698                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4368698                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         3981                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         3981                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          591                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          591                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         4572                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         4572                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         4578                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         4578                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.015323                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015323                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.037225                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.037225                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.018154                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.018154                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.019004                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019004                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 48540.131148                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 48540.131148                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 63988.636364                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 63988.636364                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data        12250                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         9375                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 52634.915663                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 52634.915663                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 50214.919540                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 50214.919540                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           36                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           51                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           51                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           25                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           32                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           35                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      1652004                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      1652004                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       413500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       413500                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        99250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        99250                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        55500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        55500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      2065504                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      2065504                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      2164754                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      2164754                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.011844                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.011844                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.006999                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006999                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.007645                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.007645                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 66080.160000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 66080.160000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 59071.428571                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 59071.428571                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data 33083.333333                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 33083.333333                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         7125                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data        64547                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total        64547                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 61850.114286                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 61850.114286                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.853736                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                793                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            13.912281                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.853736                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013386                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013386                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1801                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1801                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst          793                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            793                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst          793                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             793                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst          793                       # number of overall hits
system.cpu6.icache.overall_hits::total            793                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           79                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           79                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           79                       # number of overall misses
system.cpu6.icache.overall_misses::total           79                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      7336750                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7336750                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      7336750                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7336750                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      7336750                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7336750                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst          872                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          872                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst          872                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          872                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst          872                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          872                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.090596                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.090596                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.090596                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.090596                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.090596                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.090596                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 92870.253165                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 92870.253165                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 92870.253165                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 92870.253165                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 92870.253165                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 92870.253165                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           22                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           22                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           22                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           57                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           57                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      5633250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5633250                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      5633250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5633250                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      5633250                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5633250                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.065367                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.065367                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.065367                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.065367                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.065367                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.065367                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 98828.947368                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 98828.947368                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 98828.947368                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 98828.947368                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 98828.947368                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 98828.947368                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   6294                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             5868                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              107                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                6067                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   3075                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            50.684028                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    158                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           12730                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         25925                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       6294                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              3233                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         5256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    275                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                      691                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   58                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples              7910                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.482048                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.829416                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    4119     52.07%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     117      1.48%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      31      0.39%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     148      1.87%     55.82% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     103      1.30%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     130      1.64%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     109      1.38%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                      20      0.25%     60.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    3133     39.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total                7910                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.494423                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.036528                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    1737                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 2661                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     3041                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  363                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   107                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 202                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 25452                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   107                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    1988                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    289                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          2011                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     3130                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  384                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 24896                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   198                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              43234                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               120568                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           33288                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                38205                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    5014                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     1817                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                3407                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                762                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              290                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             314                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     24269                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    23201                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               20                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         6548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples         7910                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.933123                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       3.171971                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3772     47.69%     47.69% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                361      4.56%     52.25% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                279      3.53%     55.78% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                205      2.59%     58.37% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                 92      1.16%     59.53% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                151      1.91%     61.44% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                849     10.73%     72.17% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7               2158     27.28%     99.46% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                 43      0.54%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total           7910                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1668     93.81%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     93.81% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                    73      4.11%     97.92% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                   37      2.08%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                19165     82.60%     82.60% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                   3      0.01%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.62% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                3392     14.62%     97.24% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                641      2.76%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 23201                       # Type of FU issued
system.cpu7.iq.rate                          1.822545                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       1778                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.076635                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             56110                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            27151                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        22948                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 24979                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          416                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          245                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   107                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    290                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              24338                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 3407                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 762                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            24                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           56                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                  80                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                23087                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 3360                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              114                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        3963                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    5358                       # Number of branches executed
system.cpu7.iew.exec_stores                       603                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.813590                       # Inst execution rate
system.cpu7.iew.wb_sent                         23010                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        22948                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    16117                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    32412                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.802671                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.497254                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           2730                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts               77                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         7512                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.865815                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     3.605620                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3862     51.41%     51.41% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1          822     10.94%     62.35% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          104      1.38%     63.74% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          113      1.50%     65.24% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           55      0.73%     65.97% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5           31      0.41%     66.39% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           36      0.48%     66.87% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          344      4.58%     71.45% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         2145     28.55%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         7512                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               20731                       # Number of instructions committed
system.cpu7.commit.committedOps                 21528                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          3508                       # Number of memory references committed
system.cpu7.commit.loads                         2991                       # Number of loads committed
system.cpu7.commit.membars                         34                       # Number of memory barriers committed
system.cpu7.commit.branches                      5088                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    16578                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  86                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           18018     83.70%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult              2      0.01%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.70% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           2991     13.89%     97.60% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           517      2.40%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            21528                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 2145                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       29287                       # The number of ROB reads
system.cpu7.rob.rob_writes                      48995                       # The number of ROB writes
system.cpu7.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       61235                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      20731                       # Number of Instructions Simulated
system.cpu7.committedOps                        21528                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.614056                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.614056                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.628515                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.628515                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   30588                       # number of integer regfile reads
system.cpu7.int_regfile_writes                   9930                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    79101                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   30506                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   4498                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            4.022931                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               3764                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           121.419355                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     4.022931                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.003929                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.003929                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.030273                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             7701                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            7701                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3267                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3267                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          491                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           491                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data         3758                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            3758                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         3760                       # number of overall hits
system.cpu7.dcache.overall_hits::total           3760                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data           41                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           20                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            4                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data           61                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data           65                       # number of overall misses
system.cpu7.dcache.overall_misses::total           65                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      2149500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2149500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1788250                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1788250                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        46001                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        46001                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3937750                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3937750                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3937750                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3937750                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3308                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3308                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          511                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          511                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         3819                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         3819                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         3825                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         3825                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.012394                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.012394                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.039139                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.039139                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.015973                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.015973                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.016993                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016993                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 52426.829268                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 52426.829268                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 89412.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 89412.500000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 15333.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15333.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 12333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 64553.278689                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 64553.278689                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 60580.769231                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 60580.769231                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           14                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           25                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           25                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           27                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           36                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           39                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1261000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1261000                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       561500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       561500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data       105000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       105000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        36499                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        36499                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1822500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1822500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1927500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1927500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.008162                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008162                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.017613                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.017613                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.009427                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.009427                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.010196                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.010196                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 46703.703704                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 46703.703704                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 62388.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 62388.888889                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data        35000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        35000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 12166.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12166.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data        50625                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total        50625                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 49423.076923                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 49423.076923                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.968425                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                617                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            11.865385                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.968425                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011657                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.011657                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             1434                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            1434                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst          617                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            617                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst          617                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             617                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst          617                       # number of overall hits
system.cpu7.icache.overall_hits::total            617                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           74                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           74                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           74                       # number of overall misses
system.cpu7.icache.overall_misses::total           74                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      6324997                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6324997                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      6324997                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6324997                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      6324997                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6324997                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst          691                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          691                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst          691                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          691                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst          691                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          691                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.107091                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.107091                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.107091                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.107091                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.107091                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.107091                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 85472.932432                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 85472.932432                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 85472.932432                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 85472.932432                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 85472.932432                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 85472.932432                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           22                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           22                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           52                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           52                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4352751                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4352751                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4352751                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4352751                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4352751                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4352751                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.075253                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.075253                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.075253                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.075253                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.075253                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.075253                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 83706.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 83706.750000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 83706.750000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 83706.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 83706.750000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 83706.750000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1397                       # Transaction distribution
system.membus.trans_dist::ReadResp               1396                       # Transaction distribution
system.membus.trans_dist::Writeback                 8                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               207                       # Transaction distribution
system.membus.trans_dist::ReadExResp              207                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           67                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           71                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        20608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   90176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              235                       # Total snoops (count)
system.membus.snoop_fanout::samples              1652                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   1652    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                1652                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2021996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3185250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1736245                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             285750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             247747                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             301750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer10.occupancy            283247                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            290250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            268746                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer17.occupancy            279000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer18.occupancy            209995                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer21.occupancy            277000                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            202998                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer25.occupancy            301750                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer26.occupancy            218746                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer29.occupancy            279249                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer30.occupancy            207001                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
