
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125479                       # Number of seconds simulated
sim_ticks                                125479117435                       # Number of ticks simulated
final_tick                               1267114453066                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101540                       # Simulator instruction rate (inst/s)
host_op_rate                                   130904                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3666471                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906560                       # Number of bytes of host memory used
host_seconds                                 34223.40                       # Real time elapsed on the host
sim_insts                                  3475030305                       # Number of instructions simulated
sim_ops                                    4479995642                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1732736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1221760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1960448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4919552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1630464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1630464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13537                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9545                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15316                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38434                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12738                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12738                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13808959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9736760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15623699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39206141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14281                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10201                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36723                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12993907                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12993907                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12993907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13808959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9736760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15623699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52200048                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150635196                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22316462                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19555681                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741722                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11034538                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10773092                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553355                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54310                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117676528                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124041194                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22316462                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326447                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25238231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5699397                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1964390                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13411965                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148826644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123588413     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270815      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329050      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945666      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567296      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862553      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843679      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663423      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10755749      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148826644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148149                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823454                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116750977                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3083348                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25024575                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25420                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3942316                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400534                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139997019                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3942316                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117221208                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1454089                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       787267                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24568232                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       853525                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139016216                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90127                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       516597                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184635131                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630760483                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630760483                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35738959                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19859                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2697806                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23136580                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        80875                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000219                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137396382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129065817                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22846763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49031012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148826644                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867223                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95101969     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21892642     14.71%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10978807      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7201872      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7509001      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880304      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744001      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435969      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82079      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148826644                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323038     59.77%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136751     25.30%     85.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80639     14.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101891087     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082038      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21622416     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460355      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129065817                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.856810                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540428                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004187                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407603218                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160263314                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126137358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129606245                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241195                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4206509                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140274                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3942316                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         957810                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51845                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137416242                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23136580                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493629                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          200                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877180                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127679295                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21288967                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386522                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25749153                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19663912                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460186                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847606                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126251297                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126137358                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72847599                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172982149                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837370                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421128                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23805570                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746488                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144884328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784154                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660086                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102676382     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388057     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11835759      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649466      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012747      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070085      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4455285      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901886      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894661      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144884328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894661                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280406823                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278776736                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40531                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1808552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.506352                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.506352                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.663855                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.663855                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590628572                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165724984                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146818024                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150635196                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23409950                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19300511                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2079549                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9423652                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8968502                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2450029                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91636                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113811709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128627992                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23409950                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11418531                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26866139                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6183698                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3330934                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13203144                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1720181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148078483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.066222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.486547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121212344     81.86%     81.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1394183      0.94%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1981368      1.34%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2587184      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2906382      1.96%     87.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2167925      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1253937      0.85%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1823999      1.23%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12751161      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148078483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155408                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.853904                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112550182                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5013411                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26383247                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62172                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4069470                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3737460                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155146590                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4069470                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113335763                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1142284                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2463183                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25662964                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1404818                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     154121929                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          834                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        283627                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       580766                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          654                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    214908675                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    720020609                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    720020609                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    175412700                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39495954                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40370                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23246                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4238195                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14630915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7606010                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126430                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1659337                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         149838689                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40351                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140096227                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27392                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21754028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51486197                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148078483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.946094                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.506024                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88816981     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23857740     16.11%     76.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13208600      8.92%     85.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8534453      5.76%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7840231      5.29%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3127930      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1890252      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       542526      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       259770      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148078483                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67377     22.81%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         98353     33.30%     56.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       129649     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117617349     83.95%     83.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2144992      1.53%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17124      0.01%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12769096      9.11%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7547666      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140096227                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.930036                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             295380                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002108                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    428593707                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171633422                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    137448209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140391607                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       343260                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3055444                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       187120                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4069470                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         871535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115045                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    149879040                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1422079                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14630915                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7606010                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23227                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         87796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1217953                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1180546                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2398499                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    138226658                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12596346                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1869567                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20142577                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19364475                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7546231                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.917625                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             137448485                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            137448209                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80513502                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218749676                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.912457                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368062                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102733041                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126262559                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23626142                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2113418                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144009013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.876768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683764                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92829133     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24609261     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9659920      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4976946      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4339439      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2084095      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1804427      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       848509      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2857283      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144009013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102733041                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126262559                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18994361                       # Number of memory references committed
system.switch_cpus1.commit.loads             11575471                       # Number of loads committed
system.switch_cpus1.commit.membars              17124                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18109735                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113807787                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2576310                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2857283                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           291040431                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          303846940                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48107                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2556713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102733041                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126262559                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102733041                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.466278                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.466278                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.681999                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.681999                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       622848552                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190689358                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145377117                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34248                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150635196                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24354377                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20061449                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2031429                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9902275                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9109297                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2558915                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91821                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109817634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134608951                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24354377                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11668212                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28576088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6587478                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5225215                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12722190                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1652937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148141422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.106724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.548506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119565334     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2921915      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2485444      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2501562      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2380348      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1179521      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          819823      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2083514      1.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14203961      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148141422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.161678                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.893609                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108586278                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6714465                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28209403                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115623                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4515649                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3915821                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6836                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162341445                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        54184                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4515649                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109128360                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4064044                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1429071                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27772057                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1232237                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160816623                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2105                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        422904                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       655247                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        22118                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    224914218                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    749616781                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    749616781                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176718676                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48195542                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35154                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18338                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3999379                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16005654                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8331886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       325301                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1762359                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156755266                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146306712                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       113989                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26502448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60086789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1520                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148141422                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.987615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.584272                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87835956     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24929702     16.83%     76.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12561873      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8222644      5.55%     90.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7242518      4.89%     95.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2851907      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3222408      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1174035      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       100379      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148141422                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1025503     74.50%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164479     11.95%     86.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       186482     13.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120765332     82.54%     82.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2112943      1.44%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16816      0.01%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15138213     10.35%     94.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8273408      5.65%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146306712                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.971265                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1376464                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009408                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    442245299                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183293569                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141983798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147683176                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       211547                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3130761                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1426                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          719                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       166170                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          644                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4515649                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3348210                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       262443                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156790418                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1224537                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16005654                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8331886                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18336                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        209109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13812                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          719                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1209157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1141475                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2350632                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143814043                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14876186                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2492669                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23147884                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20269932                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8271698                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.954717                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141990823                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141983798                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85670795                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232311054                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.942567                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368776                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105089291                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128638659                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28159848                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2057595                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    143625773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.895652                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.712146                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92052333     64.09%     64.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23632341     16.45%     80.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11353527      7.90%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5061294      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3948829      2.75%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1620228      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1640973      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1156896      0.81%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3159352      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    143625773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105089291                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128638659                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21040609                       # Number of memory references committed
system.switch_cpus2.commit.loads             12874893                       # Number of loads committed
system.switch_cpus2.commit.membars              16816                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18461723                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115737336                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2532932                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3159352                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           297264928                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          318112969                       # The number of ROB writes
system.switch_cpus2.timesIdled                  58972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2493774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105089291                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128638659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105089291                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.433402                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.433402                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.697641                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.697641                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       650028482                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195836134                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153365656                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33632                       # number of misc regfile writes
system.l2.replacements                          38435                       # number of replacements
system.l2.tagsinuse                      32767.975792                       # Cycle average of tags in use
system.l2.total_refs                          1346198                       # Total number of references to valid blocks.
system.l2.sampled_refs                          71203                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.906479                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           569.414054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.477167                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5630.935696                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.895125                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4023.900880                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.923160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6808.044348                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5038.426882                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4555.564495                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6117.393987                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017377                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000289                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.171843                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.122800                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000211                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.207765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.153761                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139025                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.186688                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36011                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        44105                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        87039                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167155                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54186                       # number of Writeback hits
system.l2.Writeback_hits::total                 54186                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36011                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        44105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        87039                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167155                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36011                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        44105                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        87039                       # number of overall hits
system.l2.overall_hits::total                  167155                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13537                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9540                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15316                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38429                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13537                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9545                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15316                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38434                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13537                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9545                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15316                       # number of overall misses
system.l2.overall_misses::total                 38434                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3003574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2817228862                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2298252                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1994462609                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1888204                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3268000250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8086881751                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1052743                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1052743                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3003574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2817228862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2298252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1995515352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1888204                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3268000250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8087934494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3003574                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2817228862                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2298252                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1995515352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1888204                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3268000250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8087934494                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       102355                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              205584                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54186                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54186                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49548                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53650                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       102355                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               205589                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49548                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53650                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       102355                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              205589                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.273210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.177836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.149636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.186926                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.177912                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.149636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186946                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.177912                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.149636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186946                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       214541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208113.234986                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       191521                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209063.166562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 188820.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 213371.653826                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 210436.955190                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 210548.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 210548.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       214541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208113.234986                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       191521                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209063.944683                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 188820.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 213371.653826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 210436.969714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       214541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208113.234986                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       191521                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209063.944683                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 188820.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 213371.653826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 210436.969714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12738                       # number of writebacks
system.l2.writebacks::total                     12738                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13537                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15316                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38429                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38434                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2188199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2028361821                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1600199                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1438461225                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1306396                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2376203287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5848121127                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       761313                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       761313                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2188199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2028361821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1600199                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1439222538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1306396                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2376203287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5848882440                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2188199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2028361821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1600199                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1439222538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1306396                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2376203287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5848882440                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.273210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.177836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.149636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.186926                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.177912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.149636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186946                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.177912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.149636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186946                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156299.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149838.355692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 133349.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150782.099057                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130639.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155145.161073                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 152179.893492                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 152262.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 152262.600000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 156299.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149838.355692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 133349.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 150782.874594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 130639.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 155145.161073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152179.904251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 156299.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149838.355692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 133349.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 150782.874594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 130639.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 155145.161073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152179.904251                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.989611                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013444062                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873279.227357                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.989611                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13411948                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13411948                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13411948                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13411948                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13411948                       # number of overall hits
system.cpu0.icache.overall_hits::total       13411948                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3890549                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3890549                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3890549                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3890549                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3890549                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3890549                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13411965                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13411965                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13411965                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13411965                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13411965                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13411965                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 228855.823529                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 228855.823529                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 228855.823529                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 228855.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 228855.823529                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 228855.823529                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3120174                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3120174                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3120174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3120174                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3120174                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3120174                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 222869.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 222869.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 222869.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 222869.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 222869.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 222869.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49548                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245042759                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49804                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4920.142137                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.323542                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.676458                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825483                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174517                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19259992                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19259992                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23593484                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23593484                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23593484                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23593484                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183939                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183939                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183939                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183939                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183939                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183939                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22620680015                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22620680015                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22620680015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22620680015                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22620680015                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22620680015                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19443931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19443931                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23777423                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23777423                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23777423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23777423                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009460                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009460                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007736                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007736                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007736                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007736                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 122979.248637                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 122979.248637                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 122979.248637                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 122979.248637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 122979.248637                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 122979.248637                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10300                       # number of writebacks
system.cpu0.dcache.writebacks::total            10300                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134391                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134391                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134391                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134391                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134391                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134391                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49548                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49548                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49548                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5291446565                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5291446565                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5291446565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5291446565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5291446565                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5291446565                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106794.352244                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106794.352244                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106794.352244                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106794.352244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106794.352244                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106794.352244                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               494.997329                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098256324                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218699.644444                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    11.997329                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019226                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13203129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13203129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13203129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13203129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13203129                       # number of overall hits
system.cpu1.icache.overall_hits::total       13203129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2812808                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2812808                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2812808                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2812808                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2812808                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2812808                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13203144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13203144                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13203144                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13203144                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13203144                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13203144                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187520.533333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187520.533333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187520.533333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187520.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187520.533333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187520.533333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           12                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           12                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2398452                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2398452                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2398452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2398452                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2398452                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2398452                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       199871                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       199871                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       199871                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       199871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       199871                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       199871                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53650                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185876782                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53906                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3448.164991                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.717221                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.282779                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912958                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087042                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9379665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9379665                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7380703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7380703                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18111                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18111                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17124                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16760368                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16760368                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16760368                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16760368                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       154883                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       154883                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2955                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2955                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157838                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157838                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157838                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157838                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17376919928                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17376919928                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    474385963                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    474385963                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17851305891                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17851305891                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17851305891                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17851305891                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9534548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9534548                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7383658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7383658                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16918206                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16918206                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16918206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16918206                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016244                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009329                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009329                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 112193.849086                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112193.849086                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 160536.704907                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160536.704907                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 113098.910852                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113098.910852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 113098.910852                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113098.910852                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       897188                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 112148.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24606                       # number of writebacks
system.cpu1.dcache.writebacks::total            24606                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       101238                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       101238                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2950                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104188                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104188                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104188                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104188                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53645                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53645                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53650                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53650                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53650                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4973916809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4973916809                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1094243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1094243                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4975011052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4975011052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4975011052                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4975011052                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92719.112853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92719.112853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 218848.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 218848.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92730.867698                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92730.867698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92730.867698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92730.867698                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.985555                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1094892229                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990713.143636                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.985555                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016002                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881387                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12722178                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12722178                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12722178                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12722178                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12722178                       # number of overall hits
system.cpu2.icache.overall_hits::total       12722178                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2347405                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2347405                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2347405                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2347405                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2347405                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2347405                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12722190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12722190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12722190                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12722190                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12722190                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12722190                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 195617.083333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 195617.083333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 195617.083333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 195617.083333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 195617.083333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 195617.083333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1972414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1972414                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1972414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1972414                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1972414                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1972414                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 197241.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 197241.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 197241.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 197241.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 197241.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 197241.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                102355                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205353577                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                102611                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2001.282289                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.451695                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.548305                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915827                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084173                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11572417                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11572417                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8131894                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8131894                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17944                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16816                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16816                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19704311                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19704311                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19704311                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19704311                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       422126                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       422126                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           70                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       422196                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        422196                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       422196                       # number of overall misses
system.cpu2.dcache.overall_misses::total       422196                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41374771726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41374771726                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8488516                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8488516                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41383260242                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41383260242                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41383260242                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41383260242                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11994543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11994543                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8131964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8131964                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20126507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20126507                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20126507                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20126507                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035193                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035193                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.020977                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020977                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.020977                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020977                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98015.217556                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98015.217556                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 121264.514286                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 121264.514286                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98019.072284                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98019.072284                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98019.072284                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98019.072284                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19280                       # number of writebacks
system.cpu2.dcache.writebacks::total            19280                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       319771                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       319771                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       319841                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       319841                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       319841                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       319841                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       102355                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       102355                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       102355                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       102355                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       102355                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       102355                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9200311789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9200311789                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9200311789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9200311789                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9200311789                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9200311789                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008533                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008533                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005086                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005086                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005086                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005086                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89886.295628                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89886.295628                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89886.295628                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89886.295628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89886.295628                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89886.295628                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
