expected:

pre
10101010 11001000 11001101 10011011 01100101 01110011 01110100 00001010
iv
11011110 10101101 10111110 11101111 00000000 00000000 00000000 00000000
processed
10101010 00010001 10000000 01011000 11001011 01110011 00000011 00001100
iv
10101010 00010001 10000000 01011000 11001011 01110011 00000011 00001100
pre
10100010 00011001 10001000 01010000 11000011 01111011 00001011 00000100
iv
10101010 00010001 10000000 01011000 11001011 01110011 00000011 00001100
processed
01001001 00000000 00000001 00101000 00001001 11100101 11100011 11100110
iv
01001001 00000000 00000001 00101000 00001001 11100101 11100011 11100110
qhGAWMtzAwxJAAEoCeXj5g==$


pre
10101010 00010001 10000000 01011000 11001011 01110011 00000011 00001100
iv
11011110 10101101 10111110 11101111 00000000 00000000 00000000 00000000
processed
10101010 11001000 11001101 10011011 01100101 01110011 01110100 00001010
iv
10101010 00010001 10000000 01011000 11001011 01110011 00000011 00001100
pre
01001001 00000000 00000001 00101000 00001001 11100101 11100011 11100110
iv
10101010 00010001 10000000 01011000 11001011 01110011 00000011 00001100
processed
10100010 00011001 10001000 01010000 11000011 01111011 00001011 00000100
iv
01001001 00000000 00000001 00101000 00001001 11100101 11100011 11100110
testest$
