|MIPS
OPERACAOFORCADA[0] => extend_16_to_32:EXTENSORDESINAL.entrada[0]
OPERACAOFORCADA[1] => extend_16_to_32:EXTENSORDESINAL.entrada[1]
OPERACAOFORCADA[2] => extend_16_to_32:EXTENSORDESINAL.entrada[2]
OPERACAOFORCADA[3] => extend_16_to_32:EXTENSORDESINAL.entrada[3]
OPERACAOFORCADA[4] => extend_16_to_32:EXTENSORDESINAL.entrada[4]
OPERACAOFORCADA[5] => extend_16_to_32:EXTENSORDESINAL.entrada[5]
OPERACAOFORCADA[6] => extend_16_to_32:EXTENSORDESINAL.entrada[6]
OPERACAOFORCADA[7] => extend_16_to_32:EXTENSORDESINAL.entrada[7]
OPERACAOFORCADA[8] => extend_16_to_32:EXTENSORDESINAL.entrada[8]
OPERACAOFORCADA[9] => extend_16_to_32:EXTENSORDESINAL.entrada[9]
OPERACAOFORCADA[10] => extend_16_to_32:EXTENSORDESINAL.entrada[10]
OPERACAOFORCADA[11] => extend_16_to_32:EXTENSORDESINAL.entrada[11]
OPERACAOFORCADA[11] => flipflop:PIPE2.D[0]
OPERACAOFORCADA[12] => extend_16_to_32:EXTENSORDESINAL.entrada[12]
OPERACAOFORCADA[12] => flipflop:PIPE2.D[1]
OPERACAOFORCADA[13] => extend_16_to_32:EXTENSORDESINAL.entrada[13]
OPERACAOFORCADA[13] => flipflop:PIPE2.D[2]
OPERACAOFORCADA[14] => extend_16_to_32:EXTENSORDESINAL.entrada[14]
OPERACAOFORCADA[14] => flipflop:PIPE2.D[3]
OPERACAOFORCADA[15] => extend_16_to_32:EXTENSORDESINAL.entrada[15]
OPERACAOFORCADA[15] => flipflop:PIPE2.D[4]
OPERACAOFORCADA[16] => RegBank:REGISSTRADORES.ReadReg2[0]
OPERACAOFORCADA[16] => flipflop:PIPE2.D[5]
OPERACAOFORCADA[17] => RegBank:REGISSTRADORES.ReadReg2[1]
OPERACAOFORCADA[17] => flipflop:PIPE2.D[6]
OPERACAOFORCADA[18] => RegBank:REGISSTRADORES.ReadReg2[2]
OPERACAOFORCADA[18] => flipflop:PIPE2.D[7]
OPERACAOFORCADA[19] => RegBank:REGISSTRADORES.ReadReg2[3]
OPERACAOFORCADA[19] => flipflop:PIPE2.D[8]
OPERACAOFORCADA[20] => RegBank:REGISSTRADORES.ReadReg2[4]
OPERACAOFORCADA[20] => flipflop:PIPE2.D[9]
OPERACAOFORCADA[21] => RegBank:REGISSTRADORES.ReadReg1[0]
OPERACAOFORCADA[22] => RegBank:REGISSTRADORES.ReadReg1[1]
OPERACAOFORCADA[23] => RegBank:REGISSTRADORES.ReadReg1[2]
OPERACAOFORCADA[24] => RegBank:REGISSTRADORES.ReadReg1[3]
OPERACAOFORCADA[25] => RegBank:REGISSTRADORES.ReadReg1[4]
OPERACAOFORCADA[26] => controle:CONTROLADOR.opcode[0]
OPERACAOFORCADA[27] => controle:CONTROLADOR.opcode[1]
OPERACAOFORCADA[28] => controle:CONTROLADOR.opcode[2]
OPERACAOFORCADA[29] => controle:CONTROLADOR.opcode[3]
OPERACAOFORCADA[30] => controle:CONTROLADOR.opcode[4]
OPERACAOFORCADA[31] => controle:CONTROLADOR.opcode[5]
saida[0] <= mux_2x1:mux3.saida[0]
saida[1] <= mux_2x1:mux3.saida[1]
saida[2] <= mux_2x1:mux3.saida[2]
saida[3] <= mux_2x1:mux3.saida[3]
saida[4] <= mux_2x1:mux3.saida[4]
saida[5] <= mux_2x1:mux3.saida[5]
saida[6] <= mux_2x1:mux3.saida[6]
saida[7] <= mux_2x1:mux3.saida[7]
saida[8] <= mux_2x1:mux3.saida[8]
saida[9] <= mux_2x1:mux3.saida[9]
saida[10] <= mux_2x1:mux3.saida[10]
saida[11] <= mux_2x1:mux3.saida[11]
saida[12] <= mux_2x1:mux3.saida[12]
saida[13] <= mux_2x1:mux3.saida[13]
saida[14] <= mux_2x1:mux3.saida[14]
saida[15] <= mux_2x1:mux3.saida[15]
saida[16] <= mux_2x1:mux3.saida[16]
saida[17] <= mux_2x1:mux3.saida[17]
saida[18] <= mux_2x1:mux3.saida[18]
saida[19] <= mux_2x1:mux3.saida[19]
saida[20] <= mux_2x1:mux3.saida[20]
saida[21] <= mux_2x1:mux3.saida[21]
saida[22] <= mux_2x1:mux3.saida[22]
saida[23] <= mux_2x1:mux3.saida[23]
saida[24] <= mux_2x1:mux3.saida[24]
saida[25] <= mux_2x1:mux3.saida[25]
saida[26] <= mux_2x1:mux3.saida[26]
saida[27] <= mux_2x1:mux3.saida[27]
saida[28] <= mux_2x1:mux3.saida[28]
saida[29] <= mux_2x1:mux3.saida[29]
saida[30] <= mux_2x1:mux3.saida[30]
saida[31] <= mux_2x1:mux3.saida[31]
clock => PC:ProgramCounter.clk
clock => memInst2:memInstrucao.clock
clock => flipflop:PIPE1.clk
clock => RegBank:REGISSTRADORES.clock
clock => flipflop:PIPE2.clk
clock => flipflop:PIPE3.clk
clock => memData:MEMORIADADOS.clock
clock => flipflop:PIPE4.clk
reset => PC:ProgramCounter.rst
reset => flipflop:PIPE1.rst
reset => RegBank:REGISSTRADORES.reset
reset => flipflop:PIPE2.rst
reset => flipflop:PIPE3.rst
reset => flipflop:PIPE4.rst


|MIPS|PC:ProgramCounter
clk => Temp[0].CLK
clk => Temp[1].CLK
clk => Temp[2].CLK
clk => Temp[3].CLK
clk => Temp[4].CLK
clk => Temp[5].CLK
clk => Temp[6].CLK
clk => Temp[7].CLK
clk => Temp[8].CLK
clk => Temp[9].CLK
clk => Temp[10].CLK
clk => Temp[11].CLK
clk => Temp[12].CLK
clk => Temp[13].CLK
clk => Temp[14].CLK
clk => Temp[15].CLK
clk => Temp[16].CLK
clk => Temp[17].CLK
clk => Temp[18].CLK
clk => Temp[19].CLK
clk => Temp[20].CLK
clk => Temp[21].CLK
clk => Temp[22].CLK
clk => Temp[23].CLK
clk => Temp[24].CLK
clk => Temp[25].CLK
clk => Temp[26].CLK
clk => Temp[27].CLK
clk => Temp[28].CLK
clk => Temp[29].CLK
clk => Temp[30].CLK
clk => Temp[31].CLK
rst => Temp[0].ACLR
rst => Temp[1].ACLR
rst => Temp[2].ACLR
rst => Temp[3].ACLR
rst => Temp[4].ACLR
rst => Temp[5].ACLR
rst => Temp[6].ACLR
rst => Temp[7].ACLR
rst => Temp[8].ACLR
rst => Temp[9].ACLR
rst => Temp[10].ACLR
rst => Temp[11].ACLR
rst => Temp[12].ACLR
rst => Temp[13].ACLR
rst => Temp[14].ACLR
rst => Temp[15].ACLR
rst => Temp[16].ACLR
rst => Temp[17].ACLR
rst => Temp[18].ACLR
rst => Temp[19].ACLR
rst => Temp[20].ACLR
rst => Temp[21].ACLR
rst => Temp[22].ACLR
rst => Temp[23].ACLR
rst => Temp[24].ACLR
rst => Temp[25].ACLR
rst => Temp[26].ACLR
rst => Temp[27].ACLR
rst => Temp[28].ACLR
rst => Temp[29].ACLR
rst => Temp[30].ACLR
rst => Temp[31].ACLR
D[0] => Temp[0].DATAIN
D[1] => Temp[1].DATAIN
D[2] => Temp[2].DATAIN
D[3] => Temp[3].DATAIN
D[4] => Temp[4].DATAIN
D[5] => Temp[5].DATAIN
D[6] => Temp[6].DATAIN
D[7] => Temp[7].DATAIN
D[8] => Temp[8].DATAIN
D[9] => Temp[9].DATAIN
D[10] => Temp[10].DATAIN
D[11] => Temp[11].DATAIN
D[12] => Temp[12].DATAIN
D[13] => Temp[13].DATAIN
D[14] => Temp[14].DATAIN
D[15] => Temp[15].DATAIN
D[16] => Temp[16].DATAIN
D[17] => Temp[17].DATAIN
D[18] => Temp[18].DATAIN
D[19] => Temp[19].DATAIN
D[20] => Temp[20].DATAIN
D[21] => Temp[21].DATAIN
D[22] => Temp[22].DATAIN
D[23] => Temp[23].DATAIN
D[24] => Temp[24].DATAIN
D[25] => Temp[25].DATAIN
D[26] => Temp[26].DATAIN
D[27] => Temp[27].DATAIN
D[28] => Temp[28].DATAIN
D[29] => Temp[29].DATAIN
D[30] => Temp[30].DATAIN
D[31] => Temp[31].DATAIN
Q[0] <= Temp[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Temp[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Temp[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Temp[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Temp[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Temp[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Temp[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Temp[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Temp[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Temp[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Temp[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Temp[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Temp[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Temp[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Temp[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Temp[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Temp[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Temp[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Temp[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Temp[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Temp[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Temp[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Temp[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Temp[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Temp[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Temp[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Temp[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Temp[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Temp[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Temp[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Temp[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Temp[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|mux_2x1:MuxEntradaPC
entrada1[0] => saida.DATAB
entrada1[1] => saida.DATAB
entrada1[2] => saida.DATAB
entrada1[3] => saida.DATAB
entrada1[4] => saida.DATAB
entrada1[5] => saida.DATAB
entrada1[6] => saida.DATAB
entrada1[7] => saida.DATAB
entrada1[8] => saida.DATAB
entrada1[9] => saida.DATAB
entrada1[10] => saida.DATAB
entrada1[11] => saida.DATAB
entrada1[12] => saida.DATAB
entrada1[13] => saida.DATAB
entrada1[14] => saida.DATAB
entrada1[15] => saida.DATAB
entrada1[16] => saida.DATAB
entrada1[17] => saida.DATAB
entrada1[18] => saida.DATAB
entrada1[19] => saida.DATAB
entrada1[20] => saida.DATAB
entrada1[21] => saida.DATAB
entrada1[22] => saida.DATAB
entrada1[23] => saida.DATAB
entrada1[24] => saida.DATAB
entrada1[25] => saida.DATAB
entrada1[26] => saida.DATAB
entrada1[27] => saida.DATAB
entrada1[28] => saida.DATAB
entrada1[29] => saida.DATAB
entrada1[30] => saida.DATAB
entrada1[31] => saida.DATAB
entrada2[0] => saida.DATAA
entrada2[1] => saida.DATAA
entrada2[2] => saida.DATAA
entrada2[3] => saida.DATAA
entrada2[4] => saida.DATAA
entrada2[5] => saida.DATAA
entrada2[6] => saida.DATAA
entrada2[7] => saida.DATAA
entrada2[8] => saida.DATAA
entrada2[9] => saida.DATAA
entrada2[10] => saida.DATAA
entrada2[11] => saida.DATAA
entrada2[12] => saida.DATAA
entrada2[13] => saida.DATAA
entrada2[14] => saida.DATAA
entrada2[15] => saida.DATAA
entrada2[16] => saida.DATAA
entrada2[17] => saida.DATAA
entrada2[18] => saida.DATAA
entrada2[19] => saida.DATAA
entrada2[20] => saida.DATAA
entrada2[21] => saida.DATAA
entrada2[22] => saida.DATAA
entrada2[23] => saida.DATAA
entrada2[24] => saida.DATAA
entrada2[25] => saida.DATAA
entrada2[26] => saida.DATAA
entrada2[27] => saida.DATAA
entrada2[28] => saida.DATAA
entrada2[29] => saida.DATAA
entrada2[30] => saida.DATAA
entrada2[31] => saida.DATAA
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|adderAB:PCSoma4
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|memInst2:memInstrucao
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
data[30] => ~NO_FANOUT~
data[31] => ~NO_FANOUT~
address[0] => Mux0.IN1033
address[0] => Mux1.IN1033
address[0] => Mux2.IN1033
address[0] => Mux3.IN1033
address[0] => Mux4.IN1033
address[0] => Mux5.IN1033
address[0] => Mux6.IN1033
address[0] => Mux7.IN1033
address[0] => Mux8.IN1033
address[0] => Mux9.IN1033
address[0] => Mux10.IN1033
address[0] => Mux11.IN1033
address[0] => Mux12.IN1033
address[0] => Mux13.IN1033
address[0] => Mux14.IN1033
address[0] => Mux15.IN1033
address[0] => Mux16.IN1033
address[1] => Mux0.IN1032
address[1] => Mux1.IN1032
address[1] => Mux2.IN1032
address[1] => Mux3.IN1032
address[1] => Mux4.IN1032
address[1] => Mux5.IN1032
address[1] => Mux6.IN1032
address[1] => Mux7.IN1032
address[1] => Mux8.IN1032
address[1] => Mux9.IN1032
address[1] => Mux10.IN1032
address[1] => Mux11.IN1032
address[1] => Mux12.IN1032
address[1] => Mux13.IN1032
address[1] => Mux14.IN1032
address[1] => Mux15.IN1032
address[1] => Mux16.IN1032
address[2] => Mux0.IN1031
address[2] => Mux1.IN1031
address[2] => Mux2.IN1031
address[2] => Mux3.IN1031
address[2] => Mux4.IN1031
address[2] => Mux5.IN1031
address[2] => Mux6.IN1031
address[2] => Mux7.IN1031
address[2] => Mux8.IN1031
address[2] => Mux9.IN1031
address[2] => Mux10.IN1031
address[2] => Mux11.IN1031
address[2] => Mux12.IN1031
address[2] => Mux13.IN1031
address[2] => Mux14.IN1031
address[2] => Mux15.IN1031
address[2] => Mux16.IN1031
address[3] => Mux0.IN1030
address[3] => Mux1.IN1030
address[3] => Mux2.IN1030
address[3] => Mux3.IN1030
address[3] => Mux4.IN1030
address[3] => Mux5.IN1030
address[3] => Mux6.IN1030
address[3] => Mux7.IN1030
address[3] => Mux8.IN1030
address[3] => Mux9.IN1030
address[3] => Mux10.IN1030
address[3] => Mux11.IN1030
address[3] => Mux12.IN1030
address[3] => Mux13.IN1030
address[3] => Mux14.IN1030
address[3] => Mux15.IN1030
address[3] => Mux16.IN1030
address[4] => Mux0.IN1029
address[4] => Mux1.IN1029
address[4] => Mux2.IN1029
address[4] => Mux3.IN1029
address[4] => Mux4.IN1029
address[4] => Mux5.IN1029
address[4] => Mux6.IN1029
address[4] => Mux7.IN1029
address[4] => Mux8.IN1029
address[4] => Mux9.IN1029
address[4] => Mux10.IN1029
address[4] => Mux11.IN1029
address[4] => Mux12.IN1029
address[4] => Mux13.IN1029
address[4] => Mux14.IN1029
address[4] => Mux15.IN1029
address[4] => Mux16.IN1029
address[5] => Mux0.IN1028
address[5] => Mux1.IN1028
address[5] => Mux2.IN1028
address[5] => Mux3.IN1028
address[5] => Mux4.IN1028
address[5] => Mux5.IN1028
address[5] => Mux6.IN1028
address[5] => Mux7.IN1028
address[5] => Mux8.IN1028
address[5] => Mux9.IN1028
address[5] => Mux10.IN1028
address[5] => Mux11.IN1028
address[5] => Mux12.IN1028
address[5] => Mux13.IN1028
address[5] => Mux14.IN1028
address[5] => Mux15.IN1028
address[5] => Mux16.IN1028
address[6] => Mux0.IN1027
address[6] => Mux1.IN1027
address[6] => Mux2.IN1027
address[6] => Mux3.IN1027
address[6] => Mux4.IN1027
address[6] => Mux5.IN1027
address[6] => Mux6.IN1027
address[6] => Mux7.IN1027
address[6] => Mux8.IN1027
address[6] => Mux9.IN1027
address[6] => Mux10.IN1027
address[6] => Mux11.IN1027
address[6] => Mux12.IN1027
address[6] => Mux13.IN1027
address[6] => Mux14.IN1027
address[6] => Mux15.IN1027
address[6] => Mux16.IN1027
address[7] => Mux0.IN1026
address[7] => Mux1.IN1026
address[7] => Mux2.IN1026
address[7] => Mux3.IN1026
address[7] => Mux4.IN1026
address[7] => Mux5.IN1026
address[7] => Mux6.IN1026
address[7] => Mux7.IN1026
address[7] => Mux8.IN1026
address[7] => Mux9.IN1026
address[7] => Mux10.IN1026
address[7] => Mux11.IN1026
address[7] => Mux12.IN1026
address[7] => Mux13.IN1026
address[7] => Mux14.IN1026
address[7] => Mux15.IN1026
address[7] => Mux16.IN1026
address[8] => Mux0.IN1025
address[8] => Mux1.IN1025
address[8] => Mux2.IN1025
address[8] => Mux3.IN1025
address[8] => Mux4.IN1025
address[8] => Mux5.IN1025
address[8] => Mux6.IN1025
address[8] => Mux7.IN1025
address[8] => Mux8.IN1025
address[8] => Mux9.IN1025
address[8] => Mux10.IN1025
address[8] => Mux11.IN1025
address[8] => Mux12.IN1025
address[8] => Mux13.IN1025
address[8] => Mux14.IN1025
address[8] => Mux15.IN1025
address[8] => Mux16.IN1025
address[9] => Mux0.IN1024
address[9] => Mux1.IN1024
address[9] => Mux2.IN1024
address[9] => Mux3.IN1024
address[9] => Mux4.IN1024
address[9] => Mux5.IN1024
address[9] => Mux6.IN1024
address[9] => Mux7.IN1024
address[9] => Mux8.IN1024
address[9] => Mux9.IN1024
address[9] => Mux10.IN1024
address[9] => Mux11.IN1024
address[9] => Mux12.IN1024
address[9] => Mux13.IN1024
address[9] => Mux14.IN1024
address[9] => Mux15.IN1024
address[9] => Mux16.IN1024
clock => ~NO_FANOUT~
wren => ~NO_FANOUT~
q[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= <GND>
q[4] <= <GND>
q[5] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= <GND>
q[7] <= <GND>
q[8] <= <GND>
q[9] <= <GND>
q[10] <= <GND>
q[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= <GND>
q[14] <= <GND>
q[15] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= <GND>
q[20] <= <GND>
q[21] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= <GND>
q[24] <= <GND>
q[25] <= <GND>
q[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= <GND>
q[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|flipflop:PIPE1
clk => Temp[0].CLK
clk => Temp[1].CLK
clk => Temp[2].CLK
clk => Temp[3].CLK
clk => Temp[4].CLK
clk => Temp[5].CLK
clk => Temp[6].CLK
clk => Temp[7].CLK
clk => Temp[8].CLK
clk => Temp[9].CLK
clk => Temp[10].CLK
clk => Temp[11].CLK
clk => Temp[12].CLK
clk => Temp[13].CLK
clk => Temp[14].CLK
clk => Temp[15].CLK
clk => Temp[16].CLK
clk => Temp[17].CLK
clk => Temp[18].CLK
clk => Temp[19].CLK
clk => Temp[20].CLK
clk => Temp[21].CLK
clk => Temp[22].CLK
clk => Temp[23].CLK
clk => Temp[24].CLK
clk => Temp[25].CLK
clk => Temp[26].CLK
clk => Temp[27].CLK
clk => Temp[28].CLK
clk => Temp[29].CLK
clk => Temp[30].CLK
clk => Temp[31].CLK
clk => Temp[32].CLK
clk => Temp[33].CLK
clk => Temp[34].CLK
clk => Temp[35].CLK
clk => Temp[36].CLK
clk => Temp[37].CLK
clk => Temp[38].CLK
clk => Temp[39].CLK
clk => Temp[40].CLK
clk => Temp[41].CLK
clk => Temp[42].CLK
clk => Temp[43].CLK
clk => Temp[44].CLK
clk => Temp[45].CLK
clk => Temp[46].CLK
clk => Temp[47].CLK
clk => Temp[48].CLK
clk => Temp[49].CLK
clk => Temp[50].CLK
clk => Temp[51].CLK
clk => Temp[52].CLK
clk => Temp[53].CLK
clk => Temp[54].CLK
clk => Temp[55].CLK
clk => Temp[56].CLK
clk => Temp[57].CLK
clk => Temp[58].CLK
clk => Temp[59].CLK
clk => Temp[60].CLK
clk => Temp[61].CLK
clk => Temp[62].CLK
clk => Temp[63].CLK
rst => Temp[0].ACLR
rst => Temp[1].ACLR
rst => Temp[2].ACLR
rst => Temp[3].ACLR
rst => Temp[4].ACLR
rst => Temp[5].ACLR
rst => Temp[6].ACLR
rst => Temp[7].ACLR
rst => Temp[8].ACLR
rst => Temp[9].ACLR
rst => Temp[10].ACLR
rst => Temp[11].ACLR
rst => Temp[12].ACLR
rst => Temp[13].ACLR
rst => Temp[14].ACLR
rst => Temp[15].ACLR
rst => Temp[16].ACLR
rst => Temp[17].ACLR
rst => Temp[18].ACLR
rst => Temp[19].ACLR
rst => Temp[20].ACLR
rst => Temp[21].ACLR
rst => Temp[22].ACLR
rst => Temp[23].ACLR
rst => Temp[24].ACLR
rst => Temp[25].ACLR
rst => Temp[26].ACLR
rst => Temp[27].ACLR
rst => Temp[28].ACLR
rst => Temp[29].ACLR
rst => Temp[30].ACLR
rst => Temp[31].ACLR
rst => Temp[32].ACLR
rst => Temp[33].ACLR
rst => Temp[34].ACLR
rst => Temp[35].ACLR
rst => Temp[36].ACLR
rst => Temp[37].ACLR
rst => Temp[38].ACLR
rst => Temp[39].ACLR
rst => Temp[40].ACLR
rst => Temp[41].ACLR
rst => Temp[42].ACLR
rst => Temp[43].ACLR
rst => Temp[44].ACLR
rst => Temp[45].ACLR
rst => Temp[46].ACLR
rst => Temp[47].ACLR
rst => Temp[48].ACLR
rst => Temp[49].ACLR
rst => Temp[50].ACLR
rst => Temp[51].ACLR
rst => Temp[52].ACLR
rst => Temp[53].ACLR
rst => Temp[54].ACLR
rst => Temp[55].ACLR
rst => Temp[56].ACLR
rst => Temp[57].ACLR
rst => Temp[58].ACLR
rst => Temp[59].ACLR
rst => Temp[60].ACLR
rst => Temp[61].ACLR
rst => Temp[62].ACLR
rst => Temp[63].ACLR
D[0] => Temp[0].DATAIN
D[1] => Temp[1].DATAIN
D[2] => Temp[2].DATAIN
D[3] => Temp[3].DATAIN
D[4] => Temp[4].DATAIN
D[5] => Temp[5].DATAIN
D[6] => Temp[6].DATAIN
D[7] => Temp[7].DATAIN
D[8] => Temp[8].DATAIN
D[9] => Temp[9].DATAIN
D[10] => Temp[10].DATAIN
D[11] => Temp[11].DATAIN
D[12] => Temp[12].DATAIN
D[13] => Temp[13].DATAIN
D[14] => Temp[14].DATAIN
D[15] => Temp[15].DATAIN
D[16] => Temp[16].DATAIN
D[17] => Temp[17].DATAIN
D[18] => Temp[18].DATAIN
D[19] => Temp[19].DATAIN
D[20] => Temp[20].DATAIN
D[21] => Temp[21].DATAIN
D[22] => Temp[22].DATAIN
D[23] => Temp[23].DATAIN
D[24] => Temp[24].DATAIN
D[25] => Temp[25].DATAIN
D[26] => Temp[26].DATAIN
D[27] => Temp[27].DATAIN
D[28] => Temp[28].DATAIN
D[29] => Temp[29].DATAIN
D[30] => Temp[30].DATAIN
D[31] => Temp[31].DATAIN
D[32] => Temp[32].DATAIN
D[33] => Temp[33].DATAIN
D[34] => Temp[34].DATAIN
D[35] => Temp[35].DATAIN
D[36] => Temp[36].DATAIN
D[37] => Temp[37].DATAIN
D[38] => Temp[38].DATAIN
D[39] => Temp[39].DATAIN
D[40] => Temp[40].DATAIN
D[41] => Temp[41].DATAIN
D[42] => Temp[42].DATAIN
D[43] => Temp[43].DATAIN
D[44] => Temp[44].DATAIN
D[45] => Temp[45].DATAIN
D[46] => Temp[46].DATAIN
D[47] => Temp[47].DATAIN
D[48] => Temp[48].DATAIN
D[49] => Temp[49].DATAIN
D[50] => Temp[50].DATAIN
D[51] => Temp[51].DATAIN
D[52] => Temp[52].DATAIN
D[53] => Temp[53].DATAIN
D[54] => Temp[54].DATAIN
D[55] => Temp[55].DATAIN
D[56] => Temp[56].DATAIN
D[57] => Temp[57].DATAIN
D[58] => Temp[58].DATAIN
D[59] => Temp[59].DATAIN
D[60] => Temp[60].DATAIN
D[61] => Temp[61].DATAIN
D[62] => Temp[62].DATAIN
D[63] => Temp[63].DATAIN
Q[0] <= Temp[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Temp[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Temp[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Temp[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Temp[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Temp[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Temp[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Temp[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Temp[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Temp[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Temp[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Temp[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Temp[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Temp[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Temp[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Temp[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Temp[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Temp[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Temp[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Temp[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Temp[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Temp[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Temp[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Temp[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Temp[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Temp[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Temp[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Temp[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Temp[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Temp[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Temp[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Temp[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Temp[32].DB_MAX_OUTPUT_PORT_TYPE
Q[33] <= Temp[33].DB_MAX_OUTPUT_PORT_TYPE
Q[34] <= Temp[34].DB_MAX_OUTPUT_PORT_TYPE
Q[35] <= Temp[35].DB_MAX_OUTPUT_PORT_TYPE
Q[36] <= Temp[36].DB_MAX_OUTPUT_PORT_TYPE
Q[37] <= Temp[37].DB_MAX_OUTPUT_PORT_TYPE
Q[38] <= Temp[38].DB_MAX_OUTPUT_PORT_TYPE
Q[39] <= Temp[39].DB_MAX_OUTPUT_PORT_TYPE
Q[40] <= Temp[40].DB_MAX_OUTPUT_PORT_TYPE
Q[41] <= Temp[41].DB_MAX_OUTPUT_PORT_TYPE
Q[42] <= Temp[42].DB_MAX_OUTPUT_PORT_TYPE
Q[43] <= Temp[43].DB_MAX_OUTPUT_PORT_TYPE
Q[44] <= Temp[44].DB_MAX_OUTPUT_PORT_TYPE
Q[45] <= Temp[45].DB_MAX_OUTPUT_PORT_TYPE
Q[46] <= Temp[46].DB_MAX_OUTPUT_PORT_TYPE
Q[47] <= Temp[47].DB_MAX_OUTPUT_PORT_TYPE
Q[48] <= Temp[48].DB_MAX_OUTPUT_PORT_TYPE
Q[49] <= Temp[49].DB_MAX_OUTPUT_PORT_TYPE
Q[50] <= Temp[50].DB_MAX_OUTPUT_PORT_TYPE
Q[51] <= Temp[51].DB_MAX_OUTPUT_PORT_TYPE
Q[52] <= Temp[52].DB_MAX_OUTPUT_PORT_TYPE
Q[53] <= Temp[53].DB_MAX_OUTPUT_PORT_TYPE
Q[54] <= Temp[54].DB_MAX_OUTPUT_PORT_TYPE
Q[55] <= Temp[55].DB_MAX_OUTPUT_PORT_TYPE
Q[56] <= Temp[56].DB_MAX_OUTPUT_PORT_TYPE
Q[57] <= Temp[57].DB_MAX_OUTPUT_PORT_TYPE
Q[58] <= Temp[58].DB_MAX_OUTPUT_PORT_TYPE
Q[59] <= Temp[59].DB_MAX_OUTPUT_PORT_TYPE
Q[60] <= Temp[60].DB_MAX_OUTPUT_PORT_TYPE
Q[61] <= Temp[61].DB_MAX_OUTPUT_PORT_TYPE
Q[62] <= Temp[62].DB_MAX_OUTPUT_PORT_TYPE
Q[63] <= Temp[63].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|controle:CONTROLADOR
opcode[0] => Mux0.IN36
opcode[0] => Mux1.IN69
opcode[0] => Mux2.IN36
opcode[0] => Mux3.IN69
opcode[0] => Mux4.IN69
opcode[0] => Mux5.IN69
opcode[0] => Mux6.IN69
opcode[0] => Mux7.IN69
opcode[0] => Mux8.IN69
opcode[1] => Mux1.IN68
opcode[1] => Mux2.IN35
opcode[1] => Mux3.IN68
opcode[1] => Mux4.IN68
opcode[1] => Mux5.IN68
opcode[1] => Mux6.IN68
opcode[1] => Mux7.IN68
opcode[1] => Mux8.IN68
opcode[2] => Mux0.IN35
opcode[2] => Mux1.IN67
opcode[2] => Mux2.IN34
opcode[2] => Mux3.IN67
opcode[2] => Mux4.IN67
opcode[2] => Mux5.IN67
opcode[2] => Mux6.IN67
opcode[2] => Mux7.IN67
opcode[2] => Mux8.IN67
opcode[3] => Mux0.IN34
opcode[3] => Mux1.IN66
opcode[3] => Mux3.IN66
opcode[3] => Mux4.IN66
opcode[3] => Mux5.IN66
opcode[3] => Mux6.IN66
opcode[3] => Mux7.IN66
opcode[3] => Mux8.IN66
opcode[4] => Mux0.IN33
opcode[4] => Mux1.IN65
opcode[4] => Mux2.IN33
opcode[4] => Mux3.IN65
opcode[4] => Mux4.IN65
opcode[4] => Mux5.IN65
opcode[4] => Mux6.IN65
opcode[4] => Mux7.IN65
opcode[4] => Mux8.IN65
opcode[5] => Mux0.IN32
opcode[5] => Mux1.IN64
opcode[5] => Mux2.IN32
opcode[5] => Mux3.IN64
opcode[5] => Mux4.IN64
opcode[5] => Mux5.IN64
opcode[5] => Mux6.IN64
opcode[5] => Mux7.IN64
opcode[5] => Mux8.IN64
operacaoUla[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
operacaoUla[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
AluSrc <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES
WriteReg[0] => RegN:Bank:0:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:1:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:2:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:3:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:4:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:5:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:6:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:7:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:8:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:9:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:10:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:11:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:12:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:13:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:14:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:15:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:16:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:17:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:18:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:19:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:20:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:21:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:22:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:23:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:24:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:25:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:26:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:27:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:28:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:29:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:30:RegBankx.entrada[0]
WriteReg[0] => RegN:Bank:31:RegBankx.entrada[0]
WriteReg[1] => RegN:Bank:0:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:1:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:2:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:3:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:4:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:5:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:6:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:7:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:8:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:9:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:10:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:11:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:12:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:13:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:14:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:15:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:16:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:17:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:18:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:19:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:20:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:21:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:22:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:23:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:24:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:25:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:26:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:27:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:28:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:29:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:30:RegBankx.entrada[1]
WriteReg[1] => RegN:Bank:31:RegBankx.entrada[1]
WriteReg[2] => RegN:Bank:0:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:1:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:2:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:3:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:4:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:5:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:6:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:7:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:8:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:9:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:10:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:11:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:12:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:13:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:14:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:15:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:16:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:17:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:18:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:19:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:20:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:21:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:22:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:23:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:24:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:25:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:26:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:27:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:28:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:29:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:30:RegBankx.entrada[2]
WriteReg[2] => RegN:Bank:31:RegBankx.entrada[2]
WriteReg[3] => RegN:Bank:0:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:1:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:2:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:3:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:4:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:5:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:6:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:7:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:8:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:9:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:10:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:11:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:12:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:13:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:14:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:15:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:16:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:17:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:18:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:19:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:20:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:21:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:22:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:23:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:24:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:25:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:26:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:27:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:28:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:29:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:30:RegBankx.entrada[3]
WriteReg[3] => RegN:Bank:31:RegBankx.entrada[3]
WriteReg[4] => RegN:Bank:0:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:1:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:2:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:3:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:4:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:5:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:6:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:7:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:8:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:9:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:10:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:11:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:12:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:13:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:14:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:15:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:16:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:17:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:18:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:19:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:20:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:21:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:22:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:23:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:24:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:25:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:26:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:27:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:28:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:29:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:30:RegBankx.entrada[4]
WriteReg[4] => RegN:Bank:31:RegBankx.entrada[4]
WriteReg[5] => RegN:Bank:0:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:1:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:2:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:3:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:4:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:5:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:6:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:7:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:8:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:9:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:10:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:11:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:12:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:13:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:14:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:15:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:16:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:17:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:18:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:19:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:20:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:21:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:22:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:23:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:24:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:25:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:26:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:27:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:28:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:29:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:30:RegBankx.entrada[5]
WriteReg[5] => RegN:Bank:31:RegBankx.entrada[5]
WriteReg[6] => RegN:Bank:0:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:1:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:2:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:3:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:4:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:5:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:6:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:7:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:8:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:9:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:10:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:11:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:12:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:13:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:14:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:15:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:16:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:17:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:18:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:19:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:20:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:21:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:22:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:23:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:24:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:25:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:26:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:27:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:28:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:29:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:30:RegBankx.entrada[6]
WriteReg[6] => RegN:Bank:31:RegBankx.entrada[6]
WriteReg[7] => RegN:Bank:0:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:1:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:2:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:3:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:4:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:5:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:6:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:7:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:8:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:9:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:10:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:11:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:12:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:13:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:14:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:15:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:16:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:17:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:18:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:19:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:20:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:21:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:22:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:23:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:24:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:25:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:26:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:27:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:28:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:29:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:30:RegBankx.entrada[7]
WriteReg[7] => RegN:Bank:31:RegBankx.entrada[7]
WriteReg[8] => RegN:Bank:0:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:1:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:2:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:3:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:4:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:5:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:6:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:7:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:8:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:9:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:10:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:11:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:12:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:13:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:14:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:15:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:16:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:17:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:18:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:19:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:20:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:21:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:22:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:23:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:24:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:25:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:26:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:27:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:28:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:29:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:30:RegBankx.entrada[8]
WriteReg[8] => RegN:Bank:31:RegBankx.entrada[8]
WriteReg[9] => RegN:Bank:0:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:1:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:2:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:3:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:4:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:5:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:6:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:7:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:8:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:9:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:10:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:11:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:12:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:13:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:14:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:15:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:16:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:17:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:18:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:19:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:20:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:21:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:22:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:23:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:24:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:25:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:26:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:27:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:28:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:29:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:30:RegBankx.entrada[9]
WriteReg[9] => RegN:Bank:31:RegBankx.entrada[9]
WriteReg[10] => RegN:Bank:0:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:1:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:2:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:3:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:4:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:5:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:6:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:7:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:8:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:9:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:10:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:11:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:12:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:13:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:14:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:15:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:16:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:17:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:18:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:19:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:20:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:21:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:22:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:23:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:24:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:25:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:26:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:27:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:28:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:29:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:30:RegBankx.entrada[10]
WriteReg[10] => RegN:Bank:31:RegBankx.entrada[10]
WriteReg[11] => RegN:Bank:0:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:1:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:2:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:3:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:4:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:5:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:6:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:7:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:8:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:9:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:10:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:11:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:12:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:13:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:14:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:15:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:16:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:17:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:18:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:19:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:20:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:21:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:22:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:23:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:24:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:25:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:26:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:27:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:28:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:29:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:30:RegBankx.entrada[11]
WriteReg[11] => RegN:Bank:31:RegBankx.entrada[11]
WriteReg[12] => RegN:Bank:0:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:1:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:2:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:3:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:4:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:5:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:6:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:7:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:8:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:9:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:10:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:11:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:12:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:13:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:14:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:15:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:16:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:17:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:18:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:19:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:20:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:21:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:22:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:23:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:24:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:25:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:26:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:27:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:28:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:29:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:30:RegBankx.entrada[12]
WriteReg[12] => RegN:Bank:31:RegBankx.entrada[12]
WriteReg[13] => RegN:Bank:0:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:1:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:2:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:3:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:4:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:5:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:6:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:7:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:8:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:9:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:10:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:11:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:12:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:13:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:14:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:15:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:16:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:17:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:18:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:19:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:20:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:21:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:22:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:23:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:24:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:25:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:26:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:27:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:28:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:29:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:30:RegBankx.entrada[13]
WriteReg[13] => RegN:Bank:31:RegBankx.entrada[13]
WriteReg[14] => RegN:Bank:0:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:1:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:2:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:3:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:4:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:5:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:6:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:7:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:8:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:9:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:10:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:11:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:12:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:13:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:14:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:15:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:16:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:17:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:18:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:19:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:20:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:21:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:22:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:23:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:24:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:25:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:26:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:27:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:28:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:29:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:30:RegBankx.entrada[14]
WriteReg[14] => RegN:Bank:31:RegBankx.entrada[14]
WriteReg[15] => RegN:Bank:0:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:1:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:2:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:3:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:4:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:5:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:6:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:7:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:8:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:9:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:10:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:11:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:12:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:13:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:14:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:15:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:16:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:17:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:18:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:19:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:20:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:21:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:22:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:23:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:24:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:25:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:26:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:27:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:28:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:29:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:30:RegBankx.entrada[15]
WriteReg[15] => RegN:Bank:31:RegBankx.entrada[15]
WriteReg[16] => RegN:Bank:0:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:1:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:2:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:3:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:4:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:5:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:6:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:7:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:8:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:9:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:10:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:11:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:12:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:13:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:14:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:15:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:16:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:17:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:18:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:19:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:20:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:21:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:22:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:23:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:24:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:25:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:26:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:27:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:28:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:29:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:30:RegBankx.entrada[16]
WriteReg[16] => RegN:Bank:31:RegBankx.entrada[16]
WriteReg[17] => RegN:Bank:0:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:1:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:2:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:3:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:4:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:5:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:6:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:7:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:8:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:9:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:10:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:11:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:12:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:13:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:14:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:15:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:16:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:17:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:18:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:19:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:20:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:21:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:22:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:23:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:24:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:25:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:26:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:27:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:28:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:29:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:30:RegBankx.entrada[17]
WriteReg[17] => RegN:Bank:31:RegBankx.entrada[17]
WriteReg[18] => RegN:Bank:0:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:1:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:2:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:3:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:4:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:5:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:6:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:7:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:8:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:9:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:10:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:11:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:12:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:13:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:14:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:15:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:16:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:17:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:18:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:19:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:20:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:21:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:22:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:23:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:24:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:25:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:26:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:27:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:28:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:29:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:30:RegBankx.entrada[18]
WriteReg[18] => RegN:Bank:31:RegBankx.entrada[18]
WriteReg[19] => RegN:Bank:0:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:1:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:2:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:3:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:4:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:5:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:6:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:7:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:8:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:9:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:10:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:11:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:12:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:13:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:14:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:15:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:16:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:17:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:18:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:19:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:20:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:21:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:22:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:23:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:24:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:25:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:26:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:27:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:28:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:29:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:30:RegBankx.entrada[19]
WriteReg[19] => RegN:Bank:31:RegBankx.entrada[19]
WriteReg[20] => RegN:Bank:0:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:1:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:2:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:3:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:4:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:5:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:6:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:7:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:8:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:9:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:10:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:11:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:12:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:13:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:14:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:15:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:16:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:17:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:18:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:19:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:20:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:21:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:22:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:23:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:24:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:25:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:26:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:27:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:28:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:29:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:30:RegBankx.entrada[20]
WriteReg[20] => RegN:Bank:31:RegBankx.entrada[20]
WriteReg[21] => RegN:Bank:0:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:1:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:2:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:3:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:4:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:5:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:6:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:7:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:8:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:9:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:10:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:11:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:12:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:13:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:14:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:15:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:16:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:17:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:18:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:19:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:20:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:21:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:22:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:23:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:24:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:25:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:26:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:27:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:28:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:29:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:30:RegBankx.entrada[21]
WriteReg[21] => RegN:Bank:31:RegBankx.entrada[21]
WriteReg[22] => RegN:Bank:0:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:1:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:2:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:3:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:4:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:5:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:6:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:7:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:8:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:9:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:10:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:11:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:12:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:13:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:14:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:15:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:16:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:17:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:18:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:19:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:20:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:21:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:22:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:23:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:24:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:25:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:26:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:27:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:28:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:29:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:30:RegBankx.entrada[22]
WriteReg[22] => RegN:Bank:31:RegBankx.entrada[22]
WriteReg[23] => RegN:Bank:0:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:1:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:2:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:3:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:4:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:5:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:6:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:7:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:8:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:9:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:10:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:11:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:12:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:13:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:14:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:15:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:16:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:17:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:18:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:19:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:20:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:21:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:22:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:23:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:24:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:25:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:26:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:27:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:28:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:29:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:30:RegBankx.entrada[23]
WriteReg[23] => RegN:Bank:31:RegBankx.entrada[23]
WriteReg[24] => RegN:Bank:0:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:1:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:2:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:3:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:4:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:5:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:6:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:7:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:8:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:9:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:10:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:11:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:12:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:13:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:14:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:15:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:16:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:17:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:18:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:19:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:20:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:21:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:22:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:23:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:24:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:25:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:26:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:27:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:28:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:29:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:30:RegBankx.entrada[24]
WriteReg[24] => RegN:Bank:31:RegBankx.entrada[24]
WriteReg[25] => RegN:Bank:0:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:1:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:2:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:3:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:4:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:5:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:6:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:7:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:8:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:9:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:10:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:11:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:12:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:13:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:14:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:15:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:16:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:17:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:18:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:19:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:20:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:21:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:22:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:23:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:24:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:25:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:26:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:27:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:28:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:29:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:30:RegBankx.entrada[25]
WriteReg[25] => RegN:Bank:31:RegBankx.entrada[25]
WriteReg[26] => RegN:Bank:0:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:1:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:2:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:3:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:4:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:5:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:6:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:7:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:8:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:9:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:10:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:11:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:12:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:13:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:14:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:15:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:16:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:17:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:18:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:19:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:20:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:21:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:22:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:23:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:24:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:25:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:26:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:27:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:28:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:29:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:30:RegBankx.entrada[26]
WriteReg[26] => RegN:Bank:31:RegBankx.entrada[26]
WriteReg[27] => RegN:Bank:0:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:1:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:2:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:3:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:4:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:5:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:6:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:7:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:8:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:9:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:10:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:11:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:12:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:13:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:14:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:15:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:16:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:17:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:18:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:19:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:20:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:21:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:22:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:23:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:24:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:25:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:26:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:27:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:28:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:29:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:30:RegBankx.entrada[27]
WriteReg[27] => RegN:Bank:31:RegBankx.entrada[27]
WriteReg[28] => RegN:Bank:0:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:1:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:2:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:3:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:4:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:5:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:6:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:7:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:8:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:9:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:10:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:11:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:12:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:13:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:14:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:15:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:16:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:17:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:18:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:19:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:20:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:21:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:22:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:23:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:24:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:25:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:26:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:27:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:28:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:29:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:30:RegBankx.entrada[28]
WriteReg[28] => RegN:Bank:31:RegBankx.entrada[28]
WriteReg[29] => RegN:Bank:0:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:1:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:2:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:3:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:4:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:5:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:6:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:7:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:8:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:9:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:10:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:11:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:12:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:13:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:14:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:15:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:16:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:17:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:18:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:19:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:20:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:21:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:22:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:23:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:24:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:25:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:26:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:27:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:28:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:29:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:30:RegBankx.entrada[29]
WriteReg[29] => RegN:Bank:31:RegBankx.entrada[29]
WriteReg[30] => RegN:Bank:0:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:1:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:2:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:3:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:4:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:5:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:6:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:7:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:8:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:9:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:10:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:11:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:12:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:13:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:14:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:15:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:16:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:17:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:18:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:19:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:20:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:21:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:22:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:23:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:24:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:25:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:26:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:27:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:28:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:29:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:30:RegBankx.entrada[30]
WriteReg[30] => RegN:Bank:31:RegBankx.entrada[30]
WriteReg[31] => RegN:Bank:0:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:1:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:2:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:3:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:4:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:5:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:6:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:7:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:8:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:9:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:10:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:11:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:12:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:13:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:14:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:15:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:16:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:17:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:18:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:19:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:20:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:21:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:22:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:23:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:24:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:25:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:26:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:27:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:28:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:29:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:30:RegBankx.entrada[31]
WriteReg[31] => RegN:Bank:31:RegBankx.entrada[31]
reset => RegN:Bank:0:RegBankx.reset
reset => RegN:Bank:1:RegBankx.reset
reset => RegN:Bank:2:RegBankx.reset
reset => RegN:Bank:3:RegBankx.reset
reset => RegN:Bank:4:RegBankx.reset
reset => RegN:Bank:5:RegBankx.reset
reset => RegN:Bank:6:RegBankx.reset
reset => RegN:Bank:7:RegBankx.reset
reset => RegN:Bank:8:RegBankx.reset
reset => RegN:Bank:9:RegBankx.reset
reset => RegN:Bank:10:RegBankx.reset
reset => RegN:Bank:11:RegBankx.reset
reset => RegN:Bank:12:RegBankx.reset
reset => RegN:Bank:13:RegBankx.reset
reset => RegN:Bank:14:RegBankx.reset
reset => RegN:Bank:15:RegBankx.reset
reset => RegN:Bank:16:RegBankx.reset
reset => RegN:Bank:17:RegBankx.reset
reset => RegN:Bank:18:RegBankx.reset
reset => RegN:Bank:19:RegBankx.reset
reset => RegN:Bank:20:RegBankx.reset
reset => RegN:Bank:21:RegBankx.reset
reset => RegN:Bank:22:RegBankx.reset
reset => RegN:Bank:23:RegBankx.reset
reset => RegN:Bank:24:RegBankx.reset
reset => RegN:Bank:25:RegBankx.reset
reset => RegN:Bank:26:RegBankx.reset
reset => RegN:Bank:27:RegBankx.reset
reset => RegN:Bank:28:RegBankx.reset
reset => RegN:Bank:29:RegBankx.reset
reset => RegN:Bank:30:RegBankx.reset
reset => RegN:Bank:31:RegBankx.reset
clock => RegN:Bank:0:RegBankx.clock
clock => RegN:Bank:1:RegBankx.clock
clock => RegN:Bank:2:RegBankx.clock
clock => RegN:Bank:3:RegBankx.clock
clock => RegN:Bank:4:RegBankx.clock
clock => RegN:Bank:5:RegBankx.clock
clock => RegN:Bank:6:RegBankx.clock
clock => RegN:Bank:7:RegBankx.clock
clock => RegN:Bank:8:RegBankx.clock
clock => RegN:Bank:9:RegBankx.clock
clock => RegN:Bank:10:RegBankx.clock
clock => RegN:Bank:11:RegBankx.clock
clock => RegN:Bank:12:RegBankx.clock
clock => RegN:Bank:13:RegBankx.clock
clock => RegN:Bank:14:RegBankx.clock
clock => RegN:Bank:15:RegBankx.clock
clock => RegN:Bank:16:RegBankx.clock
clock => RegN:Bank:17:RegBankx.clock
clock => RegN:Bank:18:RegBankx.clock
clock => RegN:Bank:19:RegBankx.clock
clock => RegN:Bank:20:RegBankx.clock
clock => RegN:Bank:21:RegBankx.clock
clock => RegN:Bank:22:RegBankx.clock
clock => RegN:Bank:23:RegBankx.clock
clock => RegN:Bank:24:RegBankx.clock
clock => RegN:Bank:25:RegBankx.clock
clock => RegN:Bank:26:RegBankx.clock
clock => RegN:Bank:27:RegBankx.clock
clock => RegN:Bank:28:RegBankx.clock
clock => RegN:Bank:29:RegBankx.clock
clock => RegN:Bank:30:RegBankx.clock
clock => RegN:Bank:31:RegBankx.clock
EnableWrite => aux_enable[0].IN1
EnableWrite => aux_enable[1].IN1
EnableWrite => aux_enable[2].IN1
EnableWrite => aux_enable[3].IN1
EnableWrite => aux_enable[4].IN1
EnableWrite => aux_enable[5].IN1
EnableWrite => aux_enable[6].IN1
EnableWrite => aux_enable[7].IN1
EnableWrite => aux_enable[8].IN1
EnableWrite => aux_enable[9].IN1
EnableWrite => aux_enable[10].IN1
EnableWrite => aux_enable[11].IN1
EnableWrite => aux_enable[12].IN1
EnableWrite => aux_enable[13].IN1
EnableWrite => aux_enable[14].IN1
EnableWrite => aux_enable[15].IN1
EnableWrite => aux_enable[16].IN1
EnableWrite => aux_enable[17].IN1
EnableWrite => aux_enable[18].IN1
EnableWrite => aux_enable[19].IN1
EnableWrite => aux_enable[20].IN1
EnableWrite => aux_enable[21].IN1
EnableWrite => aux_enable[22].IN1
EnableWrite => aux_enable[23].IN1
EnableWrite => aux_enable[24].IN1
EnableWrite => aux_enable[25].IN1
EnableWrite => aux_enable[26].IN1
EnableWrite => aux_enable[27].IN1
EnableWrite => aux_enable[28].IN1
EnableWrite => aux_enable[29].IN1
EnableWrite => aux_enable[30].IN1
EnableWrite => aux_enable[31].IN1
ReadReg1[0] => mux_32x1:Mux_Out1.sel[0]
ReadReg1[1] => mux_32x1:Mux_Out1.sel[1]
ReadReg1[2] => mux_32x1:Mux_Out1.sel[2]
ReadReg1[3] => mux_32x1:Mux_Out1.sel[3]
ReadReg1[4] => mux_32x1:Mux_Out1.sel[4]
ReadReg2[0] => mux_32x1:Mux_Out2.sel[0]
ReadReg2[1] => mux_32x1:Mux_Out2.sel[1]
ReadReg2[2] => mux_32x1:Mux_Out2.sel[2]
ReadReg2[3] => mux_32x1:Mux_Out2.sel[3]
ReadReg2[4] => mux_32x1:Mux_Out2.sel[4]
WriteRegNr[0] => dec_5x1:Dec_Out.entrada[0]
WriteRegNr[1] => dec_5x1:Dec_Out.entrada[1]
WriteRegNr[2] => dec_5x1:Dec_Out.entrada[2]
WriteRegNr[3] => dec_5x1:Dec_Out.entrada[3]
WriteRegNr[4] => dec_5x1:Dec_Out.entrada[4]
out1[0] <= mux_32x1:Mux_Out1.saida[0]
out1[1] <= mux_32x1:Mux_Out1.saida[1]
out1[2] <= mux_32x1:Mux_Out1.saida[2]
out1[3] <= mux_32x1:Mux_Out1.saida[3]
out1[4] <= mux_32x1:Mux_Out1.saida[4]
out1[5] <= mux_32x1:Mux_Out1.saida[5]
out1[6] <= mux_32x1:Mux_Out1.saida[6]
out1[7] <= mux_32x1:Mux_Out1.saida[7]
out1[8] <= mux_32x1:Mux_Out1.saida[8]
out1[9] <= mux_32x1:Mux_Out1.saida[9]
out1[10] <= mux_32x1:Mux_Out1.saida[10]
out1[11] <= mux_32x1:Mux_Out1.saida[11]
out1[12] <= mux_32x1:Mux_Out1.saida[12]
out1[13] <= mux_32x1:Mux_Out1.saida[13]
out1[14] <= mux_32x1:Mux_Out1.saida[14]
out1[15] <= mux_32x1:Mux_Out1.saida[15]
out1[16] <= mux_32x1:Mux_Out1.saida[16]
out1[17] <= mux_32x1:Mux_Out1.saida[17]
out1[18] <= mux_32x1:Mux_Out1.saida[18]
out1[19] <= mux_32x1:Mux_Out1.saida[19]
out1[20] <= mux_32x1:Mux_Out1.saida[20]
out1[21] <= mux_32x1:Mux_Out1.saida[21]
out1[22] <= mux_32x1:Mux_Out1.saida[22]
out1[23] <= mux_32x1:Mux_Out1.saida[23]
out1[24] <= mux_32x1:Mux_Out1.saida[24]
out1[25] <= mux_32x1:Mux_Out1.saida[25]
out1[26] <= mux_32x1:Mux_Out1.saida[26]
out1[27] <= mux_32x1:Mux_Out1.saida[27]
out1[28] <= mux_32x1:Mux_Out1.saida[28]
out1[29] <= mux_32x1:Mux_Out1.saida[29]
out1[30] <= mux_32x1:Mux_Out1.saida[30]
out1[31] <= mux_32x1:Mux_Out1.saida[31]
out2[0] <= mux_32x1:Mux_Out2.saida[0]
out2[1] <= mux_32x1:Mux_Out2.saida[1]
out2[2] <= mux_32x1:Mux_Out2.saida[2]
out2[3] <= mux_32x1:Mux_Out2.saida[3]
out2[4] <= mux_32x1:Mux_Out2.saida[4]
out2[5] <= mux_32x1:Mux_Out2.saida[5]
out2[6] <= mux_32x1:Mux_Out2.saida[6]
out2[7] <= mux_32x1:Mux_Out2.saida[7]
out2[8] <= mux_32x1:Mux_Out2.saida[8]
out2[9] <= mux_32x1:Mux_Out2.saida[9]
out2[10] <= mux_32x1:Mux_Out2.saida[10]
out2[11] <= mux_32x1:Mux_Out2.saida[11]
out2[12] <= mux_32x1:Mux_Out2.saida[12]
out2[13] <= mux_32x1:Mux_Out2.saida[13]
out2[14] <= mux_32x1:Mux_Out2.saida[14]
out2[15] <= mux_32x1:Mux_Out2.saida[15]
out2[16] <= mux_32x1:Mux_Out2.saida[16]
out2[17] <= mux_32x1:Mux_Out2.saida[17]
out2[18] <= mux_32x1:Mux_Out2.saida[18]
out2[19] <= mux_32x1:Mux_Out2.saida[19]
out2[20] <= mux_32x1:Mux_Out2.saida[20]
out2[21] <= mux_32x1:Mux_Out2.saida[21]
out2[22] <= mux_32x1:Mux_Out2.saida[22]
out2[23] <= mux_32x1:Mux_Out2.saida[23]
out2[24] <= mux_32x1:Mux_Out2.saida[24]
out2[25] <= mux_32x1:Mux_Out2.saida[25]
out2[26] <= mux_32x1:Mux_Out2.saida[26]
out2[27] <= mux_32x1:Mux_Out2.saida[27]
out2[28] <= mux_32x1:Mux_Out2.saida[28]
out2[29] <= mux_32x1:Mux_Out2.saida[29]
out2[30] <= mux_32x1:Mux_Out2.saida[30]
out2[31] <= mux_32x1:Mux_Out2.saida[31]


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:0:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:1:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:2:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:3:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:4:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:5:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:6:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:7:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:8:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:9:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:10:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:11:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:12:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:13:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:14:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:15:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:16:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:17:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:18:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:19:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:20:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:21:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:22:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:23:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:24:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:25:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:26:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:27:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:28:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:29:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:30:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|RegN:\Bank:31:RegBankx
entrada[0] => saida[0]~reg0.DATAIN
entrada[1] => saida[1]~reg0.DATAIN
entrada[2] => saida[2]~reg0.DATAIN
entrada[3] => saida[3]~reg0.DATAIN
entrada[4] => saida[4]~reg0.DATAIN
entrada[5] => saida[5]~reg0.DATAIN
entrada[6] => saida[6]~reg0.DATAIN
entrada[7] => saida[7]~reg0.DATAIN
entrada[8] => saida[8]~reg0.DATAIN
entrada[9] => saida[9]~reg0.DATAIN
entrada[10] => saida[10]~reg0.DATAIN
entrada[11] => saida[11]~reg0.DATAIN
entrada[12] => saida[12]~reg0.DATAIN
entrada[13] => saida[13]~reg0.DATAIN
entrada[14] => saida[14]~reg0.DATAIN
entrada[15] => saida[15]~reg0.DATAIN
entrada[16] => saida[16]~reg0.DATAIN
entrada[17] => saida[17]~reg0.DATAIN
entrada[18] => saida[18]~reg0.DATAIN
entrada[19] => saida[19]~reg0.DATAIN
entrada[20] => saida[20]~reg0.DATAIN
entrada[21] => saida[21]~reg0.DATAIN
entrada[22] => saida[22]~reg0.DATAIN
entrada[23] => saida[23]~reg0.DATAIN
entrada[24] => saida[24]~reg0.DATAIN
entrada[25] => saida[25]~reg0.DATAIN
entrada[26] => saida[26]~reg0.DATAIN
entrada[27] => saida[27]~reg0.DATAIN
entrada[28] => saida[28]~reg0.DATAIN
entrada[29] => saida[29]~reg0.DATAIN
entrada[30] => saida[30]~reg0.DATAIN
entrada[31] => saida[31]~reg0.DATAIN
reset => saida[0]~reg0.ACLR
reset => saida[1]~reg0.ACLR
reset => saida[2]~reg0.ACLR
reset => saida[3]~reg0.ACLR
reset => saida[4]~reg0.ACLR
reset => saida[5]~reg0.ACLR
reset => saida[6]~reg0.ACLR
reset => saida[7]~reg0.ACLR
reset => saida[8]~reg0.ACLR
reset => saida[9]~reg0.ACLR
reset => saida[10]~reg0.ACLR
reset => saida[11]~reg0.ACLR
reset => saida[12]~reg0.ACLR
reset => saida[13]~reg0.ACLR
reset => saida[14]~reg0.ACLR
reset => saida[15]~reg0.ACLR
reset => saida[16]~reg0.ACLR
reset => saida[17]~reg0.ACLR
reset => saida[18]~reg0.ACLR
reset => saida[19]~reg0.ACLR
reset => saida[20]~reg0.ACLR
reset => saida[21]~reg0.ACLR
reset => saida[22]~reg0.ACLR
reset => saida[23]~reg0.ACLR
reset => saida[24]~reg0.ACLR
reset => saida[25]~reg0.ACLR
reset => saida[26]~reg0.ACLR
reset => saida[27]~reg0.ACLR
reset => saida[28]~reg0.ACLR
reset => saida[29]~reg0.ACLR
reset => saida[30]~reg0.ACLR
reset => saida[31]~reg0.ACLR
clock => saida[0]~reg0.CLK
clock => saida[1]~reg0.CLK
clock => saida[2]~reg0.CLK
clock => saida[3]~reg0.CLK
clock => saida[4]~reg0.CLK
clock => saida[5]~reg0.CLK
clock => saida[6]~reg0.CLK
clock => saida[7]~reg0.CLK
clock => saida[8]~reg0.CLK
clock => saida[9]~reg0.CLK
clock => saida[10]~reg0.CLK
clock => saida[11]~reg0.CLK
clock => saida[12]~reg0.CLK
clock => saida[13]~reg0.CLK
clock => saida[14]~reg0.CLK
clock => saida[15]~reg0.CLK
clock => saida[16]~reg0.CLK
clock => saida[17]~reg0.CLK
clock => saida[18]~reg0.CLK
clock => saida[19]~reg0.CLK
clock => saida[20]~reg0.CLK
clock => saida[21]~reg0.CLK
clock => saida[22]~reg0.CLK
clock => saida[23]~reg0.CLK
clock => saida[24]~reg0.CLK
clock => saida[25]~reg0.CLK
clock => saida[26]~reg0.CLK
clock => saida[27]~reg0.CLK
clock => saida[28]~reg0.CLK
clock => saida[29]~reg0.CLK
clock => saida[30]~reg0.CLK
clock => saida[31]~reg0.CLK
enable => saida[0]~reg0.ENA
enable => saida[1]~reg0.ENA
enable => saida[2]~reg0.ENA
enable => saida[3]~reg0.ENA
enable => saida[4]~reg0.ENA
enable => saida[5]~reg0.ENA
enable => saida[6]~reg0.ENA
enable => saida[7]~reg0.ENA
enable => saida[8]~reg0.ENA
enable => saida[9]~reg0.ENA
enable => saida[10]~reg0.ENA
enable => saida[11]~reg0.ENA
enable => saida[12]~reg0.ENA
enable => saida[13]~reg0.ENA
enable => saida[14]~reg0.ENA
enable => saida[15]~reg0.ENA
enable => saida[16]~reg0.ENA
enable => saida[17]~reg0.ENA
enable => saida[18]~reg0.ENA
enable => saida[19]~reg0.ENA
enable => saida[20]~reg0.ENA
enable => saida[21]~reg0.ENA
enable => saida[22]~reg0.ENA
enable => saida[23]~reg0.ENA
enable => saida[24]~reg0.ENA
enable => saida[25]~reg0.ENA
enable => saida[26]~reg0.ENA
enable => saida[27]~reg0.ENA
enable => saida[28]~reg0.ENA
enable => saida[29]~reg0.ENA
enable => saida[30]~reg0.ENA
enable => saida[31]~reg0.ENA
saida[0] <= saida[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|dec_5x1:Dec_Out
entrada[0] => Mux0.IN36
entrada[0] => Mux1.IN36
entrada[0] => Mux2.IN36
entrada[0] => Mux3.IN36
entrada[0] => Mux4.IN36
entrada[0] => Mux5.IN36
entrada[0] => Mux6.IN36
entrada[0] => Mux7.IN36
entrada[0] => Mux8.IN36
entrada[0] => Mux9.IN36
entrada[0] => Mux10.IN36
entrada[0] => Mux11.IN36
entrada[0] => Mux12.IN36
entrada[0] => Mux13.IN36
entrada[0] => Mux14.IN36
entrada[0] => Mux15.IN36
entrada[0] => Mux16.IN36
entrada[0] => Mux17.IN36
entrada[0] => Mux18.IN36
entrada[0] => Mux19.IN36
entrada[0] => Mux20.IN36
entrada[0] => Mux21.IN36
entrada[0] => Mux22.IN36
entrada[0] => Mux23.IN36
entrada[0] => Mux24.IN36
entrada[0] => Mux25.IN36
entrada[0] => Mux26.IN36
entrada[0] => Mux27.IN36
entrada[0] => Mux28.IN36
entrada[0] => Mux29.IN36
entrada[0] => Mux30.IN36
entrada[0] => Mux31.IN36
entrada[1] => Mux0.IN35
entrada[1] => Mux1.IN35
entrada[1] => Mux2.IN35
entrada[1] => Mux3.IN35
entrada[1] => Mux4.IN35
entrada[1] => Mux5.IN35
entrada[1] => Mux6.IN35
entrada[1] => Mux7.IN35
entrada[1] => Mux8.IN35
entrada[1] => Mux9.IN35
entrada[1] => Mux10.IN35
entrada[1] => Mux11.IN35
entrada[1] => Mux12.IN35
entrada[1] => Mux13.IN35
entrada[1] => Mux14.IN35
entrada[1] => Mux15.IN35
entrada[1] => Mux16.IN35
entrada[1] => Mux17.IN35
entrada[1] => Mux18.IN35
entrada[1] => Mux19.IN35
entrada[1] => Mux20.IN35
entrada[1] => Mux21.IN35
entrada[1] => Mux22.IN35
entrada[1] => Mux23.IN35
entrada[1] => Mux24.IN35
entrada[1] => Mux25.IN35
entrada[1] => Mux26.IN35
entrada[1] => Mux27.IN35
entrada[1] => Mux28.IN35
entrada[1] => Mux29.IN35
entrada[1] => Mux30.IN35
entrada[1] => Mux31.IN35
entrada[2] => Mux0.IN34
entrada[2] => Mux1.IN34
entrada[2] => Mux2.IN34
entrada[2] => Mux3.IN34
entrada[2] => Mux4.IN34
entrada[2] => Mux5.IN34
entrada[2] => Mux6.IN34
entrada[2] => Mux7.IN34
entrada[2] => Mux8.IN34
entrada[2] => Mux9.IN34
entrada[2] => Mux10.IN34
entrada[2] => Mux11.IN34
entrada[2] => Mux12.IN34
entrada[2] => Mux13.IN34
entrada[2] => Mux14.IN34
entrada[2] => Mux15.IN34
entrada[2] => Mux16.IN34
entrada[2] => Mux17.IN34
entrada[2] => Mux18.IN34
entrada[2] => Mux19.IN34
entrada[2] => Mux20.IN34
entrada[2] => Mux21.IN34
entrada[2] => Mux22.IN34
entrada[2] => Mux23.IN34
entrada[2] => Mux24.IN34
entrada[2] => Mux25.IN34
entrada[2] => Mux26.IN34
entrada[2] => Mux27.IN34
entrada[2] => Mux28.IN34
entrada[2] => Mux29.IN34
entrada[2] => Mux30.IN34
entrada[2] => Mux31.IN34
entrada[3] => Mux0.IN33
entrada[3] => Mux1.IN33
entrada[3] => Mux2.IN33
entrada[3] => Mux3.IN33
entrada[3] => Mux4.IN33
entrada[3] => Mux5.IN33
entrada[3] => Mux6.IN33
entrada[3] => Mux7.IN33
entrada[3] => Mux8.IN33
entrada[3] => Mux9.IN33
entrada[3] => Mux10.IN33
entrada[3] => Mux11.IN33
entrada[3] => Mux12.IN33
entrada[3] => Mux13.IN33
entrada[3] => Mux14.IN33
entrada[3] => Mux15.IN33
entrada[3] => Mux16.IN33
entrada[3] => Mux17.IN33
entrada[3] => Mux18.IN33
entrada[3] => Mux19.IN33
entrada[3] => Mux20.IN33
entrada[3] => Mux21.IN33
entrada[3] => Mux22.IN33
entrada[3] => Mux23.IN33
entrada[3] => Mux24.IN33
entrada[3] => Mux25.IN33
entrada[3] => Mux26.IN33
entrada[3] => Mux27.IN33
entrada[3] => Mux28.IN33
entrada[3] => Mux29.IN33
entrada[3] => Mux30.IN33
entrada[3] => Mux31.IN33
entrada[4] => Mux0.IN32
entrada[4] => Mux1.IN32
entrada[4] => Mux2.IN32
entrada[4] => Mux3.IN32
entrada[4] => Mux4.IN32
entrada[4] => Mux5.IN32
entrada[4] => Mux6.IN32
entrada[4] => Mux7.IN32
entrada[4] => Mux8.IN32
entrada[4] => Mux9.IN32
entrada[4] => Mux10.IN32
entrada[4] => Mux11.IN32
entrada[4] => Mux12.IN32
entrada[4] => Mux13.IN32
entrada[4] => Mux14.IN32
entrada[4] => Mux15.IN32
entrada[4] => Mux16.IN32
entrada[4] => Mux17.IN32
entrada[4] => Mux18.IN32
entrada[4] => Mux19.IN32
entrada[4] => Mux20.IN32
entrada[4] => Mux21.IN32
entrada[4] => Mux22.IN32
entrada[4] => Mux23.IN32
entrada[4] => Mux24.IN32
entrada[4] => Mux25.IN32
entrada[4] => Mux26.IN32
entrada[4] => Mux27.IN32
entrada[4] => Mux28.IN32
entrada[4] => Mux29.IN32
entrada[4] => Mux30.IN32
entrada[4] => Mux31.IN32
saida[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|mux_32x1:Mux_Out1
entrada[0][0] => Mux31.IN31
entrada[0][1] => Mux30.IN31
entrada[0][2] => Mux29.IN31
entrada[0][3] => Mux28.IN31
entrada[0][4] => Mux27.IN31
entrada[0][5] => Mux26.IN31
entrada[0][6] => Mux25.IN31
entrada[0][7] => Mux24.IN31
entrada[0][8] => Mux23.IN31
entrada[0][9] => Mux22.IN31
entrada[0][10] => Mux21.IN31
entrada[0][11] => Mux20.IN31
entrada[0][12] => Mux19.IN31
entrada[0][13] => Mux18.IN31
entrada[0][14] => Mux17.IN31
entrada[0][15] => Mux16.IN31
entrada[0][16] => Mux15.IN31
entrada[0][17] => Mux14.IN31
entrada[0][18] => Mux13.IN31
entrada[0][19] => Mux12.IN31
entrada[0][20] => Mux11.IN31
entrada[0][21] => Mux10.IN31
entrada[0][22] => Mux9.IN31
entrada[0][23] => Mux8.IN31
entrada[0][24] => Mux7.IN31
entrada[0][25] => Mux6.IN31
entrada[0][26] => Mux5.IN31
entrada[0][27] => Mux4.IN31
entrada[0][28] => Mux3.IN31
entrada[0][29] => Mux2.IN31
entrada[0][30] => Mux1.IN31
entrada[0][31] => Mux0.IN31
entrada[1][0] => Mux31.IN30
entrada[1][1] => Mux30.IN30
entrada[1][2] => Mux29.IN30
entrada[1][3] => Mux28.IN30
entrada[1][4] => Mux27.IN30
entrada[1][5] => Mux26.IN30
entrada[1][6] => Mux25.IN30
entrada[1][7] => Mux24.IN30
entrada[1][8] => Mux23.IN30
entrada[1][9] => Mux22.IN30
entrada[1][10] => Mux21.IN30
entrada[1][11] => Mux20.IN30
entrada[1][12] => Mux19.IN30
entrada[1][13] => Mux18.IN30
entrada[1][14] => Mux17.IN30
entrada[1][15] => Mux16.IN30
entrada[1][16] => Mux15.IN30
entrada[1][17] => Mux14.IN30
entrada[1][18] => Mux13.IN30
entrada[1][19] => Mux12.IN30
entrada[1][20] => Mux11.IN30
entrada[1][21] => Mux10.IN30
entrada[1][22] => Mux9.IN30
entrada[1][23] => Mux8.IN30
entrada[1][24] => Mux7.IN30
entrada[1][25] => Mux6.IN30
entrada[1][26] => Mux5.IN30
entrada[1][27] => Mux4.IN30
entrada[1][28] => Mux3.IN30
entrada[1][29] => Mux2.IN30
entrada[1][30] => Mux1.IN30
entrada[1][31] => Mux0.IN30
entrada[2][0] => Mux31.IN29
entrada[2][1] => Mux30.IN29
entrada[2][2] => Mux29.IN29
entrada[2][3] => Mux28.IN29
entrada[2][4] => Mux27.IN29
entrada[2][5] => Mux26.IN29
entrada[2][6] => Mux25.IN29
entrada[2][7] => Mux24.IN29
entrada[2][8] => Mux23.IN29
entrada[2][9] => Mux22.IN29
entrada[2][10] => Mux21.IN29
entrada[2][11] => Mux20.IN29
entrada[2][12] => Mux19.IN29
entrada[2][13] => Mux18.IN29
entrada[2][14] => Mux17.IN29
entrada[2][15] => Mux16.IN29
entrada[2][16] => Mux15.IN29
entrada[2][17] => Mux14.IN29
entrada[2][18] => Mux13.IN29
entrada[2][19] => Mux12.IN29
entrada[2][20] => Mux11.IN29
entrada[2][21] => Mux10.IN29
entrada[2][22] => Mux9.IN29
entrada[2][23] => Mux8.IN29
entrada[2][24] => Mux7.IN29
entrada[2][25] => Mux6.IN29
entrada[2][26] => Mux5.IN29
entrada[2][27] => Mux4.IN29
entrada[2][28] => Mux3.IN29
entrada[2][29] => Mux2.IN29
entrada[2][30] => Mux1.IN29
entrada[2][31] => Mux0.IN29
entrada[3][0] => Mux31.IN28
entrada[3][1] => Mux30.IN28
entrada[3][2] => Mux29.IN28
entrada[3][3] => Mux28.IN28
entrada[3][4] => Mux27.IN28
entrada[3][5] => Mux26.IN28
entrada[3][6] => Mux25.IN28
entrada[3][7] => Mux24.IN28
entrada[3][8] => Mux23.IN28
entrada[3][9] => Mux22.IN28
entrada[3][10] => Mux21.IN28
entrada[3][11] => Mux20.IN28
entrada[3][12] => Mux19.IN28
entrada[3][13] => Mux18.IN28
entrada[3][14] => Mux17.IN28
entrada[3][15] => Mux16.IN28
entrada[3][16] => Mux15.IN28
entrada[3][17] => Mux14.IN28
entrada[3][18] => Mux13.IN28
entrada[3][19] => Mux12.IN28
entrada[3][20] => Mux11.IN28
entrada[3][21] => Mux10.IN28
entrada[3][22] => Mux9.IN28
entrada[3][23] => Mux8.IN28
entrada[3][24] => Mux7.IN28
entrada[3][25] => Mux6.IN28
entrada[3][26] => Mux5.IN28
entrada[3][27] => Mux4.IN28
entrada[3][28] => Mux3.IN28
entrada[3][29] => Mux2.IN28
entrada[3][30] => Mux1.IN28
entrada[3][31] => Mux0.IN28
entrada[4][0] => Mux31.IN27
entrada[4][1] => Mux30.IN27
entrada[4][2] => Mux29.IN27
entrada[4][3] => Mux28.IN27
entrada[4][4] => Mux27.IN27
entrada[4][5] => Mux26.IN27
entrada[4][6] => Mux25.IN27
entrada[4][7] => Mux24.IN27
entrada[4][8] => Mux23.IN27
entrada[4][9] => Mux22.IN27
entrada[4][10] => Mux21.IN27
entrada[4][11] => Mux20.IN27
entrada[4][12] => Mux19.IN27
entrada[4][13] => Mux18.IN27
entrada[4][14] => Mux17.IN27
entrada[4][15] => Mux16.IN27
entrada[4][16] => Mux15.IN27
entrada[4][17] => Mux14.IN27
entrada[4][18] => Mux13.IN27
entrada[4][19] => Mux12.IN27
entrada[4][20] => Mux11.IN27
entrada[4][21] => Mux10.IN27
entrada[4][22] => Mux9.IN27
entrada[4][23] => Mux8.IN27
entrada[4][24] => Mux7.IN27
entrada[4][25] => Mux6.IN27
entrada[4][26] => Mux5.IN27
entrada[4][27] => Mux4.IN27
entrada[4][28] => Mux3.IN27
entrada[4][29] => Mux2.IN27
entrada[4][30] => Mux1.IN27
entrada[4][31] => Mux0.IN27
entrada[5][0] => Mux31.IN26
entrada[5][1] => Mux30.IN26
entrada[5][2] => Mux29.IN26
entrada[5][3] => Mux28.IN26
entrada[5][4] => Mux27.IN26
entrada[5][5] => Mux26.IN26
entrada[5][6] => Mux25.IN26
entrada[5][7] => Mux24.IN26
entrada[5][8] => Mux23.IN26
entrada[5][9] => Mux22.IN26
entrada[5][10] => Mux21.IN26
entrada[5][11] => Mux20.IN26
entrada[5][12] => Mux19.IN26
entrada[5][13] => Mux18.IN26
entrada[5][14] => Mux17.IN26
entrada[5][15] => Mux16.IN26
entrada[5][16] => Mux15.IN26
entrada[5][17] => Mux14.IN26
entrada[5][18] => Mux13.IN26
entrada[5][19] => Mux12.IN26
entrada[5][20] => Mux11.IN26
entrada[5][21] => Mux10.IN26
entrada[5][22] => Mux9.IN26
entrada[5][23] => Mux8.IN26
entrada[5][24] => Mux7.IN26
entrada[5][25] => Mux6.IN26
entrada[5][26] => Mux5.IN26
entrada[5][27] => Mux4.IN26
entrada[5][28] => Mux3.IN26
entrada[5][29] => Mux2.IN26
entrada[5][30] => Mux1.IN26
entrada[5][31] => Mux0.IN26
entrada[6][0] => Mux31.IN25
entrada[6][1] => Mux30.IN25
entrada[6][2] => Mux29.IN25
entrada[6][3] => Mux28.IN25
entrada[6][4] => Mux27.IN25
entrada[6][5] => Mux26.IN25
entrada[6][6] => Mux25.IN25
entrada[6][7] => Mux24.IN25
entrada[6][8] => Mux23.IN25
entrada[6][9] => Mux22.IN25
entrada[6][10] => Mux21.IN25
entrada[6][11] => Mux20.IN25
entrada[6][12] => Mux19.IN25
entrada[6][13] => Mux18.IN25
entrada[6][14] => Mux17.IN25
entrada[6][15] => Mux16.IN25
entrada[6][16] => Mux15.IN25
entrada[6][17] => Mux14.IN25
entrada[6][18] => Mux13.IN25
entrada[6][19] => Mux12.IN25
entrada[6][20] => Mux11.IN25
entrada[6][21] => Mux10.IN25
entrada[6][22] => Mux9.IN25
entrada[6][23] => Mux8.IN25
entrada[6][24] => Mux7.IN25
entrada[6][25] => Mux6.IN25
entrada[6][26] => Mux5.IN25
entrada[6][27] => Mux4.IN25
entrada[6][28] => Mux3.IN25
entrada[6][29] => Mux2.IN25
entrada[6][30] => Mux1.IN25
entrada[6][31] => Mux0.IN25
entrada[7][0] => Mux31.IN24
entrada[7][1] => Mux30.IN24
entrada[7][2] => Mux29.IN24
entrada[7][3] => Mux28.IN24
entrada[7][4] => Mux27.IN24
entrada[7][5] => Mux26.IN24
entrada[7][6] => Mux25.IN24
entrada[7][7] => Mux24.IN24
entrada[7][8] => Mux23.IN24
entrada[7][9] => Mux22.IN24
entrada[7][10] => Mux21.IN24
entrada[7][11] => Mux20.IN24
entrada[7][12] => Mux19.IN24
entrada[7][13] => Mux18.IN24
entrada[7][14] => Mux17.IN24
entrada[7][15] => Mux16.IN24
entrada[7][16] => Mux15.IN24
entrada[7][17] => Mux14.IN24
entrada[7][18] => Mux13.IN24
entrada[7][19] => Mux12.IN24
entrada[7][20] => Mux11.IN24
entrada[7][21] => Mux10.IN24
entrada[7][22] => Mux9.IN24
entrada[7][23] => Mux8.IN24
entrada[7][24] => Mux7.IN24
entrada[7][25] => Mux6.IN24
entrada[7][26] => Mux5.IN24
entrada[7][27] => Mux4.IN24
entrada[7][28] => Mux3.IN24
entrada[7][29] => Mux2.IN24
entrada[7][30] => Mux1.IN24
entrada[7][31] => Mux0.IN24
entrada[8][0] => Mux31.IN23
entrada[8][1] => Mux30.IN23
entrada[8][2] => Mux29.IN23
entrada[8][3] => Mux28.IN23
entrada[8][4] => Mux27.IN23
entrada[8][5] => Mux26.IN23
entrada[8][6] => Mux25.IN23
entrada[8][7] => Mux24.IN23
entrada[8][8] => Mux23.IN23
entrada[8][9] => Mux22.IN23
entrada[8][10] => Mux21.IN23
entrada[8][11] => Mux20.IN23
entrada[8][12] => Mux19.IN23
entrada[8][13] => Mux18.IN23
entrada[8][14] => Mux17.IN23
entrada[8][15] => Mux16.IN23
entrada[8][16] => Mux15.IN23
entrada[8][17] => Mux14.IN23
entrada[8][18] => Mux13.IN23
entrada[8][19] => Mux12.IN23
entrada[8][20] => Mux11.IN23
entrada[8][21] => Mux10.IN23
entrada[8][22] => Mux9.IN23
entrada[8][23] => Mux8.IN23
entrada[8][24] => Mux7.IN23
entrada[8][25] => Mux6.IN23
entrada[8][26] => Mux5.IN23
entrada[8][27] => Mux4.IN23
entrada[8][28] => Mux3.IN23
entrada[8][29] => Mux2.IN23
entrada[8][30] => Mux1.IN23
entrada[8][31] => Mux0.IN23
entrada[9][0] => Mux31.IN22
entrada[9][1] => Mux30.IN22
entrada[9][2] => Mux29.IN22
entrada[9][3] => Mux28.IN22
entrada[9][4] => Mux27.IN22
entrada[9][5] => Mux26.IN22
entrada[9][6] => Mux25.IN22
entrada[9][7] => Mux24.IN22
entrada[9][8] => Mux23.IN22
entrada[9][9] => Mux22.IN22
entrada[9][10] => Mux21.IN22
entrada[9][11] => Mux20.IN22
entrada[9][12] => Mux19.IN22
entrada[9][13] => Mux18.IN22
entrada[9][14] => Mux17.IN22
entrada[9][15] => Mux16.IN22
entrada[9][16] => Mux15.IN22
entrada[9][17] => Mux14.IN22
entrada[9][18] => Mux13.IN22
entrada[9][19] => Mux12.IN22
entrada[9][20] => Mux11.IN22
entrada[9][21] => Mux10.IN22
entrada[9][22] => Mux9.IN22
entrada[9][23] => Mux8.IN22
entrada[9][24] => Mux7.IN22
entrada[9][25] => Mux6.IN22
entrada[9][26] => Mux5.IN22
entrada[9][27] => Mux4.IN22
entrada[9][28] => Mux3.IN22
entrada[9][29] => Mux2.IN22
entrada[9][30] => Mux1.IN22
entrada[9][31] => Mux0.IN22
entrada[10][0] => Mux31.IN21
entrada[10][1] => Mux30.IN21
entrada[10][2] => Mux29.IN21
entrada[10][3] => Mux28.IN21
entrada[10][4] => Mux27.IN21
entrada[10][5] => Mux26.IN21
entrada[10][6] => Mux25.IN21
entrada[10][7] => Mux24.IN21
entrada[10][8] => Mux23.IN21
entrada[10][9] => Mux22.IN21
entrada[10][10] => Mux21.IN21
entrada[10][11] => Mux20.IN21
entrada[10][12] => Mux19.IN21
entrada[10][13] => Mux18.IN21
entrada[10][14] => Mux17.IN21
entrada[10][15] => Mux16.IN21
entrada[10][16] => Mux15.IN21
entrada[10][17] => Mux14.IN21
entrada[10][18] => Mux13.IN21
entrada[10][19] => Mux12.IN21
entrada[10][20] => Mux11.IN21
entrada[10][21] => Mux10.IN21
entrada[10][22] => Mux9.IN21
entrada[10][23] => Mux8.IN21
entrada[10][24] => Mux7.IN21
entrada[10][25] => Mux6.IN21
entrada[10][26] => Mux5.IN21
entrada[10][27] => Mux4.IN21
entrada[10][28] => Mux3.IN21
entrada[10][29] => Mux2.IN21
entrada[10][30] => Mux1.IN21
entrada[10][31] => Mux0.IN21
entrada[11][0] => Mux31.IN20
entrada[11][1] => Mux30.IN20
entrada[11][2] => Mux29.IN20
entrada[11][3] => Mux28.IN20
entrada[11][4] => Mux27.IN20
entrada[11][5] => Mux26.IN20
entrada[11][6] => Mux25.IN20
entrada[11][7] => Mux24.IN20
entrada[11][8] => Mux23.IN20
entrada[11][9] => Mux22.IN20
entrada[11][10] => Mux21.IN20
entrada[11][11] => Mux20.IN20
entrada[11][12] => Mux19.IN20
entrada[11][13] => Mux18.IN20
entrada[11][14] => Mux17.IN20
entrada[11][15] => Mux16.IN20
entrada[11][16] => Mux15.IN20
entrada[11][17] => Mux14.IN20
entrada[11][18] => Mux13.IN20
entrada[11][19] => Mux12.IN20
entrada[11][20] => Mux11.IN20
entrada[11][21] => Mux10.IN20
entrada[11][22] => Mux9.IN20
entrada[11][23] => Mux8.IN20
entrada[11][24] => Mux7.IN20
entrada[11][25] => Mux6.IN20
entrada[11][26] => Mux5.IN20
entrada[11][27] => Mux4.IN20
entrada[11][28] => Mux3.IN20
entrada[11][29] => Mux2.IN20
entrada[11][30] => Mux1.IN20
entrada[11][31] => Mux0.IN20
entrada[12][0] => Mux31.IN19
entrada[12][1] => Mux30.IN19
entrada[12][2] => Mux29.IN19
entrada[12][3] => Mux28.IN19
entrada[12][4] => Mux27.IN19
entrada[12][5] => Mux26.IN19
entrada[12][6] => Mux25.IN19
entrada[12][7] => Mux24.IN19
entrada[12][8] => Mux23.IN19
entrada[12][9] => Mux22.IN19
entrada[12][10] => Mux21.IN19
entrada[12][11] => Mux20.IN19
entrada[12][12] => Mux19.IN19
entrada[12][13] => Mux18.IN19
entrada[12][14] => Mux17.IN19
entrada[12][15] => Mux16.IN19
entrada[12][16] => Mux15.IN19
entrada[12][17] => Mux14.IN19
entrada[12][18] => Mux13.IN19
entrada[12][19] => Mux12.IN19
entrada[12][20] => Mux11.IN19
entrada[12][21] => Mux10.IN19
entrada[12][22] => Mux9.IN19
entrada[12][23] => Mux8.IN19
entrada[12][24] => Mux7.IN19
entrada[12][25] => Mux6.IN19
entrada[12][26] => Mux5.IN19
entrada[12][27] => Mux4.IN19
entrada[12][28] => Mux3.IN19
entrada[12][29] => Mux2.IN19
entrada[12][30] => Mux1.IN19
entrada[12][31] => Mux0.IN19
entrada[13][0] => Mux31.IN18
entrada[13][1] => Mux30.IN18
entrada[13][2] => Mux29.IN18
entrada[13][3] => Mux28.IN18
entrada[13][4] => Mux27.IN18
entrada[13][5] => Mux26.IN18
entrada[13][6] => Mux25.IN18
entrada[13][7] => Mux24.IN18
entrada[13][8] => Mux23.IN18
entrada[13][9] => Mux22.IN18
entrada[13][10] => Mux21.IN18
entrada[13][11] => Mux20.IN18
entrada[13][12] => Mux19.IN18
entrada[13][13] => Mux18.IN18
entrada[13][14] => Mux17.IN18
entrada[13][15] => Mux16.IN18
entrada[13][16] => Mux15.IN18
entrada[13][17] => Mux14.IN18
entrada[13][18] => Mux13.IN18
entrada[13][19] => Mux12.IN18
entrada[13][20] => Mux11.IN18
entrada[13][21] => Mux10.IN18
entrada[13][22] => Mux9.IN18
entrada[13][23] => Mux8.IN18
entrada[13][24] => Mux7.IN18
entrada[13][25] => Mux6.IN18
entrada[13][26] => Mux5.IN18
entrada[13][27] => Mux4.IN18
entrada[13][28] => Mux3.IN18
entrada[13][29] => Mux2.IN18
entrada[13][30] => Mux1.IN18
entrada[13][31] => Mux0.IN18
entrada[14][0] => Mux31.IN17
entrada[14][1] => Mux30.IN17
entrada[14][2] => Mux29.IN17
entrada[14][3] => Mux28.IN17
entrada[14][4] => Mux27.IN17
entrada[14][5] => Mux26.IN17
entrada[14][6] => Mux25.IN17
entrada[14][7] => Mux24.IN17
entrada[14][8] => Mux23.IN17
entrada[14][9] => Mux22.IN17
entrada[14][10] => Mux21.IN17
entrada[14][11] => Mux20.IN17
entrada[14][12] => Mux19.IN17
entrada[14][13] => Mux18.IN17
entrada[14][14] => Mux17.IN17
entrada[14][15] => Mux16.IN17
entrada[14][16] => Mux15.IN17
entrada[14][17] => Mux14.IN17
entrada[14][18] => Mux13.IN17
entrada[14][19] => Mux12.IN17
entrada[14][20] => Mux11.IN17
entrada[14][21] => Mux10.IN17
entrada[14][22] => Mux9.IN17
entrada[14][23] => Mux8.IN17
entrada[14][24] => Mux7.IN17
entrada[14][25] => Mux6.IN17
entrada[14][26] => Mux5.IN17
entrada[14][27] => Mux4.IN17
entrada[14][28] => Mux3.IN17
entrada[14][29] => Mux2.IN17
entrada[14][30] => Mux1.IN17
entrada[14][31] => Mux0.IN17
entrada[15][0] => Mux31.IN16
entrada[15][1] => Mux30.IN16
entrada[15][2] => Mux29.IN16
entrada[15][3] => Mux28.IN16
entrada[15][4] => Mux27.IN16
entrada[15][5] => Mux26.IN16
entrada[15][6] => Mux25.IN16
entrada[15][7] => Mux24.IN16
entrada[15][8] => Mux23.IN16
entrada[15][9] => Mux22.IN16
entrada[15][10] => Mux21.IN16
entrada[15][11] => Mux20.IN16
entrada[15][12] => Mux19.IN16
entrada[15][13] => Mux18.IN16
entrada[15][14] => Mux17.IN16
entrada[15][15] => Mux16.IN16
entrada[15][16] => Mux15.IN16
entrada[15][17] => Mux14.IN16
entrada[15][18] => Mux13.IN16
entrada[15][19] => Mux12.IN16
entrada[15][20] => Mux11.IN16
entrada[15][21] => Mux10.IN16
entrada[15][22] => Mux9.IN16
entrada[15][23] => Mux8.IN16
entrada[15][24] => Mux7.IN16
entrada[15][25] => Mux6.IN16
entrada[15][26] => Mux5.IN16
entrada[15][27] => Mux4.IN16
entrada[15][28] => Mux3.IN16
entrada[15][29] => Mux2.IN16
entrada[15][30] => Mux1.IN16
entrada[15][31] => Mux0.IN16
entrada[16][0] => Mux31.IN15
entrada[16][1] => Mux30.IN15
entrada[16][2] => Mux29.IN15
entrada[16][3] => Mux28.IN15
entrada[16][4] => Mux27.IN15
entrada[16][5] => Mux26.IN15
entrada[16][6] => Mux25.IN15
entrada[16][7] => Mux24.IN15
entrada[16][8] => Mux23.IN15
entrada[16][9] => Mux22.IN15
entrada[16][10] => Mux21.IN15
entrada[16][11] => Mux20.IN15
entrada[16][12] => Mux19.IN15
entrada[16][13] => Mux18.IN15
entrada[16][14] => Mux17.IN15
entrada[16][15] => Mux16.IN15
entrada[16][16] => Mux15.IN15
entrada[16][17] => Mux14.IN15
entrada[16][18] => Mux13.IN15
entrada[16][19] => Mux12.IN15
entrada[16][20] => Mux11.IN15
entrada[16][21] => Mux10.IN15
entrada[16][22] => Mux9.IN15
entrada[16][23] => Mux8.IN15
entrada[16][24] => Mux7.IN15
entrada[16][25] => Mux6.IN15
entrada[16][26] => Mux5.IN15
entrada[16][27] => Mux4.IN15
entrada[16][28] => Mux3.IN15
entrada[16][29] => Mux2.IN15
entrada[16][30] => Mux1.IN15
entrada[16][31] => Mux0.IN15
entrada[17][0] => Mux31.IN14
entrada[17][1] => Mux30.IN14
entrada[17][2] => Mux29.IN14
entrada[17][3] => Mux28.IN14
entrada[17][4] => Mux27.IN14
entrada[17][5] => Mux26.IN14
entrada[17][6] => Mux25.IN14
entrada[17][7] => Mux24.IN14
entrada[17][8] => Mux23.IN14
entrada[17][9] => Mux22.IN14
entrada[17][10] => Mux21.IN14
entrada[17][11] => Mux20.IN14
entrada[17][12] => Mux19.IN14
entrada[17][13] => Mux18.IN14
entrada[17][14] => Mux17.IN14
entrada[17][15] => Mux16.IN14
entrada[17][16] => Mux15.IN14
entrada[17][17] => Mux14.IN14
entrada[17][18] => Mux13.IN14
entrada[17][19] => Mux12.IN14
entrada[17][20] => Mux11.IN14
entrada[17][21] => Mux10.IN14
entrada[17][22] => Mux9.IN14
entrada[17][23] => Mux8.IN14
entrada[17][24] => Mux7.IN14
entrada[17][25] => Mux6.IN14
entrada[17][26] => Mux5.IN14
entrada[17][27] => Mux4.IN14
entrada[17][28] => Mux3.IN14
entrada[17][29] => Mux2.IN14
entrada[17][30] => Mux1.IN14
entrada[17][31] => Mux0.IN14
entrada[18][0] => Mux31.IN13
entrada[18][1] => Mux30.IN13
entrada[18][2] => Mux29.IN13
entrada[18][3] => Mux28.IN13
entrada[18][4] => Mux27.IN13
entrada[18][5] => Mux26.IN13
entrada[18][6] => Mux25.IN13
entrada[18][7] => Mux24.IN13
entrada[18][8] => Mux23.IN13
entrada[18][9] => Mux22.IN13
entrada[18][10] => Mux21.IN13
entrada[18][11] => Mux20.IN13
entrada[18][12] => Mux19.IN13
entrada[18][13] => Mux18.IN13
entrada[18][14] => Mux17.IN13
entrada[18][15] => Mux16.IN13
entrada[18][16] => Mux15.IN13
entrada[18][17] => Mux14.IN13
entrada[18][18] => Mux13.IN13
entrada[18][19] => Mux12.IN13
entrada[18][20] => Mux11.IN13
entrada[18][21] => Mux10.IN13
entrada[18][22] => Mux9.IN13
entrada[18][23] => Mux8.IN13
entrada[18][24] => Mux7.IN13
entrada[18][25] => Mux6.IN13
entrada[18][26] => Mux5.IN13
entrada[18][27] => Mux4.IN13
entrada[18][28] => Mux3.IN13
entrada[18][29] => Mux2.IN13
entrada[18][30] => Mux1.IN13
entrada[18][31] => Mux0.IN13
entrada[19][0] => Mux31.IN12
entrada[19][1] => Mux30.IN12
entrada[19][2] => Mux29.IN12
entrada[19][3] => Mux28.IN12
entrada[19][4] => Mux27.IN12
entrada[19][5] => Mux26.IN12
entrada[19][6] => Mux25.IN12
entrada[19][7] => Mux24.IN12
entrada[19][8] => Mux23.IN12
entrada[19][9] => Mux22.IN12
entrada[19][10] => Mux21.IN12
entrada[19][11] => Mux20.IN12
entrada[19][12] => Mux19.IN12
entrada[19][13] => Mux18.IN12
entrada[19][14] => Mux17.IN12
entrada[19][15] => Mux16.IN12
entrada[19][16] => Mux15.IN12
entrada[19][17] => Mux14.IN12
entrada[19][18] => Mux13.IN12
entrada[19][19] => Mux12.IN12
entrada[19][20] => Mux11.IN12
entrada[19][21] => Mux10.IN12
entrada[19][22] => Mux9.IN12
entrada[19][23] => Mux8.IN12
entrada[19][24] => Mux7.IN12
entrada[19][25] => Mux6.IN12
entrada[19][26] => Mux5.IN12
entrada[19][27] => Mux4.IN12
entrada[19][28] => Mux3.IN12
entrada[19][29] => Mux2.IN12
entrada[19][30] => Mux1.IN12
entrada[19][31] => Mux0.IN12
entrada[20][0] => Mux31.IN11
entrada[20][1] => Mux30.IN11
entrada[20][2] => Mux29.IN11
entrada[20][3] => Mux28.IN11
entrada[20][4] => Mux27.IN11
entrada[20][5] => Mux26.IN11
entrada[20][6] => Mux25.IN11
entrada[20][7] => Mux24.IN11
entrada[20][8] => Mux23.IN11
entrada[20][9] => Mux22.IN11
entrada[20][10] => Mux21.IN11
entrada[20][11] => Mux20.IN11
entrada[20][12] => Mux19.IN11
entrada[20][13] => Mux18.IN11
entrada[20][14] => Mux17.IN11
entrada[20][15] => Mux16.IN11
entrada[20][16] => Mux15.IN11
entrada[20][17] => Mux14.IN11
entrada[20][18] => Mux13.IN11
entrada[20][19] => Mux12.IN11
entrada[20][20] => Mux11.IN11
entrada[20][21] => Mux10.IN11
entrada[20][22] => Mux9.IN11
entrada[20][23] => Mux8.IN11
entrada[20][24] => Mux7.IN11
entrada[20][25] => Mux6.IN11
entrada[20][26] => Mux5.IN11
entrada[20][27] => Mux4.IN11
entrada[20][28] => Mux3.IN11
entrada[20][29] => Mux2.IN11
entrada[20][30] => Mux1.IN11
entrada[20][31] => Mux0.IN11
entrada[21][0] => Mux31.IN10
entrada[21][1] => Mux30.IN10
entrada[21][2] => Mux29.IN10
entrada[21][3] => Mux28.IN10
entrada[21][4] => Mux27.IN10
entrada[21][5] => Mux26.IN10
entrada[21][6] => Mux25.IN10
entrada[21][7] => Mux24.IN10
entrada[21][8] => Mux23.IN10
entrada[21][9] => Mux22.IN10
entrada[21][10] => Mux21.IN10
entrada[21][11] => Mux20.IN10
entrada[21][12] => Mux19.IN10
entrada[21][13] => Mux18.IN10
entrada[21][14] => Mux17.IN10
entrada[21][15] => Mux16.IN10
entrada[21][16] => Mux15.IN10
entrada[21][17] => Mux14.IN10
entrada[21][18] => Mux13.IN10
entrada[21][19] => Mux12.IN10
entrada[21][20] => Mux11.IN10
entrada[21][21] => Mux10.IN10
entrada[21][22] => Mux9.IN10
entrada[21][23] => Mux8.IN10
entrada[21][24] => Mux7.IN10
entrada[21][25] => Mux6.IN10
entrada[21][26] => Mux5.IN10
entrada[21][27] => Mux4.IN10
entrada[21][28] => Mux3.IN10
entrada[21][29] => Mux2.IN10
entrada[21][30] => Mux1.IN10
entrada[21][31] => Mux0.IN10
entrada[22][0] => Mux31.IN9
entrada[22][1] => Mux30.IN9
entrada[22][2] => Mux29.IN9
entrada[22][3] => Mux28.IN9
entrada[22][4] => Mux27.IN9
entrada[22][5] => Mux26.IN9
entrada[22][6] => Mux25.IN9
entrada[22][7] => Mux24.IN9
entrada[22][8] => Mux23.IN9
entrada[22][9] => Mux22.IN9
entrada[22][10] => Mux21.IN9
entrada[22][11] => Mux20.IN9
entrada[22][12] => Mux19.IN9
entrada[22][13] => Mux18.IN9
entrada[22][14] => Mux17.IN9
entrada[22][15] => Mux16.IN9
entrada[22][16] => Mux15.IN9
entrada[22][17] => Mux14.IN9
entrada[22][18] => Mux13.IN9
entrada[22][19] => Mux12.IN9
entrada[22][20] => Mux11.IN9
entrada[22][21] => Mux10.IN9
entrada[22][22] => Mux9.IN9
entrada[22][23] => Mux8.IN9
entrada[22][24] => Mux7.IN9
entrada[22][25] => Mux6.IN9
entrada[22][26] => Mux5.IN9
entrada[22][27] => Mux4.IN9
entrada[22][28] => Mux3.IN9
entrada[22][29] => Mux2.IN9
entrada[22][30] => Mux1.IN9
entrada[22][31] => Mux0.IN9
entrada[23][0] => Mux31.IN8
entrada[23][1] => Mux30.IN8
entrada[23][2] => Mux29.IN8
entrada[23][3] => Mux28.IN8
entrada[23][4] => Mux27.IN8
entrada[23][5] => Mux26.IN8
entrada[23][6] => Mux25.IN8
entrada[23][7] => Mux24.IN8
entrada[23][8] => Mux23.IN8
entrada[23][9] => Mux22.IN8
entrada[23][10] => Mux21.IN8
entrada[23][11] => Mux20.IN8
entrada[23][12] => Mux19.IN8
entrada[23][13] => Mux18.IN8
entrada[23][14] => Mux17.IN8
entrada[23][15] => Mux16.IN8
entrada[23][16] => Mux15.IN8
entrada[23][17] => Mux14.IN8
entrada[23][18] => Mux13.IN8
entrada[23][19] => Mux12.IN8
entrada[23][20] => Mux11.IN8
entrada[23][21] => Mux10.IN8
entrada[23][22] => Mux9.IN8
entrada[23][23] => Mux8.IN8
entrada[23][24] => Mux7.IN8
entrada[23][25] => Mux6.IN8
entrada[23][26] => Mux5.IN8
entrada[23][27] => Mux4.IN8
entrada[23][28] => Mux3.IN8
entrada[23][29] => Mux2.IN8
entrada[23][30] => Mux1.IN8
entrada[23][31] => Mux0.IN8
entrada[24][0] => Mux31.IN7
entrada[24][1] => Mux30.IN7
entrada[24][2] => Mux29.IN7
entrada[24][3] => Mux28.IN7
entrada[24][4] => Mux27.IN7
entrada[24][5] => Mux26.IN7
entrada[24][6] => Mux25.IN7
entrada[24][7] => Mux24.IN7
entrada[24][8] => Mux23.IN7
entrada[24][9] => Mux22.IN7
entrada[24][10] => Mux21.IN7
entrada[24][11] => Mux20.IN7
entrada[24][12] => Mux19.IN7
entrada[24][13] => Mux18.IN7
entrada[24][14] => Mux17.IN7
entrada[24][15] => Mux16.IN7
entrada[24][16] => Mux15.IN7
entrada[24][17] => Mux14.IN7
entrada[24][18] => Mux13.IN7
entrada[24][19] => Mux12.IN7
entrada[24][20] => Mux11.IN7
entrada[24][21] => Mux10.IN7
entrada[24][22] => Mux9.IN7
entrada[24][23] => Mux8.IN7
entrada[24][24] => Mux7.IN7
entrada[24][25] => Mux6.IN7
entrada[24][26] => Mux5.IN7
entrada[24][27] => Mux4.IN7
entrada[24][28] => Mux3.IN7
entrada[24][29] => Mux2.IN7
entrada[24][30] => Mux1.IN7
entrada[24][31] => Mux0.IN7
entrada[25][0] => Mux31.IN6
entrada[25][1] => Mux30.IN6
entrada[25][2] => Mux29.IN6
entrada[25][3] => Mux28.IN6
entrada[25][4] => Mux27.IN6
entrada[25][5] => Mux26.IN6
entrada[25][6] => Mux25.IN6
entrada[25][7] => Mux24.IN6
entrada[25][8] => Mux23.IN6
entrada[25][9] => Mux22.IN6
entrada[25][10] => Mux21.IN6
entrada[25][11] => Mux20.IN6
entrada[25][12] => Mux19.IN6
entrada[25][13] => Mux18.IN6
entrada[25][14] => Mux17.IN6
entrada[25][15] => Mux16.IN6
entrada[25][16] => Mux15.IN6
entrada[25][17] => Mux14.IN6
entrada[25][18] => Mux13.IN6
entrada[25][19] => Mux12.IN6
entrada[25][20] => Mux11.IN6
entrada[25][21] => Mux10.IN6
entrada[25][22] => Mux9.IN6
entrada[25][23] => Mux8.IN6
entrada[25][24] => Mux7.IN6
entrada[25][25] => Mux6.IN6
entrada[25][26] => Mux5.IN6
entrada[25][27] => Mux4.IN6
entrada[25][28] => Mux3.IN6
entrada[25][29] => Mux2.IN6
entrada[25][30] => Mux1.IN6
entrada[25][31] => Mux0.IN6
entrada[26][0] => Mux31.IN5
entrada[26][1] => Mux30.IN5
entrada[26][2] => Mux29.IN5
entrada[26][3] => Mux28.IN5
entrada[26][4] => Mux27.IN5
entrada[26][5] => Mux26.IN5
entrada[26][6] => Mux25.IN5
entrada[26][7] => Mux24.IN5
entrada[26][8] => Mux23.IN5
entrada[26][9] => Mux22.IN5
entrada[26][10] => Mux21.IN5
entrada[26][11] => Mux20.IN5
entrada[26][12] => Mux19.IN5
entrada[26][13] => Mux18.IN5
entrada[26][14] => Mux17.IN5
entrada[26][15] => Mux16.IN5
entrada[26][16] => Mux15.IN5
entrada[26][17] => Mux14.IN5
entrada[26][18] => Mux13.IN5
entrada[26][19] => Mux12.IN5
entrada[26][20] => Mux11.IN5
entrada[26][21] => Mux10.IN5
entrada[26][22] => Mux9.IN5
entrada[26][23] => Mux8.IN5
entrada[26][24] => Mux7.IN5
entrada[26][25] => Mux6.IN5
entrada[26][26] => Mux5.IN5
entrada[26][27] => Mux4.IN5
entrada[26][28] => Mux3.IN5
entrada[26][29] => Mux2.IN5
entrada[26][30] => Mux1.IN5
entrada[26][31] => Mux0.IN5
entrada[27][0] => Mux31.IN4
entrada[27][1] => Mux30.IN4
entrada[27][2] => Mux29.IN4
entrada[27][3] => Mux28.IN4
entrada[27][4] => Mux27.IN4
entrada[27][5] => Mux26.IN4
entrada[27][6] => Mux25.IN4
entrada[27][7] => Mux24.IN4
entrada[27][8] => Mux23.IN4
entrada[27][9] => Mux22.IN4
entrada[27][10] => Mux21.IN4
entrada[27][11] => Mux20.IN4
entrada[27][12] => Mux19.IN4
entrada[27][13] => Mux18.IN4
entrada[27][14] => Mux17.IN4
entrada[27][15] => Mux16.IN4
entrada[27][16] => Mux15.IN4
entrada[27][17] => Mux14.IN4
entrada[27][18] => Mux13.IN4
entrada[27][19] => Mux12.IN4
entrada[27][20] => Mux11.IN4
entrada[27][21] => Mux10.IN4
entrada[27][22] => Mux9.IN4
entrada[27][23] => Mux8.IN4
entrada[27][24] => Mux7.IN4
entrada[27][25] => Mux6.IN4
entrada[27][26] => Mux5.IN4
entrada[27][27] => Mux4.IN4
entrada[27][28] => Mux3.IN4
entrada[27][29] => Mux2.IN4
entrada[27][30] => Mux1.IN4
entrada[27][31] => Mux0.IN4
entrada[28][0] => Mux31.IN3
entrada[28][1] => Mux30.IN3
entrada[28][2] => Mux29.IN3
entrada[28][3] => Mux28.IN3
entrada[28][4] => Mux27.IN3
entrada[28][5] => Mux26.IN3
entrada[28][6] => Mux25.IN3
entrada[28][7] => Mux24.IN3
entrada[28][8] => Mux23.IN3
entrada[28][9] => Mux22.IN3
entrada[28][10] => Mux21.IN3
entrada[28][11] => Mux20.IN3
entrada[28][12] => Mux19.IN3
entrada[28][13] => Mux18.IN3
entrada[28][14] => Mux17.IN3
entrada[28][15] => Mux16.IN3
entrada[28][16] => Mux15.IN3
entrada[28][17] => Mux14.IN3
entrada[28][18] => Mux13.IN3
entrada[28][19] => Mux12.IN3
entrada[28][20] => Mux11.IN3
entrada[28][21] => Mux10.IN3
entrada[28][22] => Mux9.IN3
entrada[28][23] => Mux8.IN3
entrada[28][24] => Mux7.IN3
entrada[28][25] => Mux6.IN3
entrada[28][26] => Mux5.IN3
entrada[28][27] => Mux4.IN3
entrada[28][28] => Mux3.IN3
entrada[28][29] => Mux2.IN3
entrada[28][30] => Mux1.IN3
entrada[28][31] => Mux0.IN3
entrada[29][0] => Mux31.IN2
entrada[29][1] => Mux30.IN2
entrada[29][2] => Mux29.IN2
entrada[29][3] => Mux28.IN2
entrada[29][4] => Mux27.IN2
entrada[29][5] => Mux26.IN2
entrada[29][6] => Mux25.IN2
entrada[29][7] => Mux24.IN2
entrada[29][8] => Mux23.IN2
entrada[29][9] => Mux22.IN2
entrada[29][10] => Mux21.IN2
entrada[29][11] => Mux20.IN2
entrada[29][12] => Mux19.IN2
entrada[29][13] => Mux18.IN2
entrada[29][14] => Mux17.IN2
entrada[29][15] => Mux16.IN2
entrada[29][16] => Mux15.IN2
entrada[29][17] => Mux14.IN2
entrada[29][18] => Mux13.IN2
entrada[29][19] => Mux12.IN2
entrada[29][20] => Mux11.IN2
entrada[29][21] => Mux10.IN2
entrada[29][22] => Mux9.IN2
entrada[29][23] => Mux8.IN2
entrada[29][24] => Mux7.IN2
entrada[29][25] => Mux6.IN2
entrada[29][26] => Mux5.IN2
entrada[29][27] => Mux4.IN2
entrada[29][28] => Mux3.IN2
entrada[29][29] => Mux2.IN2
entrada[29][30] => Mux1.IN2
entrada[29][31] => Mux0.IN2
entrada[30][0] => Mux31.IN1
entrada[30][1] => Mux30.IN1
entrada[30][2] => Mux29.IN1
entrada[30][3] => Mux28.IN1
entrada[30][4] => Mux27.IN1
entrada[30][5] => Mux26.IN1
entrada[30][6] => Mux25.IN1
entrada[30][7] => Mux24.IN1
entrada[30][8] => Mux23.IN1
entrada[30][9] => Mux22.IN1
entrada[30][10] => Mux21.IN1
entrada[30][11] => Mux20.IN1
entrada[30][12] => Mux19.IN1
entrada[30][13] => Mux18.IN1
entrada[30][14] => Mux17.IN1
entrada[30][15] => Mux16.IN1
entrada[30][16] => Mux15.IN1
entrada[30][17] => Mux14.IN1
entrada[30][18] => Mux13.IN1
entrada[30][19] => Mux12.IN1
entrada[30][20] => Mux11.IN1
entrada[30][21] => Mux10.IN1
entrada[30][22] => Mux9.IN1
entrada[30][23] => Mux8.IN1
entrada[30][24] => Mux7.IN1
entrada[30][25] => Mux6.IN1
entrada[30][26] => Mux5.IN1
entrada[30][27] => Mux4.IN1
entrada[30][28] => Mux3.IN1
entrada[30][29] => Mux2.IN1
entrada[30][30] => Mux1.IN1
entrada[30][31] => Mux0.IN1
entrada[31][0] => Mux31.IN0
entrada[31][1] => Mux30.IN0
entrada[31][2] => Mux29.IN0
entrada[31][3] => Mux28.IN0
entrada[31][4] => Mux27.IN0
entrada[31][5] => Mux26.IN0
entrada[31][6] => Mux25.IN0
entrada[31][7] => Mux24.IN0
entrada[31][8] => Mux23.IN0
entrada[31][9] => Mux22.IN0
entrada[31][10] => Mux21.IN0
entrada[31][11] => Mux20.IN0
entrada[31][12] => Mux19.IN0
entrada[31][13] => Mux18.IN0
entrada[31][14] => Mux17.IN0
entrada[31][15] => Mux16.IN0
entrada[31][16] => Mux15.IN0
entrada[31][17] => Mux14.IN0
entrada[31][18] => Mux13.IN0
entrada[31][19] => Mux12.IN0
entrada[31][20] => Mux11.IN0
entrada[31][21] => Mux10.IN0
entrada[31][22] => Mux9.IN0
entrada[31][23] => Mux8.IN0
entrada[31][24] => Mux7.IN0
entrada[31][25] => Mux6.IN0
entrada[31][26] => Mux5.IN0
entrada[31][27] => Mux4.IN0
entrada[31][28] => Mux3.IN0
entrada[31][29] => Mux2.IN0
entrada[31][30] => Mux1.IN0
entrada[31][31] => Mux0.IN0
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[0] => Mux16.IN36
sel[0] => Mux17.IN36
sel[0] => Mux18.IN36
sel[0] => Mux19.IN36
sel[0] => Mux20.IN36
sel[0] => Mux21.IN36
sel[0] => Mux22.IN36
sel[0] => Mux23.IN36
sel[0] => Mux24.IN36
sel[0] => Mux25.IN36
sel[0] => Mux26.IN36
sel[0] => Mux27.IN36
sel[0] => Mux28.IN36
sel[0] => Mux29.IN36
sel[0] => Mux30.IN36
sel[0] => Mux31.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[1] => Mux16.IN35
sel[1] => Mux17.IN35
sel[1] => Mux18.IN35
sel[1] => Mux19.IN35
sel[1] => Mux20.IN35
sel[1] => Mux21.IN35
sel[1] => Mux22.IN35
sel[1] => Mux23.IN35
sel[1] => Mux24.IN35
sel[1] => Mux25.IN35
sel[1] => Mux26.IN35
sel[1] => Mux27.IN35
sel[1] => Mux28.IN35
sel[1] => Mux29.IN35
sel[1] => Mux30.IN35
sel[1] => Mux31.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[2] => Mux16.IN34
sel[2] => Mux17.IN34
sel[2] => Mux18.IN34
sel[2] => Mux19.IN34
sel[2] => Mux20.IN34
sel[2] => Mux21.IN34
sel[2] => Mux22.IN34
sel[2] => Mux23.IN34
sel[2] => Mux24.IN34
sel[2] => Mux25.IN34
sel[2] => Mux26.IN34
sel[2] => Mux27.IN34
sel[2] => Mux28.IN34
sel[2] => Mux29.IN34
sel[2] => Mux30.IN34
sel[2] => Mux31.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[3] => Mux16.IN33
sel[3] => Mux17.IN33
sel[3] => Mux18.IN33
sel[3] => Mux19.IN33
sel[3] => Mux20.IN33
sel[3] => Mux21.IN33
sel[3] => Mux22.IN33
sel[3] => Mux23.IN33
sel[3] => Mux24.IN33
sel[3] => Mux25.IN33
sel[3] => Mux26.IN33
sel[3] => Mux27.IN33
sel[3] => Mux28.IN33
sel[3] => Mux29.IN33
sel[3] => Mux30.IN33
sel[3] => Mux31.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
sel[4] => Mux16.IN32
sel[4] => Mux17.IN32
sel[4] => Mux18.IN32
sel[4] => Mux19.IN32
sel[4] => Mux20.IN32
sel[4] => Mux21.IN32
sel[4] => Mux22.IN32
sel[4] => Mux23.IN32
sel[4] => Mux24.IN32
sel[4] => Mux25.IN32
sel[4] => Mux26.IN32
sel[4] => Mux27.IN32
sel[4] => Mux28.IN32
sel[4] => Mux29.IN32
sel[4] => Mux30.IN32
sel[4] => Mux31.IN32
saida[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|RegBank:REGISSTRADORES|mux_32x1:Mux_Out2
entrada[0][0] => Mux31.IN31
entrada[0][1] => Mux30.IN31
entrada[0][2] => Mux29.IN31
entrada[0][3] => Mux28.IN31
entrada[0][4] => Mux27.IN31
entrada[0][5] => Mux26.IN31
entrada[0][6] => Mux25.IN31
entrada[0][7] => Mux24.IN31
entrada[0][8] => Mux23.IN31
entrada[0][9] => Mux22.IN31
entrada[0][10] => Mux21.IN31
entrada[0][11] => Mux20.IN31
entrada[0][12] => Mux19.IN31
entrada[0][13] => Mux18.IN31
entrada[0][14] => Mux17.IN31
entrada[0][15] => Mux16.IN31
entrada[0][16] => Mux15.IN31
entrada[0][17] => Mux14.IN31
entrada[0][18] => Mux13.IN31
entrada[0][19] => Mux12.IN31
entrada[0][20] => Mux11.IN31
entrada[0][21] => Mux10.IN31
entrada[0][22] => Mux9.IN31
entrada[0][23] => Mux8.IN31
entrada[0][24] => Mux7.IN31
entrada[0][25] => Mux6.IN31
entrada[0][26] => Mux5.IN31
entrada[0][27] => Mux4.IN31
entrada[0][28] => Mux3.IN31
entrada[0][29] => Mux2.IN31
entrada[0][30] => Mux1.IN31
entrada[0][31] => Mux0.IN31
entrada[1][0] => Mux31.IN30
entrada[1][1] => Mux30.IN30
entrada[1][2] => Mux29.IN30
entrada[1][3] => Mux28.IN30
entrada[1][4] => Mux27.IN30
entrada[1][5] => Mux26.IN30
entrada[1][6] => Mux25.IN30
entrada[1][7] => Mux24.IN30
entrada[1][8] => Mux23.IN30
entrada[1][9] => Mux22.IN30
entrada[1][10] => Mux21.IN30
entrada[1][11] => Mux20.IN30
entrada[1][12] => Mux19.IN30
entrada[1][13] => Mux18.IN30
entrada[1][14] => Mux17.IN30
entrada[1][15] => Mux16.IN30
entrada[1][16] => Mux15.IN30
entrada[1][17] => Mux14.IN30
entrada[1][18] => Mux13.IN30
entrada[1][19] => Mux12.IN30
entrada[1][20] => Mux11.IN30
entrada[1][21] => Mux10.IN30
entrada[1][22] => Mux9.IN30
entrada[1][23] => Mux8.IN30
entrada[1][24] => Mux7.IN30
entrada[1][25] => Mux6.IN30
entrada[1][26] => Mux5.IN30
entrada[1][27] => Mux4.IN30
entrada[1][28] => Mux3.IN30
entrada[1][29] => Mux2.IN30
entrada[1][30] => Mux1.IN30
entrada[1][31] => Mux0.IN30
entrada[2][0] => Mux31.IN29
entrada[2][1] => Mux30.IN29
entrada[2][2] => Mux29.IN29
entrada[2][3] => Mux28.IN29
entrada[2][4] => Mux27.IN29
entrada[2][5] => Mux26.IN29
entrada[2][6] => Mux25.IN29
entrada[2][7] => Mux24.IN29
entrada[2][8] => Mux23.IN29
entrada[2][9] => Mux22.IN29
entrada[2][10] => Mux21.IN29
entrada[2][11] => Mux20.IN29
entrada[2][12] => Mux19.IN29
entrada[2][13] => Mux18.IN29
entrada[2][14] => Mux17.IN29
entrada[2][15] => Mux16.IN29
entrada[2][16] => Mux15.IN29
entrada[2][17] => Mux14.IN29
entrada[2][18] => Mux13.IN29
entrada[2][19] => Mux12.IN29
entrada[2][20] => Mux11.IN29
entrada[2][21] => Mux10.IN29
entrada[2][22] => Mux9.IN29
entrada[2][23] => Mux8.IN29
entrada[2][24] => Mux7.IN29
entrada[2][25] => Mux6.IN29
entrada[2][26] => Mux5.IN29
entrada[2][27] => Mux4.IN29
entrada[2][28] => Mux3.IN29
entrada[2][29] => Mux2.IN29
entrada[2][30] => Mux1.IN29
entrada[2][31] => Mux0.IN29
entrada[3][0] => Mux31.IN28
entrada[3][1] => Mux30.IN28
entrada[3][2] => Mux29.IN28
entrada[3][3] => Mux28.IN28
entrada[3][4] => Mux27.IN28
entrada[3][5] => Mux26.IN28
entrada[3][6] => Mux25.IN28
entrada[3][7] => Mux24.IN28
entrada[3][8] => Mux23.IN28
entrada[3][9] => Mux22.IN28
entrada[3][10] => Mux21.IN28
entrada[3][11] => Mux20.IN28
entrada[3][12] => Mux19.IN28
entrada[3][13] => Mux18.IN28
entrada[3][14] => Mux17.IN28
entrada[3][15] => Mux16.IN28
entrada[3][16] => Mux15.IN28
entrada[3][17] => Mux14.IN28
entrada[3][18] => Mux13.IN28
entrada[3][19] => Mux12.IN28
entrada[3][20] => Mux11.IN28
entrada[3][21] => Mux10.IN28
entrada[3][22] => Mux9.IN28
entrada[3][23] => Mux8.IN28
entrada[3][24] => Mux7.IN28
entrada[3][25] => Mux6.IN28
entrada[3][26] => Mux5.IN28
entrada[3][27] => Mux4.IN28
entrada[3][28] => Mux3.IN28
entrada[3][29] => Mux2.IN28
entrada[3][30] => Mux1.IN28
entrada[3][31] => Mux0.IN28
entrada[4][0] => Mux31.IN27
entrada[4][1] => Mux30.IN27
entrada[4][2] => Mux29.IN27
entrada[4][3] => Mux28.IN27
entrada[4][4] => Mux27.IN27
entrada[4][5] => Mux26.IN27
entrada[4][6] => Mux25.IN27
entrada[4][7] => Mux24.IN27
entrada[4][8] => Mux23.IN27
entrada[4][9] => Mux22.IN27
entrada[4][10] => Mux21.IN27
entrada[4][11] => Mux20.IN27
entrada[4][12] => Mux19.IN27
entrada[4][13] => Mux18.IN27
entrada[4][14] => Mux17.IN27
entrada[4][15] => Mux16.IN27
entrada[4][16] => Mux15.IN27
entrada[4][17] => Mux14.IN27
entrada[4][18] => Mux13.IN27
entrada[4][19] => Mux12.IN27
entrada[4][20] => Mux11.IN27
entrada[4][21] => Mux10.IN27
entrada[4][22] => Mux9.IN27
entrada[4][23] => Mux8.IN27
entrada[4][24] => Mux7.IN27
entrada[4][25] => Mux6.IN27
entrada[4][26] => Mux5.IN27
entrada[4][27] => Mux4.IN27
entrada[4][28] => Mux3.IN27
entrada[4][29] => Mux2.IN27
entrada[4][30] => Mux1.IN27
entrada[4][31] => Mux0.IN27
entrada[5][0] => Mux31.IN26
entrada[5][1] => Mux30.IN26
entrada[5][2] => Mux29.IN26
entrada[5][3] => Mux28.IN26
entrada[5][4] => Mux27.IN26
entrada[5][5] => Mux26.IN26
entrada[5][6] => Mux25.IN26
entrada[5][7] => Mux24.IN26
entrada[5][8] => Mux23.IN26
entrada[5][9] => Mux22.IN26
entrada[5][10] => Mux21.IN26
entrada[5][11] => Mux20.IN26
entrada[5][12] => Mux19.IN26
entrada[5][13] => Mux18.IN26
entrada[5][14] => Mux17.IN26
entrada[5][15] => Mux16.IN26
entrada[5][16] => Mux15.IN26
entrada[5][17] => Mux14.IN26
entrada[5][18] => Mux13.IN26
entrada[5][19] => Mux12.IN26
entrada[5][20] => Mux11.IN26
entrada[5][21] => Mux10.IN26
entrada[5][22] => Mux9.IN26
entrada[5][23] => Mux8.IN26
entrada[5][24] => Mux7.IN26
entrada[5][25] => Mux6.IN26
entrada[5][26] => Mux5.IN26
entrada[5][27] => Mux4.IN26
entrada[5][28] => Mux3.IN26
entrada[5][29] => Mux2.IN26
entrada[5][30] => Mux1.IN26
entrada[5][31] => Mux0.IN26
entrada[6][0] => Mux31.IN25
entrada[6][1] => Mux30.IN25
entrada[6][2] => Mux29.IN25
entrada[6][3] => Mux28.IN25
entrada[6][4] => Mux27.IN25
entrada[6][5] => Mux26.IN25
entrada[6][6] => Mux25.IN25
entrada[6][7] => Mux24.IN25
entrada[6][8] => Mux23.IN25
entrada[6][9] => Mux22.IN25
entrada[6][10] => Mux21.IN25
entrada[6][11] => Mux20.IN25
entrada[6][12] => Mux19.IN25
entrada[6][13] => Mux18.IN25
entrada[6][14] => Mux17.IN25
entrada[6][15] => Mux16.IN25
entrada[6][16] => Mux15.IN25
entrada[6][17] => Mux14.IN25
entrada[6][18] => Mux13.IN25
entrada[6][19] => Mux12.IN25
entrada[6][20] => Mux11.IN25
entrada[6][21] => Mux10.IN25
entrada[6][22] => Mux9.IN25
entrada[6][23] => Mux8.IN25
entrada[6][24] => Mux7.IN25
entrada[6][25] => Mux6.IN25
entrada[6][26] => Mux5.IN25
entrada[6][27] => Mux4.IN25
entrada[6][28] => Mux3.IN25
entrada[6][29] => Mux2.IN25
entrada[6][30] => Mux1.IN25
entrada[6][31] => Mux0.IN25
entrada[7][0] => Mux31.IN24
entrada[7][1] => Mux30.IN24
entrada[7][2] => Mux29.IN24
entrada[7][3] => Mux28.IN24
entrada[7][4] => Mux27.IN24
entrada[7][5] => Mux26.IN24
entrada[7][6] => Mux25.IN24
entrada[7][7] => Mux24.IN24
entrada[7][8] => Mux23.IN24
entrada[7][9] => Mux22.IN24
entrada[7][10] => Mux21.IN24
entrada[7][11] => Mux20.IN24
entrada[7][12] => Mux19.IN24
entrada[7][13] => Mux18.IN24
entrada[7][14] => Mux17.IN24
entrada[7][15] => Mux16.IN24
entrada[7][16] => Mux15.IN24
entrada[7][17] => Mux14.IN24
entrada[7][18] => Mux13.IN24
entrada[7][19] => Mux12.IN24
entrada[7][20] => Mux11.IN24
entrada[7][21] => Mux10.IN24
entrada[7][22] => Mux9.IN24
entrada[7][23] => Mux8.IN24
entrada[7][24] => Mux7.IN24
entrada[7][25] => Mux6.IN24
entrada[7][26] => Mux5.IN24
entrada[7][27] => Mux4.IN24
entrada[7][28] => Mux3.IN24
entrada[7][29] => Mux2.IN24
entrada[7][30] => Mux1.IN24
entrada[7][31] => Mux0.IN24
entrada[8][0] => Mux31.IN23
entrada[8][1] => Mux30.IN23
entrada[8][2] => Mux29.IN23
entrada[8][3] => Mux28.IN23
entrada[8][4] => Mux27.IN23
entrada[8][5] => Mux26.IN23
entrada[8][6] => Mux25.IN23
entrada[8][7] => Mux24.IN23
entrada[8][8] => Mux23.IN23
entrada[8][9] => Mux22.IN23
entrada[8][10] => Mux21.IN23
entrada[8][11] => Mux20.IN23
entrada[8][12] => Mux19.IN23
entrada[8][13] => Mux18.IN23
entrada[8][14] => Mux17.IN23
entrada[8][15] => Mux16.IN23
entrada[8][16] => Mux15.IN23
entrada[8][17] => Mux14.IN23
entrada[8][18] => Mux13.IN23
entrada[8][19] => Mux12.IN23
entrada[8][20] => Mux11.IN23
entrada[8][21] => Mux10.IN23
entrada[8][22] => Mux9.IN23
entrada[8][23] => Mux8.IN23
entrada[8][24] => Mux7.IN23
entrada[8][25] => Mux6.IN23
entrada[8][26] => Mux5.IN23
entrada[8][27] => Mux4.IN23
entrada[8][28] => Mux3.IN23
entrada[8][29] => Mux2.IN23
entrada[8][30] => Mux1.IN23
entrada[8][31] => Mux0.IN23
entrada[9][0] => Mux31.IN22
entrada[9][1] => Mux30.IN22
entrada[9][2] => Mux29.IN22
entrada[9][3] => Mux28.IN22
entrada[9][4] => Mux27.IN22
entrada[9][5] => Mux26.IN22
entrada[9][6] => Mux25.IN22
entrada[9][7] => Mux24.IN22
entrada[9][8] => Mux23.IN22
entrada[9][9] => Mux22.IN22
entrada[9][10] => Mux21.IN22
entrada[9][11] => Mux20.IN22
entrada[9][12] => Mux19.IN22
entrada[9][13] => Mux18.IN22
entrada[9][14] => Mux17.IN22
entrada[9][15] => Mux16.IN22
entrada[9][16] => Mux15.IN22
entrada[9][17] => Mux14.IN22
entrada[9][18] => Mux13.IN22
entrada[9][19] => Mux12.IN22
entrada[9][20] => Mux11.IN22
entrada[9][21] => Mux10.IN22
entrada[9][22] => Mux9.IN22
entrada[9][23] => Mux8.IN22
entrada[9][24] => Mux7.IN22
entrada[9][25] => Mux6.IN22
entrada[9][26] => Mux5.IN22
entrada[9][27] => Mux4.IN22
entrada[9][28] => Mux3.IN22
entrada[9][29] => Mux2.IN22
entrada[9][30] => Mux1.IN22
entrada[9][31] => Mux0.IN22
entrada[10][0] => Mux31.IN21
entrada[10][1] => Mux30.IN21
entrada[10][2] => Mux29.IN21
entrada[10][3] => Mux28.IN21
entrada[10][4] => Mux27.IN21
entrada[10][5] => Mux26.IN21
entrada[10][6] => Mux25.IN21
entrada[10][7] => Mux24.IN21
entrada[10][8] => Mux23.IN21
entrada[10][9] => Mux22.IN21
entrada[10][10] => Mux21.IN21
entrada[10][11] => Mux20.IN21
entrada[10][12] => Mux19.IN21
entrada[10][13] => Mux18.IN21
entrada[10][14] => Mux17.IN21
entrada[10][15] => Mux16.IN21
entrada[10][16] => Mux15.IN21
entrada[10][17] => Mux14.IN21
entrada[10][18] => Mux13.IN21
entrada[10][19] => Mux12.IN21
entrada[10][20] => Mux11.IN21
entrada[10][21] => Mux10.IN21
entrada[10][22] => Mux9.IN21
entrada[10][23] => Mux8.IN21
entrada[10][24] => Mux7.IN21
entrada[10][25] => Mux6.IN21
entrada[10][26] => Mux5.IN21
entrada[10][27] => Mux4.IN21
entrada[10][28] => Mux3.IN21
entrada[10][29] => Mux2.IN21
entrada[10][30] => Mux1.IN21
entrada[10][31] => Mux0.IN21
entrada[11][0] => Mux31.IN20
entrada[11][1] => Mux30.IN20
entrada[11][2] => Mux29.IN20
entrada[11][3] => Mux28.IN20
entrada[11][4] => Mux27.IN20
entrada[11][5] => Mux26.IN20
entrada[11][6] => Mux25.IN20
entrada[11][7] => Mux24.IN20
entrada[11][8] => Mux23.IN20
entrada[11][9] => Mux22.IN20
entrada[11][10] => Mux21.IN20
entrada[11][11] => Mux20.IN20
entrada[11][12] => Mux19.IN20
entrada[11][13] => Mux18.IN20
entrada[11][14] => Mux17.IN20
entrada[11][15] => Mux16.IN20
entrada[11][16] => Mux15.IN20
entrada[11][17] => Mux14.IN20
entrada[11][18] => Mux13.IN20
entrada[11][19] => Mux12.IN20
entrada[11][20] => Mux11.IN20
entrada[11][21] => Mux10.IN20
entrada[11][22] => Mux9.IN20
entrada[11][23] => Mux8.IN20
entrada[11][24] => Mux7.IN20
entrada[11][25] => Mux6.IN20
entrada[11][26] => Mux5.IN20
entrada[11][27] => Mux4.IN20
entrada[11][28] => Mux3.IN20
entrada[11][29] => Mux2.IN20
entrada[11][30] => Mux1.IN20
entrada[11][31] => Mux0.IN20
entrada[12][0] => Mux31.IN19
entrada[12][1] => Mux30.IN19
entrada[12][2] => Mux29.IN19
entrada[12][3] => Mux28.IN19
entrada[12][4] => Mux27.IN19
entrada[12][5] => Mux26.IN19
entrada[12][6] => Mux25.IN19
entrada[12][7] => Mux24.IN19
entrada[12][8] => Mux23.IN19
entrada[12][9] => Mux22.IN19
entrada[12][10] => Mux21.IN19
entrada[12][11] => Mux20.IN19
entrada[12][12] => Mux19.IN19
entrada[12][13] => Mux18.IN19
entrada[12][14] => Mux17.IN19
entrada[12][15] => Mux16.IN19
entrada[12][16] => Mux15.IN19
entrada[12][17] => Mux14.IN19
entrada[12][18] => Mux13.IN19
entrada[12][19] => Mux12.IN19
entrada[12][20] => Mux11.IN19
entrada[12][21] => Mux10.IN19
entrada[12][22] => Mux9.IN19
entrada[12][23] => Mux8.IN19
entrada[12][24] => Mux7.IN19
entrada[12][25] => Mux6.IN19
entrada[12][26] => Mux5.IN19
entrada[12][27] => Mux4.IN19
entrada[12][28] => Mux3.IN19
entrada[12][29] => Mux2.IN19
entrada[12][30] => Mux1.IN19
entrada[12][31] => Mux0.IN19
entrada[13][0] => Mux31.IN18
entrada[13][1] => Mux30.IN18
entrada[13][2] => Mux29.IN18
entrada[13][3] => Mux28.IN18
entrada[13][4] => Mux27.IN18
entrada[13][5] => Mux26.IN18
entrada[13][6] => Mux25.IN18
entrada[13][7] => Mux24.IN18
entrada[13][8] => Mux23.IN18
entrada[13][9] => Mux22.IN18
entrada[13][10] => Mux21.IN18
entrada[13][11] => Mux20.IN18
entrada[13][12] => Mux19.IN18
entrada[13][13] => Mux18.IN18
entrada[13][14] => Mux17.IN18
entrada[13][15] => Mux16.IN18
entrada[13][16] => Mux15.IN18
entrada[13][17] => Mux14.IN18
entrada[13][18] => Mux13.IN18
entrada[13][19] => Mux12.IN18
entrada[13][20] => Mux11.IN18
entrada[13][21] => Mux10.IN18
entrada[13][22] => Mux9.IN18
entrada[13][23] => Mux8.IN18
entrada[13][24] => Mux7.IN18
entrada[13][25] => Mux6.IN18
entrada[13][26] => Mux5.IN18
entrada[13][27] => Mux4.IN18
entrada[13][28] => Mux3.IN18
entrada[13][29] => Mux2.IN18
entrada[13][30] => Mux1.IN18
entrada[13][31] => Mux0.IN18
entrada[14][0] => Mux31.IN17
entrada[14][1] => Mux30.IN17
entrada[14][2] => Mux29.IN17
entrada[14][3] => Mux28.IN17
entrada[14][4] => Mux27.IN17
entrada[14][5] => Mux26.IN17
entrada[14][6] => Mux25.IN17
entrada[14][7] => Mux24.IN17
entrada[14][8] => Mux23.IN17
entrada[14][9] => Mux22.IN17
entrada[14][10] => Mux21.IN17
entrada[14][11] => Mux20.IN17
entrada[14][12] => Mux19.IN17
entrada[14][13] => Mux18.IN17
entrada[14][14] => Mux17.IN17
entrada[14][15] => Mux16.IN17
entrada[14][16] => Mux15.IN17
entrada[14][17] => Mux14.IN17
entrada[14][18] => Mux13.IN17
entrada[14][19] => Mux12.IN17
entrada[14][20] => Mux11.IN17
entrada[14][21] => Mux10.IN17
entrada[14][22] => Mux9.IN17
entrada[14][23] => Mux8.IN17
entrada[14][24] => Mux7.IN17
entrada[14][25] => Mux6.IN17
entrada[14][26] => Mux5.IN17
entrada[14][27] => Mux4.IN17
entrada[14][28] => Mux3.IN17
entrada[14][29] => Mux2.IN17
entrada[14][30] => Mux1.IN17
entrada[14][31] => Mux0.IN17
entrada[15][0] => Mux31.IN16
entrada[15][1] => Mux30.IN16
entrada[15][2] => Mux29.IN16
entrada[15][3] => Mux28.IN16
entrada[15][4] => Mux27.IN16
entrada[15][5] => Mux26.IN16
entrada[15][6] => Mux25.IN16
entrada[15][7] => Mux24.IN16
entrada[15][8] => Mux23.IN16
entrada[15][9] => Mux22.IN16
entrada[15][10] => Mux21.IN16
entrada[15][11] => Mux20.IN16
entrada[15][12] => Mux19.IN16
entrada[15][13] => Mux18.IN16
entrada[15][14] => Mux17.IN16
entrada[15][15] => Mux16.IN16
entrada[15][16] => Mux15.IN16
entrada[15][17] => Mux14.IN16
entrada[15][18] => Mux13.IN16
entrada[15][19] => Mux12.IN16
entrada[15][20] => Mux11.IN16
entrada[15][21] => Mux10.IN16
entrada[15][22] => Mux9.IN16
entrada[15][23] => Mux8.IN16
entrada[15][24] => Mux7.IN16
entrada[15][25] => Mux6.IN16
entrada[15][26] => Mux5.IN16
entrada[15][27] => Mux4.IN16
entrada[15][28] => Mux3.IN16
entrada[15][29] => Mux2.IN16
entrada[15][30] => Mux1.IN16
entrada[15][31] => Mux0.IN16
entrada[16][0] => Mux31.IN15
entrada[16][1] => Mux30.IN15
entrada[16][2] => Mux29.IN15
entrada[16][3] => Mux28.IN15
entrada[16][4] => Mux27.IN15
entrada[16][5] => Mux26.IN15
entrada[16][6] => Mux25.IN15
entrada[16][7] => Mux24.IN15
entrada[16][8] => Mux23.IN15
entrada[16][9] => Mux22.IN15
entrada[16][10] => Mux21.IN15
entrada[16][11] => Mux20.IN15
entrada[16][12] => Mux19.IN15
entrada[16][13] => Mux18.IN15
entrada[16][14] => Mux17.IN15
entrada[16][15] => Mux16.IN15
entrada[16][16] => Mux15.IN15
entrada[16][17] => Mux14.IN15
entrada[16][18] => Mux13.IN15
entrada[16][19] => Mux12.IN15
entrada[16][20] => Mux11.IN15
entrada[16][21] => Mux10.IN15
entrada[16][22] => Mux9.IN15
entrada[16][23] => Mux8.IN15
entrada[16][24] => Mux7.IN15
entrada[16][25] => Mux6.IN15
entrada[16][26] => Mux5.IN15
entrada[16][27] => Mux4.IN15
entrada[16][28] => Mux3.IN15
entrada[16][29] => Mux2.IN15
entrada[16][30] => Mux1.IN15
entrada[16][31] => Mux0.IN15
entrada[17][0] => Mux31.IN14
entrada[17][1] => Mux30.IN14
entrada[17][2] => Mux29.IN14
entrada[17][3] => Mux28.IN14
entrada[17][4] => Mux27.IN14
entrada[17][5] => Mux26.IN14
entrada[17][6] => Mux25.IN14
entrada[17][7] => Mux24.IN14
entrada[17][8] => Mux23.IN14
entrada[17][9] => Mux22.IN14
entrada[17][10] => Mux21.IN14
entrada[17][11] => Mux20.IN14
entrada[17][12] => Mux19.IN14
entrada[17][13] => Mux18.IN14
entrada[17][14] => Mux17.IN14
entrada[17][15] => Mux16.IN14
entrada[17][16] => Mux15.IN14
entrada[17][17] => Mux14.IN14
entrada[17][18] => Mux13.IN14
entrada[17][19] => Mux12.IN14
entrada[17][20] => Mux11.IN14
entrada[17][21] => Mux10.IN14
entrada[17][22] => Mux9.IN14
entrada[17][23] => Mux8.IN14
entrada[17][24] => Mux7.IN14
entrada[17][25] => Mux6.IN14
entrada[17][26] => Mux5.IN14
entrada[17][27] => Mux4.IN14
entrada[17][28] => Mux3.IN14
entrada[17][29] => Mux2.IN14
entrada[17][30] => Mux1.IN14
entrada[17][31] => Mux0.IN14
entrada[18][0] => Mux31.IN13
entrada[18][1] => Mux30.IN13
entrada[18][2] => Mux29.IN13
entrada[18][3] => Mux28.IN13
entrada[18][4] => Mux27.IN13
entrada[18][5] => Mux26.IN13
entrada[18][6] => Mux25.IN13
entrada[18][7] => Mux24.IN13
entrada[18][8] => Mux23.IN13
entrada[18][9] => Mux22.IN13
entrada[18][10] => Mux21.IN13
entrada[18][11] => Mux20.IN13
entrada[18][12] => Mux19.IN13
entrada[18][13] => Mux18.IN13
entrada[18][14] => Mux17.IN13
entrada[18][15] => Mux16.IN13
entrada[18][16] => Mux15.IN13
entrada[18][17] => Mux14.IN13
entrada[18][18] => Mux13.IN13
entrada[18][19] => Mux12.IN13
entrada[18][20] => Mux11.IN13
entrada[18][21] => Mux10.IN13
entrada[18][22] => Mux9.IN13
entrada[18][23] => Mux8.IN13
entrada[18][24] => Mux7.IN13
entrada[18][25] => Mux6.IN13
entrada[18][26] => Mux5.IN13
entrada[18][27] => Mux4.IN13
entrada[18][28] => Mux3.IN13
entrada[18][29] => Mux2.IN13
entrada[18][30] => Mux1.IN13
entrada[18][31] => Mux0.IN13
entrada[19][0] => Mux31.IN12
entrada[19][1] => Mux30.IN12
entrada[19][2] => Mux29.IN12
entrada[19][3] => Mux28.IN12
entrada[19][4] => Mux27.IN12
entrada[19][5] => Mux26.IN12
entrada[19][6] => Mux25.IN12
entrada[19][7] => Mux24.IN12
entrada[19][8] => Mux23.IN12
entrada[19][9] => Mux22.IN12
entrada[19][10] => Mux21.IN12
entrada[19][11] => Mux20.IN12
entrada[19][12] => Mux19.IN12
entrada[19][13] => Mux18.IN12
entrada[19][14] => Mux17.IN12
entrada[19][15] => Mux16.IN12
entrada[19][16] => Mux15.IN12
entrada[19][17] => Mux14.IN12
entrada[19][18] => Mux13.IN12
entrada[19][19] => Mux12.IN12
entrada[19][20] => Mux11.IN12
entrada[19][21] => Mux10.IN12
entrada[19][22] => Mux9.IN12
entrada[19][23] => Mux8.IN12
entrada[19][24] => Mux7.IN12
entrada[19][25] => Mux6.IN12
entrada[19][26] => Mux5.IN12
entrada[19][27] => Mux4.IN12
entrada[19][28] => Mux3.IN12
entrada[19][29] => Mux2.IN12
entrada[19][30] => Mux1.IN12
entrada[19][31] => Mux0.IN12
entrada[20][0] => Mux31.IN11
entrada[20][1] => Mux30.IN11
entrada[20][2] => Mux29.IN11
entrada[20][3] => Mux28.IN11
entrada[20][4] => Mux27.IN11
entrada[20][5] => Mux26.IN11
entrada[20][6] => Mux25.IN11
entrada[20][7] => Mux24.IN11
entrada[20][8] => Mux23.IN11
entrada[20][9] => Mux22.IN11
entrada[20][10] => Mux21.IN11
entrada[20][11] => Mux20.IN11
entrada[20][12] => Mux19.IN11
entrada[20][13] => Mux18.IN11
entrada[20][14] => Mux17.IN11
entrada[20][15] => Mux16.IN11
entrada[20][16] => Mux15.IN11
entrada[20][17] => Mux14.IN11
entrada[20][18] => Mux13.IN11
entrada[20][19] => Mux12.IN11
entrada[20][20] => Mux11.IN11
entrada[20][21] => Mux10.IN11
entrada[20][22] => Mux9.IN11
entrada[20][23] => Mux8.IN11
entrada[20][24] => Mux7.IN11
entrada[20][25] => Mux6.IN11
entrada[20][26] => Mux5.IN11
entrada[20][27] => Mux4.IN11
entrada[20][28] => Mux3.IN11
entrada[20][29] => Mux2.IN11
entrada[20][30] => Mux1.IN11
entrada[20][31] => Mux0.IN11
entrada[21][0] => Mux31.IN10
entrada[21][1] => Mux30.IN10
entrada[21][2] => Mux29.IN10
entrada[21][3] => Mux28.IN10
entrada[21][4] => Mux27.IN10
entrada[21][5] => Mux26.IN10
entrada[21][6] => Mux25.IN10
entrada[21][7] => Mux24.IN10
entrada[21][8] => Mux23.IN10
entrada[21][9] => Mux22.IN10
entrada[21][10] => Mux21.IN10
entrada[21][11] => Mux20.IN10
entrada[21][12] => Mux19.IN10
entrada[21][13] => Mux18.IN10
entrada[21][14] => Mux17.IN10
entrada[21][15] => Mux16.IN10
entrada[21][16] => Mux15.IN10
entrada[21][17] => Mux14.IN10
entrada[21][18] => Mux13.IN10
entrada[21][19] => Mux12.IN10
entrada[21][20] => Mux11.IN10
entrada[21][21] => Mux10.IN10
entrada[21][22] => Mux9.IN10
entrada[21][23] => Mux8.IN10
entrada[21][24] => Mux7.IN10
entrada[21][25] => Mux6.IN10
entrada[21][26] => Mux5.IN10
entrada[21][27] => Mux4.IN10
entrada[21][28] => Mux3.IN10
entrada[21][29] => Mux2.IN10
entrada[21][30] => Mux1.IN10
entrada[21][31] => Mux0.IN10
entrada[22][0] => Mux31.IN9
entrada[22][1] => Mux30.IN9
entrada[22][2] => Mux29.IN9
entrada[22][3] => Mux28.IN9
entrada[22][4] => Mux27.IN9
entrada[22][5] => Mux26.IN9
entrada[22][6] => Mux25.IN9
entrada[22][7] => Mux24.IN9
entrada[22][8] => Mux23.IN9
entrada[22][9] => Mux22.IN9
entrada[22][10] => Mux21.IN9
entrada[22][11] => Mux20.IN9
entrada[22][12] => Mux19.IN9
entrada[22][13] => Mux18.IN9
entrada[22][14] => Mux17.IN9
entrada[22][15] => Mux16.IN9
entrada[22][16] => Mux15.IN9
entrada[22][17] => Mux14.IN9
entrada[22][18] => Mux13.IN9
entrada[22][19] => Mux12.IN9
entrada[22][20] => Mux11.IN9
entrada[22][21] => Mux10.IN9
entrada[22][22] => Mux9.IN9
entrada[22][23] => Mux8.IN9
entrada[22][24] => Mux7.IN9
entrada[22][25] => Mux6.IN9
entrada[22][26] => Mux5.IN9
entrada[22][27] => Mux4.IN9
entrada[22][28] => Mux3.IN9
entrada[22][29] => Mux2.IN9
entrada[22][30] => Mux1.IN9
entrada[22][31] => Mux0.IN9
entrada[23][0] => Mux31.IN8
entrada[23][1] => Mux30.IN8
entrada[23][2] => Mux29.IN8
entrada[23][3] => Mux28.IN8
entrada[23][4] => Mux27.IN8
entrada[23][5] => Mux26.IN8
entrada[23][6] => Mux25.IN8
entrada[23][7] => Mux24.IN8
entrada[23][8] => Mux23.IN8
entrada[23][9] => Mux22.IN8
entrada[23][10] => Mux21.IN8
entrada[23][11] => Mux20.IN8
entrada[23][12] => Mux19.IN8
entrada[23][13] => Mux18.IN8
entrada[23][14] => Mux17.IN8
entrada[23][15] => Mux16.IN8
entrada[23][16] => Mux15.IN8
entrada[23][17] => Mux14.IN8
entrada[23][18] => Mux13.IN8
entrada[23][19] => Mux12.IN8
entrada[23][20] => Mux11.IN8
entrada[23][21] => Mux10.IN8
entrada[23][22] => Mux9.IN8
entrada[23][23] => Mux8.IN8
entrada[23][24] => Mux7.IN8
entrada[23][25] => Mux6.IN8
entrada[23][26] => Mux5.IN8
entrada[23][27] => Mux4.IN8
entrada[23][28] => Mux3.IN8
entrada[23][29] => Mux2.IN8
entrada[23][30] => Mux1.IN8
entrada[23][31] => Mux0.IN8
entrada[24][0] => Mux31.IN7
entrada[24][1] => Mux30.IN7
entrada[24][2] => Mux29.IN7
entrada[24][3] => Mux28.IN7
entrada[24][4] => Mux27.IN7
entrada[24][5] => Mux26.IN7
entrada[24][6] => Mux25.IN7
entrada[24][7] => Mux24.IN7
entrada[24][8] => Mux23.IN7
entrada[24][9] => Mux22.IN7
entrada[24][10] => Mux21.IN7
entrada[24][11] => Mux20.IN7
entrada[24][12] => Mux19.IN7
entrada[24][13] => Mux18.IN7
entrada[24][14] => Mux17.IN7
entrada[24][15] => Mux16.IN7
entrada[24][16] => Mux15.IN7
entrada[24][17] => Mux14.IN7
entrada[24][18] => Mux13.IN7
entrada[24][19] => Mux12.IN7
entrada[24][20] => Mux11.IN7
entrada[24][21] => Mux10.IN7
entrada[24][22] => Mux9.IN7
entrada[24][23] => Mux8.IN7
entrada[24][24] => Mux7.IN7
entrada[24][25] => Mux6.IN7
entrada[24][26] => Mux5.IN7
entrada[24][27] => Mux4.IN7
entrada[24][28] => Mux3.IN7
entrada[24][29] => Mux2.IN7
entrada[24][30] => Mux1.IN7
entrada[24][31] => Mux0.IN7
entrada[25][0] => Mux31.IN6
entrada[25][1] => Mux30.IN6
entrada[25][2] => Mux29.IN6
entrada[25][3] => Mux28.IN6
entrada[25][4] => Mux27.IN6
entrada[25][5] => Mux26.IN6
entrada[25][6] => Mux25.IN6
entrada[25][7] => Mux24.IN6
entrada[25][8] => Mux23.IN6
entrada[25][9] => Mux22.IN6
entrada[25][10] => Mux21.IN6
entrada[25][11] => Mux20.IN6
entrada[25][12] => Mux19.IN6
entrada[25][13] => Mux18.IN6
entrada[25][14] => Mux17.IN6
entrada[25][15] => Mux16.IN6
entrada[25][16] => Mux15.IN6
entrada[25][17] => Mux14.IN6
entrada[25][18] => Mux13.IN6
entrada[25][19] => Mux12.IN6
entrada[25][20] => Mux11.IN6
entrada[25][21] => Mux10.IN6
entrada[25][22] => Mux9.IN6
entrada[25][23] => Mux8.IN6
entrada[25][24] => Mux7.IN6
entrada[25][25] => Mux6.IN6
entrada[25][26] => Mux5.IN6
entrada[25][27] => Mux4.IN6
entrada[25][28] => Mux3.IN6
entrada[25][29] => Mux2.IN6
entrada[25][30] => Mux1.IN6
entrada[25][31] => Mux0.IN6
entrada[26][0] => Mux31.IN5
entrada[26][1] => Mux30.IN5
entrada[26][2] => Mux29.IN5
entrada[26][3] => Mux28.IN5
entrada[26][4] => Mux27.IN5
entrada[26][5] => Mux26.IN5
entrada[26][6] => Mux25.IN5
entrada[26][7] => Mux24.IN5
entrada[26][8] => Mux23.IN5
entrada[26][9] => Mux22.IN5
entrada[26][10] => Mux21.IN5
entrada[26][11] => Mux20.IN5
entrada[26][12] => Mux19.IN5
entrada[26][13] => Mux18.IN5
entrada[26][14] => Mux17.IN5
entrada[26][15] => Mux16.IN5
entrada[26][16] => Mux15.IN5
entrada[26][17] => Mux14.IN5
entrada[26][18] => Mux13.IN5
entrada[26][19] => Mux12.IN5
entrada[26][20] => Mux11.IN5
entrada[26][21] => Mux10.IN5
entrada[26][22] => Mux9.IN5
entrada[26][23] => Mux8.IN5
entrada[26][24] => Mux7.IN5
entrada[26][25] => Mux6.IN5
entrada[26][26] => Mux5.IN5
entrada[26][27] => Mux4.IN5
entrada[26][28] => Mux3.IN5
entrada[26][29] => Mux2.IN5
entrada[26][30] => Mux1.IN5
entrada[26][31] => Mux0.IN5
entrada[27][0] => Mux31.IN4
entrada[27][1] => Mux30.IN4
entrada[27][2] => Mux29.IN4
entrada[27][3] => Mux28.IN4
entrada[27][4] => Mux27.IN4
entrada[27][5] => Mux26.IN4
entrada[27][6] => Mux25.IN4
entrada[27][7] => Mux24.IN4
entrada[27][8] => Mux23.IN4
entrada[27][9] => Mux22.IN4
entrada[27][10] => Mux21.IN4
entrada[27][11] => Mux20.IN4
entrada[27][12] => Mux19.IN4
entrada[27][13] => Mux18.IN4
entrada[27][14] => Mux17.IN4
entrada[27][15] => Mux16.IN4
entrada[27][16] => Mux15.IN4
entrada[27][17] => Mux14.IN4
entrada[27][18] => Mux13.IN4
entrada[27][19] => Mux12.IN4
entrada[27][20] => Mux11.IN4
entrada[27][21] => Mux10.IN4
entrada[27][22] => Mux9.IN4
entrada[27][23] => Mux8.IN4
entrada[27][24] => Mux7.IN4
entrada[27][25] => Mux6.IN4
entrada[27][26] => Mux5.IN4
entrada[27][27] => Mux4.IN4
entrada[27][28] => Mux3.IN4
entrada[27][29] => Mux2.IN4
entrada[27][30] => Mux1.IN4
entrada[27][31] => Mux0.IN4
entrada[28][0] => Mux31.IN3
entrada[28][1] => Mux30.IN3
entrada[28][2] => Mux29.IN3
entrada[28][3] => Mux28.IN3
entrada[28][4] => Mux27.IN3
entrada[28][5] => Mux26.IN3
entrada[28][6] => Mux25.IN3
entrada[28][7] => Mux24.IN3
entrada[28][8] => Mux23.IN3
entrada[28][9] => Mux22.IN3
entrada[28][10] => Mux21.IN3
entrada[28][11] => Mux20.IN3
entrada[28][12] => Mux19.IN3
entrada[28][13] => Mux18.IN3
entrada[28][14] => Mux17.IN3
entrada[28][15] => Mux16.IN3
entrada[28][16] => Mux15.IN3
entrada[28][17] => Mux14.IN3
entrada[28][18] => Mux13.IN3
entrada[28][19] => Mux12.IN3
entrada[28][20] => Mux11.IN3
entrada[28][21] => Mux10.IN3
entrada[28][22] => Mux9.IN3
entrada[28][23] => Mux8.IN3
entrada[28][24] => Mux7.IN3
entrada[28][25] => Mux6.IN3
entrada[28][26] => Mux5.IN3
entrada[28][27] => Mux4.IN3
entrada[28][28] => Mux3.IN3
entrada[28][29] => Mux2.IN3
entrada[28][30] => Mux1.IN3
entrada[28][31] => Mux0.IN3
entrada[29][0] => Mux31.IN2
entrada[29][1] => Mux30.IN2
entrada[29][2] => Mux29.IN2
entrada[29][3] => Mux28.IN2
entrada[29][4] => Mux27.IN2
entrada[29][5] => Mux26.IN2
entrada[29][6] => Mux25.IN2
entrada[29][7] => Mux24.IN2
entrada[29][8] => Mux23.IN2
entrada[29][9] => Mux22.IN2
entrada[29][10] => Mux21.IN2
entrada[29][11] => Mux20.IN2
entrada[29][12] => Mux19.IN2
entrada[29][13] => Mux18.IN2
entrada[29][14] => Mux17.IN2
entrada[29][15] => Mux16.IN2
entrada[29][16] => Mux15.IN2
entrada[29][17] => Mux14.IN2
entrada[29][18] => Mux13.IN2
entrada[29][19] => Mux12.IN2
entrada[29][20] => Mux11.IN2
entrada[29][21] => Mux10.IN2
entrada[29][22] => Mux9.IN2
entrada[29][23] => Mux8.IN2
entrada[29][24] => Mux7.IN2
entrada[29][25] => Mux6.IN2
entrada[29][26] => Mux5.IN2
entrada[29][27] => Mux4.IN2
entrada[29][28] => Mux3.IN2
entrada[29][29] => Mux2.IN2
entrada[29][30] => Mux1.IN2
entrada[29][31] => Mux0.IN2
entrada[30][0] => Mux31.IN1
entrada[30][1] => Mux30.IN1
entrada[30][2] => Mux29.IN1
entrada[30][3] => Mux28.IN1
entrada[30][4] => Mux27.IN1
entrada[30][5] => Mux26.IN1
entrada[30][6] => Mux25.IN1
entrada[30][7] => Mux24.IN1
entrada[30][8] => Mux23.IN1
entrada[30][9] => Mux22.IN1
entrada[30][10] => Mux21.IN1
entrada[30][11] => Mux20.IN1
entrada[30][12] => Mux19.IN1
entrada[30][13] => Mux18.IN1
entrada[30][14] => Mux17.IN1
entrada[30][15] => Mux16.IN1
entrada[30][16] => Mux15.IN1
entrada[30][17] => Mux14.IN1
entrada[30][18] => Mux13.IN1
entrada[30][19] => Mux12.IN1
entrada[30][20] => Mux11.IN1
entrada[30][21] => Mux10.IN1
entrada[30][22] => Mux9.IN1
entrada[30][23] => Mux8.IN1
entrada[30][24] => Mux7.IN1
entrada[30][25] => Mux6.IN1
entrada[30][26] => Mux5.IN1
entrada[30][27] => Mux4.IN1
entrada[30][28] => Mux3.IN1
entrada[30][29] => Mux2.IN1
entrada[30][30] => Mux1.IN1
entrada[30][31] => Mux0.IN1
entrada[31][0] => Mux31.IN0
entrada[31][1] => Mux30.IN0
entrada[31][2] => Mux29.IN0
entrada[31][3] => Mux28.IN0
entrada[31][4] => Mux27.IN0
entrada[31][5] => Mux26.IN0
entrada[31][6] => Mux25.IN0
entrada[31][7] => Mux24.IN0
entrada[31][8] => Mux23.IN0
entrada[31][9] => Mux22.IN0
entrada[31][10] => Mux21.IN0
entrada[31][11] => Mux20.IN0
entrada[31][12] => Mux19.IN0
entrada[31][13] => Mux18.IN0
entrada[31][14] => Mux17.IN0
entrada[31][15] => Mux16.IN0
entrada[31][16] => Mux15.IN0
entrada[31][17] => Mux14.IN0
entrada[31][18] => Mux13.IN0
entrada[31][19] => Mux12.IN0
entrada[31][20] => Mux11.IN0
entrada[31][21] => Mux10.IN0
entrada[31][22] => Mux9.IN0
entrada[31][23] => Mux8.IN0
entrada[31][24] => Mux7.IN0
entrada[31][25] => Mux6.IN0
entrada[31][26] => Mux5.IN0
entrada[31][27] => Mux4.IN0
entrada[31][28] => Mux3.IN0
entrada[31][29] => Mux2.IN0
entrada[31][30] => Mux1.IN0
entrada[31][31] => Mux0.IN0
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[0] => Mux16.IN36
sel[0] => Mux17.IN36
sel[0] => Mux18.IN36
sel[0] => Mux19.IN36
sel[0] => Mux20.IN36
sel[0] => Mux21.IN36
sel[0] => Mux22.IN36
sel[0] => Mux23.IN36
sel[0] => Mux24.IN36
sel[0] => Mux25.IN36
sel[0] => Mux26.IN36
sel[0] => Mux27.IN36
sel[0] => Mux28.IN36
sel[0] => Mux29.IN36
sel[0] => Mux30.IN36
sel[0] => Mux31.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[1] => Mux16.IN35
sel[1] => Mux17.IN35
sel[1] => Mux18.IN35
sel[1] => Mux19.IN35
sel[1] => Mux20.IN35
sel[1] => Mux21.IN35
sel[1] => Mux22.IN35
sel[1] => Mux23.IN35
sel[1] => Mux24.IN35
sel[1] => Mux25.IN35
sel[1] => Mux26.IN35
sel[1] => Mux27.IN35
sel[1] => Mux28.IN35
sel[1] => Mux29.IN35
sel[1] => Mux30.IN35
sel[1] => Mux31.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[2] => Mux16.IN34
sel[2] => Mux17.IN34
sel[2] => Mux18.IN34
sel[2] => Mux19.IN34
sel[2] => Mux20.IN34
sel[2] => Mux21.IN34
sel[2] => Mux22.IN34
sel[2] => Mux23.IN34
sel[2] => Mux24.IN34
sel[2] => Mux25.IN34
sel[2] => Mux26.IN34
sel[2] => Mux27.IN34
sel[2] => Mux28.IN34
sel[2] => Mux29.IN34
sel[2] => Mux30.IN34
sel[2] => Mux31.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[3] => Mux16.IN33
sel[3] => Mux17.IN33
sel[3] => Mux18.IN33
sel[3] => Mux19.IN33
sel[3] => Mux20.IN33
sel[3] => Mux21.IN33
sel[3] => Mux22.IN33
sel[3] => Mux23.IN33
sel[3] => Mux24.IN33
sel[3] => Mux25.IN33
sel[3] => Mux26.IN33
sel[3] => Mux27.IN33
sel[3] => Mux28.IN33
sel[3] => Mux29.IN33
sel[3] => Mux30.IN33
sel[3] => Mux31.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
sel[4] => Mux16.IN32
sel[4] => Mux17.IN32
sel[4] => Mux18.IN32
sel[4] => Mux19.IN32
sel[4] => Mux20.IN32
sel[4] => Mux21.IN32
sel[4] => Mux22.IN32
sel[4] => Mux23.IN32
sel[4] => Mux24.IN32
sel[4] => Mux25.IN32
sel[4] => Mux26.IN32
sel[4] => Mux27.IN32
sel[4] => Mux28.IN32
sel[4] => Mux29.IN32
sel[4] => Mux30.IN32
sel[4] => Mux31.IN32
saida[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|extend_16_to_32:EXTENSORDESINAL
entrada[0] => saida[0].DATAIN
entrada[1] => saida[1].DATAIN
entrada[2] => saida[2].DATAIN
entrada[3] => saida[3].DATAIN
entrada[4] => saida[4].DATAIN
entrada[5] => saida[5].DATAIN
entrada[6] => saida[6].DATAIN
entrada[7] => saida[7].DATAIN
entrada[8] => saida[8].DATAIN
entrada[9] => saida[9].DATAIN
entrada[10] => saida[10].DATAIN
entrada[11] => saida[11].DATAIN
entrada[12] => saida[12].DATAIN
entrada[13] => saida[13].DATAIN
entrada[14] => saida[14].DATAIN
entrada[15] => saida[15].DATAIN
saida[0] <= entrada[0].DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= entrada[1].DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= entrada[2].DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= entrada[3].DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= entrada[4].DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= entrada[5].DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= entrada[6].DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= entrada[7].DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= entrada[8].DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= entrada[9].DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= entrada[10].DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= entrada[11].DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= entrada[12].DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= entrada[13].DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= entrada[14].DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= entrada[15].DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= <GND>
saida[17] <= <GND>
saida[18] <= <GND>
saida[19] <= <GND>
saida[20] <= <GND>
saida[21] <= <GND>
saida[22] <= <GND>
saida[23] <= <GND>
saida[24] <= <GND>
saida[25] <= <GND>
saida[26] <= <GND>
saida[27] <= <GND>
saida[28] <= <GND>
saida[29] <= <GND>
saida[30] <= <GND>
saida[31] <= <GND>


|MIPS|flipflop:PIPE2
clk => Temp[0].CLK
clk => Temp[1].CLK
clk => Temp[2].CLK
clk => Temp[3].CLK
clk => Temp[4].CLK
clk => Temp[5].CLK
clk => Temp[6].CLK
clk => Temp[7].CLK
clk => Temp[8].CLK
clk => Temp[9].CLK
clk => Temp[10].CLK
clk => Temp[11].CLK
clk => Temp[12].CLK
clk => Temp[13].CLK
clk => Temp[14].CLK
clk => Temp[15].CLK
clk => Temp[16].CLK
clk => Temp[17].CLK
clk => Temp[18].CLK
clk => Temp[19].CLK
clk => Temp[20].CLK
clk => Temp[21].CLK
clk => Temp[22].CLK
clk => Temp[23].CLK
clk => Temp[24].CLK
clk => Temp[25].CLK
clk => Temp[26].CLK
clk => Temp[27].CLK
clk => Temp[28].CLK
clk => Temp[29].CLK
clk => Temp[30].CLK
clk => Temp[31].CLK
clk => Temp[32].CLK
clk => Temp[33].CLK
clk => Temp[34].CLK
clk => Temp[35].CLK
clk => Temp[36].CLK
clk => Temp[37].CLK
clk => Temp[38].CLK
clk => Temp[39].CLK
clk => Temp[40].CLK
clk => Temp[41].CLK
clk => Temp[42].CLK
clk => Temp[43].CLK
clk => Temp[44].CLK
clk => Temp[45].CLK
clk => Temp[46].CLK
clk => Temp[47].CLK
clk => Temp[48].CLK
clk => Temp[49].CLK
clk => Temp[50].CLK
clk => Temp[51].CLK
clk => Temp[52].CLK
clk => Temp[53].CLK
clk => Temp[54].CLK
clk => Temp[55].CLK
clk => Temp[56].CLK
clk => Temp[57].CLK
clk => Temp[58].CLK
clk => Temp[59].CLK
clk => Temp[60].CLK
clk => Temp[61].CLK
clk => Temp[62].CLK
clk => Temp[63].CLK
clk => Temp[64].CLK
clk => Temp[65].CLK
clk => Temp[66].CLK
clk => Temp[67].CLK
clk => Temp[68].CLK
clk => Temp[69].CLK
clk => Temp[70].CLK
clk => Temp[71].CLK
clk => Temp[72].CLK
clk => Temp[73].CLK
clk => Temp[74].CLK
clk => Temp[75].CLK
clk => Temp[76].CLK
clk => Temp[77].CLK
clk => Temp[78].CLK
clk => Temp[79].CLK
clk => Temp[80].CLK
clk => Temp[81].CLK
clk => Temp[82].CLK
clk => Temp[83].CLK
clk => Temp[84].CLK
clk => Temp[85].CLK
clk => Temp[86].CLK
clk => Temp[87].CLK
clk => Temp[88].CLK
clk => Temp[89].CLK
clk => Temp[90].CLK
clk => Temp[91].CLK
clk => Temp[92].CLK
clk => Temp[93].CLK
clk => Temp[94].CLK
clk => Temp[95].CLK
clk => Temp[96].CLK
clk => Temp[97].CLK
clk => Temp[98].CLK
clk => Temp[99].CLK
clk => Temp[100].CLK
clk => Temp[101].CLK
clk => Temp[102].CLK
clk => Temp[103].CLK
clk => Temp[104].CLK
clk => Temp[105].CLK
clk => Temp[106].CLK
clk => Temp[107].CLK
clk => Temp[108].CLK
clk => Temp[109].CLK
clk => Temp[110].CLK
clk => Temp[111].CLK
clk => Temp[112].CLK
clk => Temp[113].CLK
clk => Temp[114].CLK
clk => Temp[115].CLK
clk => Temp[116].CLK
clk => Temp[117].CLK
clk => Temp[118].CLK
clk => Temp[119].CLK
clk => Temp[120].CLK
clk => Temp[121].CLK
clk => Temp[122].CLK
clk => Temp[123].CLK
clk => Temp[124].CLK
clk => Temp[125].CLK
clk => Temp[126].CLK
clk => Temp[127].CLK
clk => Temp[128].CLK
clk => Temp[129].CLK
clk => Temp[130].CLK
clk => Temp[131].CLK
clk => Temp[132].CLK
clk => Temp[133].CLK
clk => Temp[134].CLK
clk => Temp[135].CLK
clk => Temp[136].CLK
clk => Temp[137].CLK
clk => Temp[138].CLK
clk => Temp[139].CLK
clk => Temp[140].CLK
clk => Temp[141].CLK
clk => Temp[142].CLK
clk => Temp[143].CLK
clk => Temp[144].CLK
clk => Temp[145].CLK
clk => Temp[146].CLK
rst => Temp[0].ACLR
rst => Temp[1].ACLR
rst => Temp[2].ACLR
rst => Temp[3].ACLR
rst => Temp[4].ACLR
rst => Temp[5].ACLR
rst => Temp[6].ACLR
rst => Temp[7].ACLR
rst => Temp[8].ACLR
rst => Temp[9].ACLR
rst => Temp[10].ACLR
rst => Temp[11].ACLR
rst => Temp[12].ACLR
rst => Temp[13].ACLR
rst => Temp[14].ACLR
rst => Temp[15].ACLR
rst => Temp[16].ACLR
rst => Temp[17].ACLR
rst => Temp[18].ACLR
rst => Temp[19].ACLR
rst => Temp[20].ACLR
rst => Temp[21].ACLR
rst => Temp[22].ACLR
rst => Temp[23].ACLR
rst => Temp[24].ACLR
rst => Temp[25].ACLR
rst => Temp[26].ACLR
rst => Temp[27].ACLR
rst => Temp[28].ACLR
rst => Temp[29].ACLR
rst => Temp[30].ACLR
rst => Temp[31].ACLR
rst => Temp[32].ACLR
rst => Temp[33].ACLR
rst => Temp[34].ACLR
rst => Temp[35].ACLR
rst => Temp[36].ACLR
rst => Temp[37].ACLR
rst => Temp[38].ACLR
rst => Temp[39].ACLR
rst => Temp[40].ACLR
rst => Temp[41].ACLR
rst => Temp[42].ACLR
rst => Temp[43].ACLR
rst => Temp[44].ACLR
rst => Temp[45].ACLR
rst => Temp[46].ACLR
rst => Temp[47].ACLR
rst => Temp[48].ACLR
rst => Temp[49].ACLR
rst => Temp[50].ACLR
rst => Temp[51].ACLR
rst => Temp[52].ACLR
rst => Temp[53].ACLR
rst => Temp[54].ACLR
rst => Temp[55].ACLR
rst => Temp[56].ACLR
rst => Temp[57].ACLR
rst => Temp[58].ACLR
rst => Temp[59].ACLR
rst => Temp[60].ACLR
rst => Temp[61].ACLR
rst => Temp[62].ACLR
rst => Temp[63].ACLR
rst => Temp[64].ACLR
rst => Temp[65].ACLR
rst => Temp[66].ACLR
rst => Temp[67].ACLR
rst => Temp[68].ACLR
rst => Temp[69].ACLR
rst => Temp[70].ACLR
rst => Temp[71].ACLR
rst => Temp[72].ACLR
rst => Temp[73].ACLR
rst => Temp[74].ACLR
rst => Temp[75].ACLR
rst => Temp[76].ACLR
rst => Temp[77].ACLR
rst => Temp[78].ACLR
rst => Temp[79].ACLR
rst => Temp[80].ACLR
rst => Temp[81].ACLR
rst => Temp[82].ACLR
rst => Temp[83].ACLR
rst => Temp[84].ACLR
rst => Temp[85].ACLR
rst => Temp[86].ACLR
rst => Temp[87].ACLR
rst => Temp[88].ACLR
rst => Temp[89].ACLR
rst => Temp[90].ACLR
rst => Temp[91].ACLR
rst => Temp[92].ACLR
rst => Temp[93].ACLR
rst => Temp[94].ACLR
rst => Temp[95].ACLR
rst => Temp[96].ACLR
rst => Temp[97].ACLR
rst => Temp[98].ACLR
rst => Temp[99].ACLR
rst => Temp[100].ACLR
rst => Temp[101].ACLR
rst => Temp[102].ACLR
rst => Temp[103].ACLR
rst => Temp[104].ACLR
rst => Temp[105].ACLR
rst => Temp[106].ACLR
rst => Temp[107].ACLR
rst => Temp[108].ACLR
rst => Temp[109].ACLR
rst => Temp[110].ACLR
rst => Temp[111].ACLR
rst => Temp[112].ACLR
rst => Temp[113].ACLR
rst => Temp[114].ACLR
rst => Temp[115].ACLR
rst => Temp[116].ACLR
rst => Temp[117].ACLR
rst => Temp[118].ACLR
rst => Temp[119].ACLR
rst => Temp[120].ACLR
rst => Temp[121].ACLR
rst => Temp[122].ACLR
rst => Temp[123].ACLR
rst => Temp[124].ACLR
rst => Temp[125].ACLR
rst => Temp[126].ACLR
rst => Temp[127].ACLR
rst => Temp[128].ACLR
rst => Temp[129].ACLR
rst => Temp[130].ACLR
rst => Temp[131].ACLR
rst => Temp[132].ACLR
rst => Temp[133].ACLR
rst => Temp[134].ACLR
rst => Temp[135].ACLR
rst => Temp[136].ACLR
rst => Temp[137].ACLR
rst => Temp[138].ACLR
rst => Temp[139].ACLR
rst => Temp[140].ACLR
rst => Temp[141].ACLR
rst => Temp[142].ACLR
rst => Temp[143].ACLR
rst => Temp[144].ACLR
rst => Temp[145].ACLR
rst => Temp[146].ACLR
D[0] => Temp[0].DATAIN
D[1] => Temp[1].DATAIN
D[2] => Temp[2].DATAIN
D[3] => Temp[3].DATAIN
D[4] => Temp[4].DATAIN
D[5] => Temp[5].DATAIN
D[6] => Temp[6].DATAIN
D[7] => Temp[7].DATAIN
D[8] => Temp[8].DATAIN
D[9] => Temp[9].DATAIN
D[10] => Temp[10].DATAIN
D[11] => Temp[11].DATAIN
D[12] => Temp[12].DATAIN
D[13] => Temp[13].DATAIN
D[14] => Temp[14].DATAIN
D[15] => Temp[15].DATAIN
D[16] => Temp[16].DATAIN
D[17] => Temp[17].DATAIN
D[18] => Temp[18].DATAIN
D[19] => Temp[19].DATAIN
D[20] => Temp[20].DATAIN
D[21] => Temp[21].DATAIN
D[22] => Temp[22].DATAIN
D[23] => Temp[23].DATAIN
D[24] => Temp[24].DATAIN
D[25] => Temp[25].DATAIN
D[26] => Temp[26].DATAIN
D[27] => Temp[27].DATAIN
D[28] => Temp[28].DATAIN
D[29] => Temp[29].DATAIN
D[30] => Temp[30].DATAIN
D[31] => Temp[31].DATAIN
D[32] => Temp[32].DATAIN
D[33] => Temp[33].DATAIN
D[34] => Temp[34].DATAIN
D[35] => Temp[35].DATAIN
D[36] => Temp[36].DATAIN
D[37] => Temp[37].DATAIN
D[38] => Temp[38].DATAIN
D[39] => Temp[39].DATAIN
D[40] => Temp[40].DATAIN
D[41] => Temp[41].DATAIN
D[42] => Temp[42].DATAIN
D[43] => Temp[43].DATAIN
D[44] => Temp[44].DATAIN
D[45] => Temp[45].DATAIN
D[46] => Temp[46].DATAIN
D[47] => Temp[47].DATAIN
D[48] => Temp[48].DATAIN
D[49] => Temp[49].DATAIN
D[50] => Temp[50].DATAIN
D[51] => Temp[51].DATAIN
D[52] => Temp[52].DATAIN
D[53] => Temp[53].DATAIN
D[54] => Temp[54].DATAIN
D[55] => Temp[55].DATAIN
D[56] => Temp[56].DATAIN
D[57] => Temp[57].DATAIN
D[58] => Temp[58].DATAIN
D[59] => Temp[59].DATAIN
D[60] => Temp[60].DATAIN
D[61] => Temp[61].DATAIN
D[62] => Temp[62].DATAIN
D[63] => Temp[63].DATAIN
D[64] => Temp[64].DATAIN
D[65] => Temp[65].DATAIN
D[66] => Temp[66].DATAIN
D[67] => Temp[67].DATAIN
D[68] => Temp[68].DATAIN
D[69] => Temp[69].DATAIN
D[70] => Temp[70].DATAIN
D[71] => Temp[71].DATAIN
D[72] => Temp[72].DATAIN
D[73] => Temp[73].DATAIN
D[74] => Temp[74].DATAIN
D[75] => Temp[75].DATAIN
D[76] => Temp[76].DATAIN
D[77] => Temp[77].DATAIN
D[78] => Temp[78].DATAIN
D[79] => Temp[79].DATAIN
D[80] => Temp[80].DATAIN
D[81] => Temp[81].DATAIN
D[82] => Temp[82].DATAIN
D[83] => Temp[83].DATAIN
D[84] => Temp[84].DATAIN
D[85] => Temp[85].DATAIN
D[86] => Temp[86].DATAIN
D[87] => Temp[87].DATAIN
D[88] => Temp[88].DATAIN
D[89] => Temp[89].DATAIN
D[90] => Temp[90].DATAIN
D[91] => Temp[91].DATAIN
D[92] => Temp[92].DATAIN
D[93] => Temp[93].DATAIN
D[94] => Temp[94].DATAIN
D[95] => Temp[95].DATAIN
D[96] => Temp[96].DATAIN
D[97] => Temp[97].DATAIN
D[98] => Temp[98].DATAIN
D[99] => Temp[99].DATAIN
D[100] => Temp[100].DATAIN
D[101] => Temp[101].DATAIN
D[102] => Temp[102].DATAIN
D[103] => Temp[103].DATAIN
D[104] => Temp[104].DATAIN
D[105] => Temp[105].DATAIN
D[106] => Temp[106].DATAIN
D[107] => Temp[107].DATAIN
D[108] => Temp[108].DATAIN
D[109] => Temp[109].DATAIN
D[110] => Temp[110].DATAIN
D[111] => Temp[111].DATAIN
D[112] => Temp[112].DATAIN
D[113] => Temp[113].DATAIN
D[114] => Temp[114].DATAIN
D[115] => Temp[115].DATAIN
D[116] => Temp[116].DATAIN
D[117] => Temp[117].DATAIN
D[118] => Temp[118].DATAIN
D[119] => Temp[119].DATAIN
D[120] => Temp[120].DATAIN
D[121] => Temp[121].DATAIN
D[122] => Temp[122].DATAIN
D[123] => Temp[123].DATAIN
D[124] => Temp[124].DATAIN
D[125] => Temp[125].DATAIN
D[126] => Temp[126].DATAIN
D[127] => Temp[127].DATAIN
D[128] => Temp[128].DATAIN
D[129] => Temp[129].DATAIN
D[130] => Temp[130].DATAIN
D[131] => Temp[131].DATAIN
D[132] => Temp[132].DATAIN
D[133] => Temp[133].DATAIN
D[134] => Temp[134].DATAIN
D[135] => Temp[135].DATAIN
D[136] => Temp[136].DATAIN
D[137] => Temp[137].DATAIN
D[138] => Temp[138].DATAIN
D[139] => Temp[139].DATAIN
D[140] => Temp[140].DATAIN
D[141] => Temp[141].DATAIN
D[142] => Temp[142].DATAIN
D[143] => Temp[143].DATAIN
D[144] => Temp[144].DATAIN
D[145] => Temp[145].DATAIN
D[146] => Temp[146].DATAIN
Q[0] <= Temp[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Temp[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Temp[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Temp[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Temp[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Temp[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Temp[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Temp[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Temp[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Temp[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Temp[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Temp[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Temp[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Temp[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Temp[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Temp[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Temp[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Temp[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Temp[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Temp[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Temp[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Temp[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Temp[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Temp[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Temp[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Temp[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Temp[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Temp[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Temp[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Temp[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Temp[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Temp[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Temp[32].DB_MAX_OUTPUT_PORT_TYPE
Q[33] <= Temp[33].DB_MAX_OUTPUT_PORT_TYPE
Q[34] <= Temp[34].DB_MAX_OUTPUT_PORT_TYPE
Q[35] <= Temp[35].DB_MAX_OUTPUT_PORT_TYPE
Q[36] <= Temp[36].DB_MAX_OUTPUT_PORT_TYPE
Q[37] <= Temp[37].DB_MAX_OUTPUT_PORT_TYPE
Q[38] <= Temp[38].DB_MAX_OUTPUT_PORT_TYPE
Q[39] <= Temp[39].DB_MAX_OUTPUT_PORT_TYPE
Q[40] <= Temp[40].DB_MAX_OUTPUT_PORT_TYPE
Q[41] <= Temp[41].DB_MAX_OUTPUT_PORT_TYPE
Q[42] <= Temp[42].DB_MAX_OUTPUT_PORT_TYPE
Q[43] <= Temp[43].DB_MAX_OUTPUT_PORT_TYPE
Q[44] <= Temp[44].DB_MAX_OUTPUT_PORT_TYPE
Q[45] <= Temp[45].DB_MAX_OUTPUT_PORT_TYPE
Q[46] <= Temp[46].DB_MAX_OUTPUT_PORT_TYPE
Q[47] <= Temp[47].DB_MAX_OUTPUT_PORT_TYPE
Q[48] <= Temp[48].DB_MAX_OUTPUT_PORT_TYPE
Q[49] <= Temp[49].DB_MAX_OUTPUT_PORT_TYPE
Q[50] <= Temp[50].DB_MAX_OUTPUT_PORT_TYPE
Q[51] <= Temp[51].DB_MAX_OUTPUT_PORT_TYPE
Q[52] <= Temp[52].DB_MAX_OUTPUT_PORT_TYPE
Q[53] <= Temp[53].DB_MAX_OUTPUT_PORT_TYPE
Q[54] <= Temp[54].DB_MAX_OUTPUT_PORT_TYPE
Q[55] <= Temp[55].DB_MAX_OUTPUT_PORT_TYPE
Q[56] <= Temp[56].DB_MAX_OUTPUT_PORT_TYPE
Q[57] <= Temp[57].DB_MAX_OUTPUT_PORT_TYPE
Q[58] <= Temp[58].DB_MAX_OUTPUT_PORT_TYPE
Q[59] <= Temp[59].DB_MAX_OUTPUT_PORT_TYPE
Q[60] <= Temp[60].DB_MAX_OUTPUT_PORT_TYPE
Q[61] <= Temp[61].DB_MAX_OUTPUT_PORT_TYPE
Q[62] <= Temp[62].DB_MAX_OUTPUT_PORT_TYPE
Q[63] <= Temp[63].DB_MAX_OUTPUT_PORT_TYPE
Q[64] <= Temp[64].DB_MAX_OUTPUT_PORT_TYPE
Q[65] <= Temp[65].DB_MAX_OUTPUT_PORT_TYPE
Q[66] <= Temp[66].DB_MAX_OUTPUT_PORT_TYPE
Q[67] <= Temp[67].DB_MAX_OUTPUT_PORT_TYPE
Q[68] <= Temp[68].DB_MAX_OUTPUT_PORT_TYPE
Q[69] <= Temp[69].DB_MAX_OUTPUT_PORT_TYPE
Q[70] <= Temp[70].DB_MAX_OUTPUT_PORT_TYPE
Q[71] <= Temp[71].DB_MAX_OUTPUT_PORT_TYPE
Q[72] <= Temp[72].DB_MAX_OUTPUT_PORT_TYPE
Q[73] <= Temp[73].DB_MAX_OUTPUT_PORT_TYPE
Q[74] <= Temp[74].DB_MAX_OUTPUT_PORT_TYPE
Q[75] <= Temp[75].DB_MAX_OUTPUT_PORT_TYPE
Q[76] <= Temp[76].DB_MAX_OUTPUT_PORT_TYPE
Q[77] <= Temp[77].DB_MAX_OUTPUT_PORT_TYPE
Q[78] <= Temp[78].DB_MAX_OUTPUT_PORT_TYPE
Q[79] <= Temp[79].DB_MAX_OUTPUT_PORT_TYPE
Q[80] <= Temp[80].DB_MAX_OUTPUT_PORT_TYPE
Q[81] <= Temp[81].DB_MAX_OUTPUT_PORT_TYPE
Q[82] <= Temp[82].DB_MAX_OUTPUT_PORT_TYPE
Q[83] <= Temp[83].DB_MAX_OUTPUT_PORT_TYPE
Q[84] <= Temp[84].DB_MAX_OUTPUT_PORT_TYPE
Q[85] <= Temp[85].DB_MAX_OUTPUT_PORT_TYPE
Q[86] <= Temp[86].DB_MAX_OUTPUT_PORT_TYPE
Q[87] <= Temp[87].DB_MAX_OUTPUT_PORT_TYPE
Q[88] <= Temp[88].DB_MAX_OUTPUT_PORT_TYPE
Q[89] <= Temp[89].DB_MAX_OUTPUT_PORT_TYPE
Q[90] <= Temp[90].DB_MAX_OUTPUT_PORT_TYPE
Q[91] <= Temp[91].DB_MAX_OUTPUT_PORT_TYPE
Q[92] <= Temp[92].DB_MAX_OUTPUT_PORT_TYPE
Q[93] <= Temp[93].DB_MAX_OUTPUT_PORT_TYPE
Q[94] <= Temp[94].DB_MAX_OUTPUT_PORT_TYPE
Q[95] <= Temp[95].DB_MAX_OUTPUT_PORT_TYPE
Q[96] <= Temp[96].DB_MAX_OUTPUT_PORT_TYPE
Q[97] <= Temp[97].DB_MAX_OUTPUT_PORT_TYPE
Q[98] <= Temp[98].DB_MAX_OUTPUT_PORT_TYPE
Q[99] <= Temp[99].DB_MAX_OUTPUT_PORT_TYPE
Q[100] <= Temp[100].DB_MAX_OUTPUT_PORT_TYPE
Q[101] <= Temp[101].DB_MAX_OUTPUT_PORT_TYPE
Q[102] <= Temp[102].DB_MAX_OUTPUT_PORT_TYPE
Q[103] <= Temp[103].DB_MAX_OUTPUT_PORT_TYPE
Q[104] <= Temp[104].DB_MAX_OUTPUT_PORT_TYPE
Q[105] <= Temp[105].DB_MAX_OUTPUT_PORT_TYPE
Q[106] <= Temp[106].DB_MAX_OUTPUT_PORT_TYPE
Q[107] <= Temp[107].DB_MAX_OUTPUT_PORT_TYPE
Q[108] <= Temp[108].DB_MAX_OUTPUT_PORT_TYPE
Q[109] <= Temp[109].DB_MAX_OUTPUT_PORT_TYPE
Q[110] <= Temp[110].DB_MAX_OUTPUT_PORT_TYPE
Q[111] <= Temp[111].DB_MAX_OUTPUT_PORT_TYPE
Q[112] <= Temp[112].DB_MAX_OUTPUT_PORT_TYPE
Q[113] <= Temp[113].DB_MAX_OUTPUT_PORT_TYPE
Q[114] <= Temp[114].DB_MAX_OUTPUT_PORT_TYPE
Q[115] <= Temp[115].DB_MAX_OUTPUT_PORT_TYPE
Q[116] <= Temp[116].DB_MAX_OUTPUT_PORT_TYPE
Q[117] <= Temp[117].DB_MAX_OUTPUT_PORT_TYPE
Q[118] <= Temp[118].DB_MAX_OUTPUT_PORT_TYPE
Q[119] <= Temp[119].DB_MAX_OUTPUT_PORT_TYPE
Q[120] <= Temp[120].DB_MAX_OUTPUT_PORT_TYPE
Q[121] <= Temp[121].DB_MAX_OUTPUT_PORT_TYPE
Q[122] <= Temp[122].DB_MAX_OUTPUT_PORT_TYPE
Q[123] <= Temp[123].DB_MAX_OUTPUT_PORT_TYPE
Q[124] <= Temp[124].DB_MAX_OUTPUT_PORT_TYPE
Q[125] <= Temp[125].DB_MAX_OUTPUT_PORT_TYPE
Q[126] <= Temp[126].DB_MAX_OUTPUT_PORT_TYPE
Q[127] <= Temp[127].DB_MAX_OUTPUT_PORT_TYPE
Q[128] <= Temp[128].DB_MAX_OUTPUT_PORT_TYPE
Q[129] <= Temp[129].DB_MAX_OUTPUT_PORT_TYPE
Q[130] <= Temp[130].DB_MAX_OUTPUT_PORT_TYPE
Q[131] <= Temp[131].DB_MAX_OUTPUT_PORT_TYPE
Q[132] <= Temp[132].DB_MAX_OUTPUT_PORT_TYPE
Q[133] <= Temp[133].DB_MAX_OUTPUT_PORT_TYPE
Q[134] <= Temp[134].DB_MAX_OUTPUT_PORT_TYPE
Q[135] <= Temp[135].DB_MAX_OUTPUT_PORT_TYPE
Q[136] <= Temp[136].DB_MAX_OUTPUT_PORT_TYPE
Q[137] <= Temp[137].DB_MAX_OUTPUT_PORT_TYPE
Q[138] <= Temp[138].DB_MAX_OUTPUT_PORT_TYPE
Q[139] <= Temp[139].DB_MAX_OUTPUT_PORT_TYPE
Q[140] <= Temp[140].DB_MAX_OUTPUT_PORT_TYPE
Q[141] <= Temp[141].DB_MAX_OUTPUT_PORT_TYPE
Q[142] <= Temp[142].DB_MAX_OUTPUT_PORT_TYPE
Q[143] <= Temp[143].DB_MAX_OUTPUT_PORT_TYPE
Q[144] <= Temp[144].DB_MAX_OUTPUT_PORT_TYPE
Q[145] <= Temp[145].DB_MAX_OUTPUT_PORT_TYPE
Q[146] <= Temp[146].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|adderAB:ENTRADAPC
A[0] => Add0.IN32
A[1] => Add0.IN31
A[2] => Add0.IN30
A[3] => Add0.IN29
A[4] => Add0.IN28
A[5] => Add0.IN27
A[6] => Add0.IN26
A[7] => Add0.IN25
A[8] => Add0.IN24
A[9] => Add0.IN23
A[10] => Add0.IN22
A[11] => Add0.IN21
A[12] => Add0.IN20
A[13] => Add0.IN19
A[14] => Add0.IN18
A[15] => Add0.IN17
A[16] => Add0.IN16
A[17] => Add0.IN15
A[18] => Add0.IN14
A[19] => Add0.IN13
A[20] => Add0.IN12
A[21] => Add0.IN11
A[22] => Add0.IN10
A[23] => Add0.IN9
A[24] => Add0.IN8
A[25] => Add0.IN7
A[26] => Add0.IN6
A[27] => Add0.IN5
A[28] => Add0.IN4
A[29] => Add0.IN3
A[30] => Add0.IN2
A[31] => Add0.IN1
B[0] => Add0.IN64
B[1] => Add0.IN63
B[2] => Add0.IN62
B[3] => Add0.IN61
B[4] => Add0.IN60
B[5] => Add0.IN59
B[6] => Add0.IN58
B[7] => Add0.IN57
B[8] => Add0.IN56
B[9] => Add0.IN55
B[10] => Add0.IN54
B[11] => Add0.IN53
B[12] => Add0.IN52
B[13] => Add0.IN51
B[14] => Add0.IN50
B[15] => Add0.IN49
B[16] => Add0.IN48
B[17] => Add0.IN47
B[18] => Add0.IN46
B[19] => Add0.IN45
B[20] => Add0.IN44
B[21] => Add0.IN43
B[22] => Add0.IN42
B[23] => Add0.IN41
B[24] => Add0.IN40
B[25] => Add0.IN39
B[26] => Add0.IN38
B[27] => Add0.IN37
B[28] => Add0.IN36
B[29] => Add0.IN35
B[30] => Add0.IN34
B[31] => Add0.IN33
S[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
S[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|mux_2x1:mux
entrada1[0] => saida.DATAB
entrada1[1] => saida.DATAB
entrada1[2] => saida.DATAB
entrada1[3] => saida.DATAB
entrada1[4] => saida.DATAB
entrada1[5] => saida.DATAB
entrada1[6] => saida.DATAB
entrada1[7] => saida.DATAB
entrada1[8] => saida.DATAB
entrada1[9] => saida.DATAB
entrada1[10] => saida.DATAB
entrada1[11] => saida.DATAB
entrada1[12] => saida.DATAB
entrada1[13] => saida.DATAB
entrada1[14] => saida.DATAB
entrada1[15] => saida.DATAB
entrada1[16] => saida.DATAB
entrada1[17] => saida.DATAB
entrada1[18] => saida.DATAB
entrada1[19] => saida.DATAB
entrada1[20] => saida.DATAB
entrada1[21] => saida.DATAB
entrada1[22] => saida.DATAB
entrada1[23] => saida.DATAB
entrada1[24] => saida.DATAB
entrada1[25] => saida.DATAB
entrada1[26] => saida.DATAB
entrada1[27] => saida.DATAB
entrada1[28] => saida.DATAB
entrada1[29] => saida.DATAB
entrada1[30] => saida.DATAB
entrada1[31] => saida.DATAB
entrada2[0] => saida.DATAA
entrada2[1] => saida.DATAA
entrada2[2] => saida.DATAA
entrada2[3] => saida.DATAA
entrada2[4] => saida.DATAA
entrada2[5] => saida.DATAA
entrada2[6] => saida.DATAA
entrada2[7] => saida.DATAA
entrada2[8] => saida.DATAA
entrada2[9] => saida.DATAA
entrada2[10] => saida.DATAA
entrada2[11] => saida.DATAA
entrada2[12] => saida.DATAA
entrada2[13] => saida.DATAA
entrada2[14] => saida.DATAA
entrada2[15] => saida.DATAA
entrada2[16] => saida.DATAA
entrada2[17] => saida.DATAA
entrada2[18] => saida.DATAA
entrada2[19] => saida.DATAA
entrada2[20] => saida.DATAA
entrada2[21] => saida.DATAA
entrada2[22] => saida.DATAA
entrada2[23] => saida.DATAA
entrada2[24] => saida.DATAA
entrada2[25] => saida.DATAA
entrada2[26] => saida.DATAA
entrada2[27] => saida.DATAA
entrada2[28] => saida.DATAA
entrada2[29] => saida.DATAA
entrada2[30] => saida.DATAA
entrada2[31] => saida.DATAA
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|opULA:OPERACAOULA
ULAop[0] => Mux4.IN5
ULAop[0] => Mux5.IN5
ULAop[0] => Mux6.IN5
ULAop[0] => Mux7.IN5
ULAop[1] => Mux4.IN4
ULAop[1] => Mux5.IN4
ULAop[1] => Mux6.IN4
ULAop[1] => Mux7.IN4
funct[0] => Mux0.IN69
funct[0] => Mux1.IN69
funct[0] => Mux2.IN69
funct[0] => Mux3.IN69
funct[1] => Mux0.IN68
funct[1] => Mux1.IN68
funct[1] => Mux2.IN68
funct[1] => Mux3.IN68
funct[2] => Mux0.IN67
funct[2] => Mux1.IN67
funct[2] => Mux2.IN67
funct[2] => Mux3.IN67
funct[3] => Mux0.IN66
funct[3] => Mux1.IN66
funct[3] => Mux2.IN66
funct[3] => Mux3.IN66
funct[4] => Mux0.IN65
funct[4] => Mux1.IN65
funct[4] => Mux2.IN65
funct[4] => Mux3.IN65
funct[5] => Mux0.IN64
funct[5] => Mux1.IN64
funct[5] => Mux2.IN64
funct[5] => Mux3.IN64
oper[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oper[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oper[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oper[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|ULA:ULA1
entrada0[0] => sinal_saida.IN0
entrada0[0] => sinal_saida.IN0
entrada0[0] => Add0.IN32
entrada0[0] => Mult0.IN31
entrada0[0] => sinal_saida.IN0
entrada0[0] => Add1.IN64
entrada0[0] => sinal_saida.IN0
entrada0[0] => ShiftLeft0.IN32
entrada0[0] => ShiftRight0.IN66
entrada0[0] => ShiftRight1.IN32
entrada0[0] => ShiftLeft1.IN66
entrada0[0] => ShiftRight2.IN32
entrada0[0] => LessThan0.IN32
entrada0[0] => Mux31.IN13
entrada0[0] => Mux31.IN14
entrada0[0] => Mux31.IN15
entrada0[1] => sinal_saida.IN0
entrada0[1] => sinal_saida.IN0
entrada0[1] => Add0.IN31
entrada0[1] => Mult0.IN30
entrada0[1] => sinal_saida.IN0
entrada0[1] => Add1.IN63
entrada0[1] => sinal_saida.IN0
entrada0[1] => ShiftLeft0.IN31
entrada0[1] => ShiftRight0.IN65
entrada0[1] => ShiftRight1.IN31
entrada0[1] => ShiftLeft1.IN65
entrada0[1] => ShiftRight2.IN31
entrada0[1] => LessThan0.IN31
entrada0[1] => Mux30.IN13
entrada0[1] => Mux30.IN14
entrada0[1] => Mux30.IN15
entrada0[2] => sinal_saida.IN0
entrada0[2] => sinal_saida.IN0
entrada0[2] => Add0.IN30
entrada0[2] => Mult0.IN29
entrada0[2] => sinal_saida.IN0
entrada0[2] => Add1.IN62
entrada0[2] => sinal_saida.IN0
entrada0[2] => ShiftLeft0.IN30
entrada0[2] => ShiftRight0.IN64
entrada0[2] => ShiftRight1.IN30
entrada0[2] => ShiftLeft1.IN64
entrada0[2] => ShiftRight2.IN30
entrada0[2] => LessThan0.IN30
entrada0[2] => Mux29.IN13
entrada0[2] => Mux29.IN14
entrada0[2] => Mux29.IN15
entrada0[3] => sinal_saida.IN0
entrada0[3] => sinal_saida.IN0
entrada0[3] => Add0.IN29
entrada0[3] => Mult0.IN28
entrada0[3] => sinal_saida.IN0
entrada0[3] => Add1.IN61
entrada0[3] => sinal_saida.IN0
entrada0[3] => ShiftLeft0.IN29
entrada0[3] => ShiftRight0.IN63
entrada0[3] => ShiftRight1.IN29
entrada0[3] => ShiftLeft1.IN63
entrada0[3] => ShiftRight2.IN29
entrada0[3] => LessThan0.IN29
entrada0[3] => Mux28.IN13
entrada0[3] => Mux28.IN14
entrada0[3] => Mux28.IN15
entrada0[4] => sinal_saida.IN0
entrada0[4] => sinal_saida.IN0
entrada0[4] => Add0.IN28
entrada0[4] => Mult0.IN27
entrada0[4] => sinal_saida.IN0
entrada0[4] => Add1.IN60
entrada0[4] => sinal_saida.IN0
entrada0[4] => ShiftLeft0.IN28
entrada0[4] => ShiftRight0.IN62
entrada0[4] => ShiftRight1.IN28
entrada0[4] => ShiftLeft1.IN62
entrada0[4] => ShiftRight2.IN28
entrada0[4] => LessThan0.IN28
entrada0[4] => Mux27.IN13
entrada0[4] => Mux27.IN14
entrada0[4] => Mux27.IN15
entrada0[5] => sinal_saida.IN0
entrada0[5] => sinal_saida.IN0
entrada0[5] => Add0.IN27
entrada0[5] => Mult0.IN26
entrada0[5] => sinal_saida.IN0
entrada0[5] => Add1.IN59
entrada0[5] => sinal_saida.IN0
entrada0[5] => ShiftLeft0.IN27
entrada0[5] => ShiftRight0.IN61
entrada0[5] => ShiftRight1.IN27
entrada0[5] => ShiftLeft1.IN61
entrada0[5] => ShiftRight2.IN27
entrada0[5] => LessThan0.IN27
entrada0[5] => Mux26.IN13
entrada0[5] => Mux26.IN14
entrada0[5] => Mux26.IN15
entrada0[6] => sinal_saida.IN0
entrada0[6] => sinal_saida.IN0
entrada0[6] => Add0.IN26
entrada0[6] => Mult0.IN25
entrada0[6] => sinal_saida.IN0
entrada0[6] => Add1.IN58
entrada0[6] => sinal_saida.IN0
entrada0[6] => ShiftLeft0.IN26
entrada0[6] => ShiftRight0.IN60
entrada0[6] => ShiftRight1.IN26
entrada0[6] => ShiftLeft1.IN60
entrada0[6] => ShiftRight2.IN26
entrada0[6] => LessThan0.IN26
entrada0[6] => Mux25.IN13
entrada0[6] => Mux25.IN14
entrada0[6] => Mux25.IN15
entrada0[7] => sinal_saida.IN0
entrada0[7] => sinal_saida.IN0
entrada0[7] => Add0.IN25
entrada0[7] => Mult0.IN24
entrada0[7] => sinal_saida.IN0
entrada0[7] => Add1.IN57
entrada0[7] => sinal_saida.IN0
entrada0[7] => ShiftLeft0.IN25
entrada0[7] => ShiftRight0.IN59
entrada0[7] => ShiftRight1.IN25
entrada0[7] => ShiftLeft1.IN59
entrada0[7] => ShiftRight2.IN25
entrada0[7] => LessThan0.IN25
entrada0[7] => Mux24.IN13
entrada0[7] => Mux24.IN14
entrada0[7] => Mux24.IN15
entrada0[8] => sinal_saida.IN0
entrada0[8] => sinal_saida.IN0
entrada0[8] => Add0.IN24
entrada0[8] => Mult0.IN23
entrada0[8] => sinal_saida.IN0
entrada0[8] => Add1.IN56
entrada0[8] => sinal_saida.IN0
entrada0[8] => ShiftLeft0.IN24
entrada0[8] => ShiftRight0.IN58
entrada0[8] => ShiftRight1.IN24
entrada0[8] => ShiftLeft1.IN58
entrada0[8] => ShiftRight2.IN24
entrada0[8] => LessThan0.IN24
entrada0[8] => Mux23.IN13
entrada0[8] => Mux23.IN14
entrada0[8] => Mux23.IN15
entrada0[9] => sinal_saida.IN0
entrada0[9] => sinal_saida.IN0
entrada0[9] => Add0.IN23
entrada0[9] => Mult0.IN22
entrada0[9] => sinal_saida.IN0
entrada0[9] => Add1.IN55
entrada0[9] => sinal_saida.IN0
entrada0[9] => ShiftLeft0.IN23
entrada0[9] => ShiftRight0.IN57
entrada0[9] => ShiftRight1.IN23
entrada0[9] => ShiftLeft1.IN57
entrada0[9] => ShiftRight2.IN23
entrada0[9] => LessThan0.IN23
entrada0[9] => Mux22.IN13
entrada0[9] => Mux22.IN14
entrada0[9] => Mux22.IN15
entrada0[10] => sinal_saida.IN0
entrada0[10] => sinal_saida.IN0
entrada0[10] => Add0.IN22
entrada0[10] => Mult0.IN21
entrada0[10] => sinal_saida.IN0
entrada0[10] => Add1.IN54
entrada0[10] => sinal_saida.IN0
entrada0[10] => ShiftLeft0.IN22
entrada0[10] => ShiftRight0.IN56
entrada0[10] => ShiftRight1.IN22
entrada0[10] => ShiftLeft1.IN56
entrada0[10] => ShiftRight2.IN22
entrada0[10] => LessThan0.IN22
entrada0[10] => Mux21.IN13
entrada0[10] => Mux21.IN14
entrada0[10] => Mux21.IN15
entrada0[11] => sinal_saida.IN0
entrada0[11] => sinal_saida.IN0
entrada0[11] => Add0.IN21
entrada0[11] => Mult0.IN20
entrada0[11] => sinal_saida.IN0
entrada0[11] => Add1.IN53
entrada0[11] => sinal_saida.IN0
entrada0[11] => ShiftLeft0.IN21
entrada0[11] => ShiftRight0.IN55
entrada0[11] => ShiftRight1.IN21
entrada0[11] => ShiftLeft1.IN55
entrada0[11] => ShiftRight2.IN21
entrada0[11] => LessThan0.IN21
entrada0[11] => Mux20.IN13
entrada0[11] => Mux20.IN14
entrada0[11] => Mux20.IN15
entrada0[12] => sinal_saida.IN0
entrada0[12] => sinal_saida.IN0
entrada0[12] => Add0.IN20
entrada0[12] => Mult0.IN19
entrada0[12] => sinal_saida.IN0
entrada0[12] => Add1.IN52
entrada0[12] => sinal_saida.IN0
entrada0[12] => ShiftLeft0.IN20
entrada0[12] => ShiftRight0.IN54
entrada0[12] => ShiftRight1.IN20
entrada0[12] => ShiftLeft1.IN54
entrada0[12] => ShiftRight2.IN20
entrada0[12] => LessThan0.IN20
entrada0[12] => Mux19.IN13
entrada0[12] => Mux19.IN14
entrada0[12] => Mux19.IN15
entrada0[13] => sinal_saida.IN0
entrada0[13] => sinal_saida.IN0
entrada0[13] => Add0.IN19
entrada0[13] => Mult0.IN18
entrada0[13] => sinal_saida.IN0
entrada0[13] => Add1.IN51
entrada0[13] => sinal_saida.IN0
entrada0[13] => ShiftLeft0.IN19
entrada0[13] => ShiftRight0.IN53
entrada0[13] => ShiftRight1.IN19
entrada0[13] => ShiftLeft1.IN53
entrada0[13] => ShiftRight2.IN19
entrada0[13] => LessThan0.IN19
entrada0[13] => Mux18.IN13
entrada0[13] => Mux18.IN14
entrada0[13] => Mux18.IN15
entrada0[14] => sinal_saida.IN0
entrada0[14] => sinal_saida.IN0
entrada0[14] => Add0.IN18
entrada0[14] => Mult0.IN17
entrada0[14] => sinal_saida.IN0
entrada0[14] => Add1.IN50
entrada0[14] => sinal_saida.IN0
entrada0[14] => ShiftLeft0.IN18
entrada0[14] => ShiftRight0.IN52
entrada0[14] => ShiftRight1.IN18
entrada0[14] => ShiftLeft1.IN52
entrada0[14] => ShiftRight2.IN18
entrada0[14] => LessThan0.IN18
entrada0[14] => Mux17.IN13
entrada0[14] => Mux17.IN14
entrada0[14] => Mux17.IN15
entrada0[15] => sinal_saida.IN0
entrada0[15] => sinal_saida.IN0
entrada0[15] => Add0.IN17
entrada0[15] => Mult0.IN16
entrada0[15] => sinal_saida.IN0
entrada0[15] => Add1.IN49
entrada0[15] => sinal_saida.IN0
entrada0[15] => ShiftLeft0.IN17
entrada0[15] => ShiftRight0.IN51
entrada0[15] => ShiftRight1.IN17
entrada0[15] => ShiftLeft1.IN51
entrada0[15] => ShiftRight2.IN17
entrada0[15] => LessThan0.IN17
entrada0[15] => Mux16.IN13
entrada0[15] => Mux16.IN14
entrada0[15] => Mux16.IN15
entrada0[16] => sinal_saida.IN0
entrada0[16] => sinal_saida.IN0
entrada0[16] => Add0.IN16
entrada0[16] => Mult0.IN15
entrada0[16] => sinal_saida.IN0
entrada0[16] => Add1.IN48
entrada0[16] => sinal_saida.IN0
entrada0[16] => ShiftLeft0.IN16
entrada0[16] => ShiftRight0.IN50
entrada0[16] => ShiftRight1.IN16
entrada0[16] => ShiftLeft1.IN50
entrada0[16] => ShiftRight2.IN16
entrada0[16] => LessThan0.IN16
entrada0[16] => Mux15.IN13
entrada0[16] => Mux15.IN14
entrada0[16] => Mux15.IN15
entrada0[17] => sinal_saida.IN0
entrada0[17] => sinal_saida.IN0
entrada0[17] => Add0.IN15
entrada0[17] => Mult0.IN14
entrada0[17] => sinal_saida.IN0
entrada0[17] => Add1.IN47
entrada0[17] => sinal_saida.IN0
entrada0[17] => ShiftLeft0.IN15
entrada0[17] => ShiftRight0.IN49
entrada0[17] => ShiftRight1.IN15
entrada0[17] => ShiftLeft1.IN49
entrada0[17] => ShiftRight2.IN15
entrada0[17] => LessThan0.IN15
entrada0[17] => Mux14.IN13
entrada0[17] => Mux14.IN14
entrada0[17] => Mux14.IN15
entrada0[18] => sinal_saida.IN0
entrada0[18] => sinal_saida.IN0
entrada0[18] => Add0.IN14
entrada0[18] => Mult0.IN13
entrada0[18] => sinal_saida.IN0
entrada0[18] => Add1.IN46
entrada0[18] => sinal_saida.IN0
entrada0[18] => ShiftLeft0.IN14
entrada0[18] => ShiftRight0.IN48
entrada0[18] => ShiftRight1.IN14
entrada0[18] => ShiftLeft1.IN48
entrada0[18] => ShiftRight2.IN14
entrada0[18] => LessThan0.IN14
entrada0[18] => Mux13.IN13
entrada0[18] => Mux13.IN14
entrada0[18] => Mux13.IN15
entrada0[19] => sinal_saida.IN0
entrada0[19] => sinal_saida.IN0
entrada0[19] => Add0.IN13
entrada0[19] => Mult0.IN12
entrada0[19] => sinal_saida.IN0
entrada0[19] => Add1.IN45
entrada0[19] => sinal_saida.IN0
entrada0[19] => ShiftLeft0.IN13
entrada0[19] => ShiftRight0.IN47
entrada0[19] => ShiftRight1.IN13
entrada0[19] => ShiftLeft1.IN47
entrada0[19] => ShiftRight2.IN13
entrada0[19] => LessThan0.IN13
entrada0[19] => Mux12.IN13
entrada0[19] => Mux12.IN14
entrada0[19] => Mux12.IN15
entrada0[20] => sinal_saida.IN0
entrada0[20] => sinal_saida.IN0
entrada0[20] => Add0.IN12
entrada0[20] => Mult0.IN11
entrada0[20] => sinal_saida.IN0
entrada0[20] => Add1.IN44
entrada0[20] => sinal_saida.IN0
entrada0[20] => ShiftLeft0.IN12
entrada0[20] => ShiftRight0.IN46
entrada0[20] => ShiftRight1.IN12
entrada0[20] => ShiftLeft1.IN46
entrada0[20] => ShiftRight2.IN12
entrada0[20] => LessThan0.IN12
entrada0[20] => Mux11.IN13
entrada0[20] => Mux11.IN14
entrada0[20] => Mux11.IN15
entrada0[21] => sinal_saida.IN0
entrada0[21] => sinal_saida.IN0
entrada0[21] => Add0.IN11
entrada0[21] => Mult0.IN10
entrada0[21] => sinal_saida.IN0
entrada0[21] => Add1.IN43
entrada0[21] => sinal_saida.IN0
entrada0[21] => ShiftLeft0.IN11
entrada0[21] => ShiftRight0.IN45
entrada0[21] => ShiftRight1.IN11
entrada0[21] => ShiftLeft1.IN45
entrada0[21] => ShiftRight2.IN11
entrada0[21] => LessThan0.IN11
entrada0[21] => Mux10.IN13
entrada0[21] => Mux10.IN14
entrada0[21] => Mux10.IN15
entrada0[22] => sinal_saida.IN0
entrada0[22] => sinal_saida.IN0
entrada0[22] => Add0.IN10
entrada0[22] => Mult0.IN9
entrada0[22] => sinal_saida.IN0
entrada0[22] => Add1.IN42
entrada0[22] => sinal_saida.IN0
entrada0[22] => ShiftLeft0.IN10
entrada0[22] => ShiftRight0.IN44
entrada0[22] => ShiftRight1.IN10
entrada0[22] => ShiftLeft1.IN44
entrada0[22] => ShiftRight2.IN10
entrada0[22] => LessThan0.IN10
entrada0[22] => Mux9.IN13
entrada0[22] => Mux9.IN14
entrada0[22] => Mux9.IN15
entrada0[23] => sinal_saida.IN0
entrada0[23] => sinal_saida.IN0
entrada0[23] => Add0.IN9
entrada0[23] => Mult0.IN8
entrada0[23] => sinal_saida.IN0
entrada0[23] => Add1.IN41
entrada0[23] => sinal_saida.IN0
entrada0[23] => ShiftLeft0.IN9
entrada0[23] => ShiftRight0.IN43
entrada0[23] => ShiftRight1.IN9
entrada0[23] => ShiftLeft1.IN43
entrada0[23] => ShiftRight2.IN9
entrada0[23] => LessThan0.IN9
entrada0[23] => Mux8.IN13
entrada0[23] => Mux8.IN14
entrada0[23] => Mux8.IN15
entrada0[24] => sinal_saida.IN0
entrada0[24] => sinal_saida.IN0
entrada0[24] => Add0.IN8
entrada0[24] => Mult0.IN7
entrada0[24] => sinal_saida.IN0
entrada0[24] => Add1.IN40
entrada0[24] => sinal_saida.IN0
entrada0[24] => ShiftLeft0.IN8
entrada0[24] => ShiftRight0.IN42
entrada0[24] => ShiftRight1.IN8
entrada0[24] => ShiftLeft1.IN42
entrada0[24] => ShiftRight2.IN8
entrada0[24] => LessThan0.IN8
entrada0[24] => Mux7.IN13
entrada0[24] => Mux7.IN14
entrada0[24] => Mux7.IN15
entrada0[25] => sinal_saida.IN0
entrada0[25] => sinal_saida.IN0
entrada0[25] => Add0.IN7
entrada0[25] => Mult0.IN6
entrada0[25] => sinal_saida.IN0
entrada0[25] => Add1.IN39
entrada0[25] => sinal_saida.IN0
entrada0[25] => ShiftLeft0.IN7
entrada0[25] => ShiftRight0.IN41
entrada0[25] => ShiftRight1.IN7
entrada0[25] => ShiftLeft1.IN41
entrada0[25] => ShiftRight2.IN7
entrada0[25] => LessThan0.IN7
entrada0[25] => Mux6.IN13
entrada0[25] => Mux6.IN14
entrada0[25] => Mux6.IN15
entrada0[26] => sinal_saida.IN0
entrada0[26] => sinal_saida.IN0
entrada0[26] => Add0.IN6
entrada0[26] => Mult0.IN5
entrada0[26] => sinal_saida.IN0
entrada0[26] => Add1.IN38
entrada0[26] => sinal_saida.IN0
entrada0[26] => ShiftLeft0.IN6
entrada0[26] => ShiftRight0.IN40
entrada0[26] => ShiftRight1.IN6
entrada0[26] => ShiftLeft1.IN40
entrada0[26] => ShiftRight2.IN6
entrada0[26] => LessThan0.IN6
entrada0[26] => Mux5.IN13
entrada0[26] => Mux5.IN14
entrada0[26] => Mux5.IN15
entrada0[27] => sinal_saida.IN0
entrada0[27] => sinal_saida.IN0
entrada0[27] => Add0.IN5
entrada0[27] => Mult0.IN4
entrada0[27] => sinal_saida.IN0
entrada0[27] => Add1.IN37
entrada0[27] => sinal_saida.IN0
entrada0[27] => ShiftLeft0.IN5
entrada0[27] => ShiftRight0.IN39
entrada0[27] => ShiftRight1.IN5
entrada0[27] => ShiftLeft1.IN39
entrada0[27] => ShiftRight2.IN5
entrada0[27] => LessThan0.IN5
entrada0[27] => Mux4.IN13
entrada0[27] => Mux4.IN14
entrada0[27] => Mux4.IN15
entrada0[28] => sinal_saida.IN0
entrada0[28] => sinal_saida.IN0
entrada0[28] => Add0.IN4
entrada0[28] => Mult0.IN3
entrada0[28] => sinal_saida.IN0
entrada0[28] => Add1.IN36
entrada0[28] => sinal_saida.IN0
entrada0[28] => ShiftLeft0.IN4
entrada0[28] => ShiftRight0.IN38
entrada0[28] => ShiftRight1.IN4
entrada0[28] => ShiftLeft1.IN38
entrada0[28] => ShiftRight2.IN4
entrada0[28] => LessThan0.IN4
entrada0[28] => Mux3.IN13
entrada0[28] => Mux3.IN14
entrada0[28] => Mux3.IN15
entrada0[29] => sinal_saida.IN0
entrada0[29] => sinal_saida.IN0
entrada0[29] => Add0.IN3
entrada0[29] => Mult0.IN2
entrada0[29] => sinal_saida.IN0
entrada0[29] => Add1.IN35
entrada0[29] => sinal_saida.IN0
entrada0[29] => ShiftLeft0.IN3
entrada0[29] => ShiftRight0.IN37
entrada0[29] => ShiftRight1.IN3
entrada0[29] => ShiftLeft1.IN37
entrada0[29] => ShiftRight2.IN3
entrada0[29] => LessThan0.IN3
entrada0[29] => Mux2.IN13
entrada0[29] => Mux2.IN14
entrada0[29] => Mux2.IN15
entrada0[30] => sinal_saida.IN0
entrada0[30] => sinal_saida.IN0
entrada0[30] => Add0.IN2
entrada0[30] => Mult0.IN1
entrada0[30] => sinal_saida.IN0
entrada0[30] => Add1.IN34
entrada0[30] => sinal_saida.IN0
entrada0[30] => ShiftLeft0.IN2
entrada0[30] => ShiftRight0.IN36
entrada0[30] => ShiftRight1.IN2
entrada0[30] => ShiftLeft1.IN36
entrada0[30] => ShiftRight2.IN2
entrada0[30] => LessThan0.IN2
entrada0[30] => Mux1.IN13
entrada0[30] => Mux1.IN14
entrada0[30] => Mux1.IN15
entrada0[31] => sinal_saida.IN0
entrada0[31] => sinal_saida.IN0
entrada0[31] => Add0.IN1
entrada0[31] => Mult0.IN0
entrada0[31] => sinal_saida.IN0
entrada0[31] => Add1.IN33
entrada0[31] => sinal_saida.IN0
entrada0[31] => ShiftLeft0.IN1
entrada0[31] => ShiftRight0.IN35
entrada0[31] => ShiftRight1.IN1
entrada0[31] => ShiftLeft1.IN35
entrada0[31] => ShiftRight2.IN0
entrada0[31] => ShiftRight2.IN1
entrada0[31] => LessThan0.IN1
entrada0[31] => Mux0.IN13
entrada0[31] => Mux0.IN14
entrada0[31] => Mux0.IN15
entrada1[0] => sinal_saida.IN1
entrada1[0] => sinal_saida.IN1
entrada1[0] => Add0.IN64
entrada1[0] => Mult0.IN63
entrada1[0] => sinal_saida.IN1
entrada1[0] => sinal_saida.IN1
entrada1[0] => ShiftLeft0.IN64
entrada1[0] => ShiftRight1.IN64
entrada1[0] => ShiftRight2.IN63
entrada1[0] => LessThan0.IN64
entrada1[0] => Add2.IN66
entrada1[0] => Add1.IN32
entrada1[1] => sinal_saida.IN1
entrada1[1] => sinal_saida.IN1
entrada1[1] => Add0.IN63
entrada1[1] => Mult0.IN62
entrada1[1] => sinal_saida.IN1
entrada1[1] => sinal_saida.IN1
entrada1[1] => ShiftLeft0.IN63
entrada1[1] => ShiftRight1.IN63
entrada1[1] => ShiftRight2.IN62
entrada1[1] => LessThan0.IN63
entrada1[1] => Add2.IN65
entrada1[1] => Add1.IN31
entrada1[2] => sinal_saida.IN1
entrada1[2] => sinal_saida.IN1
entrada1[2] => Add0.IN62
entrada1[2] => Mult0.IN61
entrada1[2] => sinal_saida.IN1
entrada1[2] => sinal_saida.IN1
entrada1[2] => ShiftLeft0.IN62
entrada1[2] => ShiftRight1.IN62
entrada1[2] => ShiftRight2.IN61
entrada1[2] => LessThan0.IN62
entrada1[2] => Add2.IN64
entrada1[2] => Add1.IN30
entrada1[3] => sinal_saida.IN1
entrada1[3] => sinal_saida.IN1
entrada1[3] => Add0.IN61
entrada1[3] => Mult0.IN60
entrada1[3] => sinal_saida.IN1
entrada1[3] => sinal_saida.IN1
entrada1[3] => ShiftLeft0.IN61
entrada1[3] => ShiftRight1.IN61
entrada1[3] => ShiftRight2.IN60
entrada1[3] => LessThan0.IN61
entrada1[3] => Add2.IN63
entrada1[3] => Add1.IN29
entrada1[4] => sinal_saida.IN1
entrada1[4] => sinal_saida.IN1
entrada1[4] => Add0.IN60
entrada1[4] => Mult0.IN59
entrada1[4] => sinal_saida.IN1
entrada1[4] => sinal_saida.IN1
entrada1[4] => ShiftLeft0.IN60
entrada1[4] => ShiftRight1.IN60
entrada1[4] => ShiftRight2.IN59
entrada1[4] => LessThan0.IN60
entrada1[4] => Add2.IN62
entrada1[4] => Add1.IN28
entrada1[5] => sinal_saida.IN1
entrada1[5] => sinal_saida.IN1
entrada1[5] => Add0.IN59
entrada1[5] => Mult0.IN58
entrada1[5] => sinal_saida.IN1
entrada1[5] => sinal_saida.IN1
entrada1[5] => ShiftLeft0.IN59
entrada1[5] => ShiftRight1.IN59
entrada1[5] => ShiftRight2.IN58
entrada1[5] => LessThan0.IN59
entrada1[5] => Add2.IN61
entrada1[5] => Add1.IN27
entrada1[6] => sinal_saida.IN1
entrada1[6] => sinal_saida.IN1
entrada1[6] => Add0.IN58
entrada1[6] => Mult0.IN57
entrada1[6] => sinal_saida.IN1
entrada1[6] => sinal_saida.IN1
entrada1[6] => ShiftLeft0.IN58
entrada1[6] => ShiftRight1.IN58
entrada1[6] => ShiftRight2.IN57
entrada1[6] => LessThan0.IN58
entrada1[6] => Add2.IN60
entrada1[6] => Add1.IN26
entrada1[7] => sinal_saida.IN1
entrada1[7] => sinal_saida.IN1
entrada1[7] => Add0.IN57
entrada1[7] => Mult0.IN56
entrada1[7] => sinal_saida.IN1
entrada1[7] => sinal_saida.IN1
entrada1[7] => ShiftLeft0.IN57
entrada1[7] => ShiftRight1.IN57
entrada1[7] => ShiftRight2.IN56
entrada1[7] => LessThan0.IN57
entrada1[7] => Add2.IN59
entrada1[7] => Add1.IN25
entrada1[8] => sinal_saida.IN1
entrada1[8] => sinal_saida.IN1
entrada1[8] => Add0.IN56
entrada1[8] => Mult0.IN55
entrada1[8] => sinal_saida.IN1
entrada1[8] => sinal_saida.IN1
entrada1[8] => ShiftLeft0.IN56
entrada1[8] => ShiftRight1.IN56
entrada1[8] => ShiftRight2.IN55
entrada1[8] => LessThan0.IN56
entrada1[8] => Add2.IN58
entrada1[8] => Add1.IN24
entrada1[9] => sinal_saida.IN1
entrada1[9] => sinal_saida.IN1
entrada1[9] => Add0.IN55
entrada1[9] => Mult0.IN54
entrada1[9] => sinal_saida.IN1
entrada1[9] => sinal_saida.IN1
entrada1[9] => ShiftLeft0.IN55
entrada1[9] => ShiftRight1.IN55
entrada1[9] => ShiftRight2.IN54
entrada1[9] => LessThan0.IN55
entrada1[9] => Add2.IN57
entrada1[9] => Add1.IN23
entrada1[10] => sinal_saida.IN1
entrada1[10] => sinal_saida.IN1
entrada1[10] => Add0.IN54
entrada1[10] => Mult0.IN53
entrada1[10] => sinal_saida.IN1
entrada1[10] => sinal_saida.IN1
entrada1[10] => ShiftLeft0.IN54
entrada1[10] => ShiftRight1.IN54
entrada1[10] => ShiftRight2.IN53
entrada1[10] => LessThan0.IN54
entrada1[10] => Add2.IN56
entrada1[10] => Add1.IN22
entrada1[11] => sinal_saida.IN1
entrada1[11] => sinal_saida.IN1
entrada1[11] => Add0.IN53
entrada1[11] => Mult0.IN52
entrada1[11] => sinal_saida.IN1
entrada1[11] => sinal_saida.IN1
entrada1[11] => ShiftLeft0.IN53
entrada1[11] => ShiftRight1.IN53
entrada1[11] => ShiftRight2.IN52
entrada1[11] => LessThan0.IN53
entrada1[11] => Add2.IN55
entrada1[11] => Add1.IN21
entrada1[12] => sinal_saida.IN1
entrada1[12] => sinal_saida.IN1
entrada1[12] => Add0.IN52
entrada1[12] => Mult0.IN51
entrada1[12] => sinal_saida.IN1
entrada1[12] => sinal_saida.IN1
entrada1[12] => ShiftLeft0.IN52
entrada1[12] => ShiftRight1.IN52
entrada1[12] => ShiftRight2.IN51
entrada1[12] => LessThan0.IN52
entrada1[12] => Add2.IN54
entrada1[12] => Add1.IN20
entrada1[13] => sinal_saida.IN1
entrada1[13] => sinal_saida.IN1
entrada1[13] => Add0.IN51
entrada1[13] => Mult0.IN50
entrada1[13] => sinal_saida.IN1
entrada1[13] => sinal_saida.IN1
entrada1[13] => ShiftLeft0.IN51
entrada1[13] => ShiftRight1.IN51
entrada1[13] => ShiftRight2.IN50
entrada1[13] => LessThan0.IN51
entrada1[13] => Add2.IN53
entrada1[13] => Add1.IN19
entrada1[14] => sinal_saida.IN1
entrada1[14] => sinal_saida.IN1
entrada1[14] => Add0.IN50
entrada1[14] => Mult0.IN49
entrada1[14] => sinal_saida.IN1
entrada1[14] => sinal_saida.IN1
entrada1[14] => ShiftLeft0.IN50
entrada1[14] => ShiftRight1.IN50
entrada1[14] => ShiftRight2.IN49
entrada1[14] => LessThan0.IN50
entrada1[14] => Add2.IN52
entrada1[14] => Add1.IN18
entrada1[15] => sinal_saida.IN1
entrada1[15] => sinal_saida.IN1
entrada1[15] => Add0.IN49
entrada1[15] => Mult0.IN48
entrada1[15] => sinal_saida.IN1
entrada1[15] => sinal_saida.IN1
entrada1[15] => ShiftLeft0.IN49
entrada1[15] => ShiftRight1.IN49
entrada1[15] => ShiftRight2.IN48
entrada1[15] => LessThan0.IN49
entrada1[15] => Add2.IN51
entrada1[15] => Add1.IN17
entrada1[16] => sinal_saida.IN1
entrada1[16] => sinal_saida.IN1
entrada1[16] => Add0.IN48
entrada1[16] => Mult0.IN47
entrada1[16] => sinal_saida.IN1
entrada1[16] => sinal_saida.IN1
entrada1[16] => ShiftLeft0.IN48
entrada1[16] => ShiftRight1.IN48
entrada1[16] => ShiftRight2.IN47
entrada1[16] => LessThan0.IN48
entrada1[16] => Add2.IN50
entrada1[16] => Add1.IN16
entrada1[17] => sinal_saida.IN1
entrada1[17] => sinal_saida.IN1
entrada1[17] => Add0.IN47
entrada1[17] => Mult0.IN46
entrada1[17] => sinal_saida.IN1
entrada1[17] => sinal_saida.IN1
entrada1[17] => ShiftLeft0.IN47
entrada1[17] => ShiftRight1.IN47
entrada1[17] => ShiftRight2.IN46
entrada1[17] => LessThan0.IN47
entrada1[17] => Add2.IN49
entrada1[17] => Add1.IN15
entrada1[18] => sinal_saida.IN1
entrada1[18] => sinal_saida.IN1
entrada1[18] => Add0.IN46
entrada1[18] => Mult0.IN45
entrada1[18] => sinal_saida.IN1
entrada1[18] => sinal_saida.IN1
entrada1[18] => ShiftLeft0.IN46
entrada1[18] => ShiftRight1.IN46
entrada1[18] => ShiftRight2.IN45
entrada1[18] => LessThan0.IN46
entrada1[18] => Add2.IN48
entrada1[18] => Add1.IN14
entrada1[19] => sinal_saida.IN1
entrada1[19] => sinal_saida.IN1
entrada1[19] => Add0.IN45
entrada1[19] => Mult0.IN44
entrada1[19] => sinal_saida.IN1
entrada1[19] => sinal_saida.IN1
entrada1[19] => ShiftLeft0.IN45
entrada1[19] => ShiftRight1.IN45
entrada1[19] => ShiftRight2.IN44
entrada1[19] => LessThan0.IN45
entrada1[19] => Add2.IN47
entrada1[19] => Add1.IN13
entrada1[20] => sinal_saida.IN1
entrada1[20] => sinal_saida.IN1
entrada1[20] => Add0.IN44
entrada1[20] => Mult0.IN43
entrada1[20] => sinal_saida.IN1
entrada1[20] => sinal_saida.IN1
entrada1[20] => ShiftLeft0.IN44
entrada1[20] => ShiftRight1.IN44
entrada1[20] => ShiftRight2.IN43
entrada1[20] => LessThan0.IN44
entrada1[20] => Add2.IN46
entrada1[20] => Add1.IN12
entrada1[21] => sinal_saida.IN1
entrada1[21] => sinal_saida.IN1
entrada1[21] => Add0.IN43
entrada1[21] => Mult0.IN42
entrada1[21] => sinal_saida.IN1
entrada1[21] => sinal_saida.IN1
entrada1[21] => ShiftLeft0.IN43
entrada1[21] => ShiftRight1.IN43
entrada1[21] => ShiftRight2.IN42
entrada1[21] => LessThan0.IN43
entrada1[21] => Add2.IN45
entrada1[21] => Add1.IN11
entrada1[22] => sinal_saida.IN1
entrada1[22] => sinal_saida.IN1
entrada1[22] => Add0.IN42
entrada1[22] => Mult0.IN41
entrada1[22] => sinal_saida.IN1
entrada1[22] => sinal_saida.IN1
entrada1[22] => ShiftLeft0.IN42
entrada1[22] => ShiftRight1.IN42
entrada1[22] => ShiftRight2.IN41
entrada1[22] => LessThan0.IN42
entrada1[22] => Add2.IN44
entrada1[22] => Add1.IN10
entrada1[23] => sinal_saida.IN1
entrada1[23] => sinal_saida.IN1
entrada1[23] => Add0.IN41
entrada1[23] => Mult0.IN40
entrada1[23] => sinal_saida.IN1
entrada1[23] => sinal_saida.IN1
entrada1[23] => ShiftLeft0.IN41
entrada1[23] => ShiftRight1.IN41
entrada1[23] => ShiftRight2.IN40
entrada1[23] => LessThan0.IN41
entrada1[23] => Add2.IN43
entrada1[23] => Add1.IN9
entrada1[24] => sinal_saida.IN1
entrada1[24] => sinal_saida.IN1
entrada1[24] => Add0.IN40
entrada1[24] => Mult0.IN39
entrada1[24] => sinal_saida.IN1
entrada1[24] => sinal_saida.IN1
entrada1[24] => ShiftLeft0.IN40
entrada1[24] => ShiftRight1.IN40
entrada1[24] => ShiftRight2.IN39
entrada1[24] => LessThan0.IN40
entrada1[24] => Add2.IN42
entrada1[24] => Add1.IN8
entrada1[25] => sinal_saida.IN1
entrada1[25] => sinal_saida.IN1
entrada1[25] => Add0.IN39
entrada1[25] => Mult0.IN38
entrada1[25] => sinal_saida.IN1
entrada1[25] => sinal_saida.IN1
entrada1[25] => ShiftLeft0.IN39
entrada1[25] => ShiftRight1.IN39
entrada1[25] => ShiftRight2.IN38
entrada1[25] => LessThan0.IN39
entrada1[25] => Add2.IN41
entrada1[25] => Add1.IN7
entrada1[26] => sinal_saida.IN1
entrada1[26] => sinal_saida.IN1
entrada1[26] => Add0.IN38
entrada1[26] => Mult0.IN37
entrada1[26] => sinal_saida.IN1
entrada1[26] => sinal_saida.IN1
entrada1[26] => ShiftLeft0.IN38
entrada1[26] => ShiftRight1.IN38
entrada1[26] => ShiftRight2.IN37
entrada1[26] => LessThan0.IN38
entrada1[26] => Add2.IN40
entrada1[26] => Add1.IN6
entrada1[27] => sinal_saida.IN1
entrada1[27] => sinal_saida.IN1
entrada1[27] => Add0.IN37
entrada1[27] => Mult0.IN36
entrada1[27] => sinal_saida.IN1
entrada1[27] => sinal_saida.IN1
entrada1[27] => ShiftLeft0.IN37
entrada1[27] => ShiftRight1.IN37
entrada1[27] => ShiftRight2.IN36
entrada1[27] => LessThan0.IN37
entrada1[27] => Add2.IN39
entrada1[27] => Add1.IN5
entrada1[28] => sinal_saida.IN1
entrada1[28] => sinal_saida.IN1
entrada1[28] => Add0.IN36
entrada1[28] => Mult0.IN35
entrada1[28] => sinal_saida.IN1
entrada1[28] => sinal_saida.IN1
entrada1[28] => ShiftLeft0.IN36
entrada1[28] => ShiftRight1.IN36
entrada1[28] => ShiftRight2.IN35
entrada1[28] => LessThan0.IN36
entrada1[28] => Add2.IN38
entrada1[28] => Add1.IN4
entrada1[29] => sinal_saida.IN1
entrada1[29] => sinal_saida.IN1
entrada1[29] => Add0.IN35
entrada1[29] => Mult0.IN34
entrada1[29] => sinal_saida.IN1
entrada1[29] => sinal_saida.IN1
entrada1[29] => ShiftLeft0.IN35
entrada1[29] => ShiftRight1.IN35
entrada1[29] => ShiftRight2.IN34
entrada1[29] => LessThan0.IN35
entrada1[29] => Add2.IN37
entrada1[29] => Add1.IN3
entrada1[30] => sinal_saida.IN1
entrada1[30] => sinal_saida.IN1
entrada1[30] => Add0.IN34
entrada1[30] => Mult0.IN33
entrada1[30] => sinal_saida.IN1
entrada1[30] => sinal_saida.IN1
entrada1[30] => ShiftLeft0.IN34
entrada1[30] => ShiftRight1.IN34
entrada1[30] => ShiftRight2.IN33
entrada1[30] => LessThan0.IN34
entrada1[30] => Add2.IN36
entrada1[30] => Add1.IN2
entrada1[31] => sinal_saida.IN1
entrada1[31] => sinal_saida.IN1
entrada1[31] => Add0.IN33
entrada1[31] => Mult0.IN32
entrada1[31] => sinal_saida.IN1
entrada1[31] => sinal_saida.IN1
entrada1[31] => ShiftLeft0.IN33
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => ShiftRight1.IN33
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => sinal_saida.OUTPUTSELECT
entrada1[31] => LessThan0.IN33
entrada1[31] => Add2.IN34
entrada1[31] => Add2.IN35
entrada1[31] => Add1.IN1
entrada1[31] => Add2.IN69
operacao[0] => Mux0.IN19
operacao[0] => Mux1.IN19
operacao[0] => Mux2.IN19
operacao[0] => Mux3.IN19
operacao[0] => Mux4.IN19
operacao[0] => Mux5.IN19
operacao[0] => Mux6.IN19
operacao[0] => Mux7.IN19
operacao[0] => Mux8.IN19
operacao[0] => Mux9.IN19
operacao[0] => Mux10.IN19
operacao[0] => Mux11.IN19
operacao[0] => Mux12.IN19
operacao[0] => Mux13.IN19
operacao[0] => Mux14.IN19
operacao[0] => Mux15.IN19
operacao[0] => Mux16.IN19
operacao[0] => Mux17.IN19
operacao[0] => Mux18.IN19
operacao[0] => Mux19.IN19
operacao[0] => Mux20.IN19
operacao[0] => Mux21.IN19
operacao[0] => Mux22.IN19
operacao[0] => Mux23.IN19
operacao[0] => Mux24.IN19
operacao[0] => Mux25.IN19
operacao[0] => Mux26.IN19
operacao[0] => Mux27.IN19
operacao[0] => Mux28.IN19
operacao[0] => Mux29.IN19
operacao[0] => Mux30.IN19
operacao[0] => Mux31.IN19
operacao[1] => Mux0.IN18
operacao[1] => Mux1.IN18
operacao[1] => Mux2.IN18
operacao[1] => Mux3.IN18
operacao[1] => Mux4.IN18
operacao[1] => Mux5.IN18
operacao[1] => Mux6.IN18
operacao[1] => Mux7.IN18
operacao[1] => Mux8.IN18
operacao[1] => Mux9.IN18
operacao[1] => Mux10.IN18
operacao[1] => Mux11.IN18
operacao[1] => Mux12.IN18
operacao[1] => Mux13.IN18
operacao[1] => Mux14.IN18
operacao[1] => Mux15.IN18
operacao[1] => Mux16.IN18
operacao[1] => Mux17.IN18
operacao[1] => Mux18.IN18
operacao[1] => Mux19.IN18
operacao[1] => Mux20.IN18
operacao[1] => Mux21.IN18
operacao[1] => Mux22.IN18
operacao[1] => Mux23.IN18
operacao[1] => Mux24.IN18
operacao[1] => Mux25.IN18
operacao[1] => Mux26.IN18
operacao[1] => Mux27.IN18
operacao[1] => Mux28.IN18
operacao[1] => Mux29.IN18
operacao[1] => Mux30.IN18
operacao[1] => Mux31.IN18
operacao[2] => Mux0.IN17
operacao[2] => Mux1.IN17
operacao[2] => Mux2.IN17
operacao[2] => Mux3.IN17
operacao[2] => Mux4.IN17
operacao[2] => Mux5.IN17
operacao[2] => Mux6.IN17
operacao[2] => Mux7.IN17
operacao[2] => Mux8.IN17
operacao[2] => Mux9.IN17
operacao[2] => Mux10.IN17
operacao[2] => Mux11.IN17
operacao[2] => Mux12.IN17
operacao[2] => Mux13.IN17
operacao[2] => Mux14.IN17
operacao[2] => Mux15.IN17
operacao[2] => Mux16.IN17
operacao[2] => Mux17.IN17
operacao[2] => Mux18.IN17
operacao[2] => Mux19.IN17
operacao[2] => Mux20.IN17
operacao[2] => Mux21.IN17
operacao[2] => Mux22.IN17
operacao[2] => Mux23.IN17
operacao[2] => Mux24.IN17
operacao[2] => Mux25.IN17
operacao[2] => Mux26.IN17
operacao[2] => Mux27.IN17
operacao[2] => Mux28.IN17
operacao[2] => Mux29.IN17
operacao[2] => Mux30.IN17
operacao[2] => Mux31.IN17
operacao[3] => Mux0.IN16
operacao[3] => Mux1.IN16
operacao[3] => Mux2.IN16
operacao[3] => Mux3.IN16
operacao[3] => Mux4.IN16
operacao[3] => Mux5.IN16
operacao[3] => Mux6.IN16
operacao[3] => Mux7.IN16
operacao[3] => Mux8.IN16
operacao[3] => Mux9.IN16
operacao[3] => Mux10.IN16
operacao[3] => Mux11.IN16
operacao[3] => Mux12.IN16
operacao[3] => Mux13.IN16
operacao[3] => Mux14.IN16
operacao[3] => Mux15.IN16
operacao[3] => Mux16.IN16
operacao[3] => Mux17.IN16
operacao[3] => Mux18.IN16
operacao[3] => Mux19.IN16
operacao[3] => Mux20.IN16
operacao[3] => Mux21.IN16
operacao[3] => Mux22.IN16
operacao[3] => Mux23.IN16
operacao[3] => Mux24.IN16
operacao[3] => Mux25.IN16
operacao[3] => Mux26.IN16
operacao[3] => Mux27.IN16
operacao[3] => Mux28.IN16
operacao[3] => Mux29.IN16
operacao[3] => Mux30.IN16
operacao[3] => Mux31.IN16
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
saida[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|mux_2x1:mux2
entrada1[0] => saida.DATAB
entrada1[1] => saida.DATAB
entrada1[2] => saida.DATAB
entrada1[3] => saida.DATAB
entrada1[4] => saida.DATAB
entrada2[0] => saida.DATAA
entrada2[1] => saida.DATAA
entrada2[2] => saida.DATAA
entrada2[3] => saida.DATAA
entrada2[4] => saida.DATAA
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE


|MIPS|flipflop:PIPE3
clk => Temp[0].CLK
clk => Temp[1].CLK
clk => Temp[2].CLK
clk => Temp[3].CLK
clk => Temp[4].CLK
clk => Temp[5].CLK
clk => Temp[6].CLK
clk => Temp[7].CLK
clk => Temp[8].CLK
clk => Temp[9].CLK
clk => Temp[10].CLK
clk => Temp[11].CLK
clk => Temp[12].CLK
clk => Temp[13].CLK
clk => Temp[14].CLK
clk => Temp[15].CLK
clk => Temp[16].CLK
clk => Temp[17].CLK
clk => Temp[18].CLK
clk => Temp[19].CLK
clk => Temp[20].CLK
clk => Temp[21].CLK
clk => Temp[22].CLK
clk => Temp[23].CLK
clk => Temp[24].CLK
clk => Temp[25].CLK
clk => Temp[26].CLK
clk => Temp[27].CLK
clk => Temp[28].CLK
clk => Temp[29].CLK
clk => Temp[30].CLK
clk => Temp[31].CLK
clk => Temp[32].CLK
clk => Temp[33].CLK
clk => Temp[34].CLK
clk => Temp[35].CLK
clk => Temp[36].CLK
clk => Temp[37].CLK
clk => Temp[38].CLK
clk => Temp[39].CLK
clk => Temp[40].CLK
clk => Temp[41].CLK
clk => Temp[42].CLK
clk => Temp[43].CLK
clk => Temp[44].CLK
clk => Temp[45].CLK
clk => Temp[46].CLK
clk => Temp[47].CLK
clk => Temp[48].CLK
clk => Temp[49].CLK
clk => Temp[50].CLK
clk => Temp[51].CLK
clk => Temp[52].CLK
clk => Temp[53].CLK
clk => Temp[54].CLK
clk => Temp[55].CLK
clk => Temp[56].CLK
clk => Temp[57].CLK
clk => Temp[58].CLK
clk => Temp[59].CLK
clk => Temp[60].CLK
clk => Temp[61].CLK
clk => Temp[62].CLK
clk => Temp[63].CLK
clk => Temp[64].CLK
clk => Temp[65].CLK
clk => Temp[66].CLK
clk => Temp[67].CLK
clk => Temp[68].CLK
clk => Temp[69].CLK
clk => Temp[70].CLK
clk => Temp[71].CLK
clk => Temp[72].CLK
clk => Temp[73].CLK
clk => Temp[74].CLK
clk => Temp[75].CLK
clk => Temp[76].CLK
clk => Temp[77].CLK
clk => Temp[78].CLK
clk => Temp[79].CLK
clk => Temp[80].CLK
clk => Temp[81].CLK
clk => Temp[82].CLK
clk => Temp[83].CLK
clk => Temp[84].CLK
clk => Temp[85].CLK
clk => Temp[86].CLK
clk => Temp[87].CLK
clk => Temp[88].CLK
clk => Temp[89].CLK
clk => Temp[90].CLK
clk => Temp[91].CLK
clk => Temp[92].CLK
clk => Temp[93].CLK
clk => Temp[94].CLK
clk => Temp[95].CLK
clk => Temp[96].CLK
clk => Temp[97].CLK
clk => Temp[98].CLK
clk => Temp[99].CLK
clk => Temp[100].CLK
clk => Temp[101].CLK
clk => Temp[102].CLK
clk => Temp[103].CLK
clk => Temp[104].CLK
clk => Temp[105].CLK
clk => Temp[106].CLK
rst => Temp[0].ACLR
rst => Temp[1].ACLR
rst => Temp[2].ACLR
rst => Temp[3].ACLR
rst => Temp[4].ACLR
rst => Temp[5].ACLR
rst => Temp[6].ACLR
rst => Temp[7].ACLR
rst => Temp[8].ACLR
rst => Temp[9].ACLR
rst => Temp[10].ACLR
rst => Temp[11].ACLR
rst => Temp[12].ACLR
rst => Temp[13].ACLR
rst => Temp[14].ACLR
rst => Temp[15].ACLR
rst => Temp[16].ACLR
rst => Temp[17].ACLR
rst => Temp[18].ACLR
rst => Temp[19].ACLR
rst => Temp[20].ACLR
rst => Temp[21].ACLR
rst => Temp[22].ACLR
rst => Temp[23].ACLR
rst => Temp[24].ACLR
rst => Temp[25].ACLR
rst => Temp[26].ACLR
rst => Temp[27].ACLR
rst => Temp[28].ACLR
rst => Temp[29].ACLR
rst => Temp[30].ACLR
rst => Temp[31].ACLR
rst => Temp[32].ACLR
rst => Temp[33].ACLR
rst => Temp[34].ACLR
rst => Temp[35].ACLR
rst => Temp[36].ACLR
rst => Temp[37].ACLR
rst => Temp[38].ACLR
rst => Temp[39].ACLR
rst => Temp[40].ACLR
rst => Temp[41].ACLR
rst => Temp[42].ACLR
rst => Temp[43].ACLR
rst => Temp[44].ACLR
rst => Temp[45].ACLR
rst => Temp[46].ACLR
rst => Temp[47].ACLR
rst => Temp[48].ACLR
rst => Temp[49].ACLR
rst => Temp[50].ACLR
rst => Temp[51].ACLR
rst => Temp[52].ACLR
rst => Temp[53].ACLR
rst => Temp[54].ACLR
rst => Temp[55].ACLR
rst => Temp[56].ACLR
rst => Temp[57].ACLR
rst => Temp[58].ACLR
rst => Temp[59].ACLR
rst => Temp[60].ACLR
rst => Temp[61].ACLR
rst => Temp[62].ACLR
rst => Temp[63].ACLR
rst => Temp[64].ACLR
rst => Temp[65].ACLR
rst => Temp[66].ACLR
rst => Temp[67].ACLR
rst => Temp[68].ACLR
rst => Temp[69].ACLR
rst => Temp[70].ACLR
rst => Temp[71].ACLR
rst => Temp[72].ACLR
rst => Temp[73].ACLR
rst => Temp[74].ACLR
rst => Temp[75].ACLR
rst => Temp[76].ACLR
rst => Temp[77].ACLR
rst => Temp[78].ACLR
rst => Temp[79].ACLR
rst => Temp[80].ACLR
rst => Temp[81].ACLR
rst => Temp[82].ACLR
rst => Temp[83].ACLR
rst => Temp[84].ACLR
rst => Temp[85].ACLR
rst => Temp[86].ACLR
rst => Temp[87].ACLR
rst => Temp[88].ACLR
rst => Temp[89].ACLR
rst => Temp[90].ACLR
rst => Temp[91].ACLR
rst => Temp[92].ACLR
rst => Temp[93].ACLR
rst => Temp[94].ACLR
rst => Temp[95].ACLR
rst => Temp[96].ACLR
rst => Temp[97].ACLR
rst => Temp[98].ACLR
rst => Temp[99].ACLR
rst => Temp[100].ACLR
rst => Temp[101].ACLR
rst => Temp[102].ACLR
rst => Temp[103].ACLR
rst => Temp[104].ACLR
rst => Temp[105].ACLR
rst => Temp[106].ACLR
D[0] => Temp[0].DATAIN
D[1] => Temp[1].DATAIN
D[2] => Temp[2].DATAIN
D[3] => Temp[3].DATAIN
D[4] => Temp[4].DATAIN
D[5] => Temp[5].DATAIN
D[6] => Temp[6].DATAIN
D[7] => Temp[7].DATAIN
D[8] => Temp[8].DATAIN
D[9] => Temp[9].DATAIN
D[10] => Temp[10].DATAIN
D[11] => Temp[11].DATAIN
D[12] => Temp[12].DATAIN
D[13] => Temp[13].DATAIN
D[14] => Temp[14].DATAIN
D[15] => Temp[15].DATAIN
D[16] => Temp[16].DATAIN
D[17] => Temp[17].DATAIN
D[18] => Temp[18].DATAIN
D[19] => Temp[19].DATAIN
D[20] => Temp[20].DATAIN
D[21] => Temp[21].DATAIN
D[22] => Temp[22].DATAIN
D[23] => Temp[23].DATAIN
D[24] => Temp[24].DATAIN
D[25] => Temp[25].DATAIN
D[26] => Temp[26].DATAIN
D[27] => Temp[27].DATAIN
D[28] => Temp[28].DATAIN
D[29] => Temp[29].DATAIN
D[30] => Temp[30].DATAIN
D[31] => Temp[31].DATAIN
D[32] => Temp[32].DATAIN
D[33] => Temp[33].DATAIN
D[34] => Temp[34].DATAIN
D[35] => Temp[35].DATAIN
D[36] => Temp[36].DATAIN
D[37] => Temp[37].DATAIN
D[38] => Temp[38].DATAIN
D[39] => Temp[39].DATAIN
D[40] => Temp[40].DATAIN
D[41] => Temp[41].DATAIN
D[42] => Temp[42].DATAIN
D[43] => Temp[43].DATAIN
D[44] => Temp[44].DATAIN
D[45] => Temp[45].DATAIN
D[46] => Temp[46].DATAIN
D[47] => Temp[47].DATAIN
D[48] => Temp[48].DATAIN
D[49] => Temp[49].DATAIN
D[50] => Temp[50].DATAIN
D[51] => Temp[51].DATAIN
D[52] => Temp[52].DATAIN
D[53] => Temp[53].DATAIN
D[54] => Temp[54].DATAIN
D[55] => Temp[55].DATAIN
D[56] => Temp[56].DATAIN
D[57] => Temp[57].DATAIN
D[58] => Temp[58].DATAIN
D[59] => Temp[59].DATAIN
D[60] => Temp[60].DATAIN
D[61] => Temp[61].DATAIN
D[62] => Temp[62].DATAIN
D[63] => Temp[63].DATAIN
D[64] => Temp[64].DATAIN
D[65] => Temp[65].DATAIN
D[66] => Temp[66].DATAIN
D[67] => Temp[67].DATAIN
D[68] => Temp[68].DATAIN
D[69] => Temp[69].DATAIN
D[70] => Temp[70].DATAIN
D[71] => Temp[71].DATAIN
D[72] => Temp[72].DATAIN
D[73] => Temp[73].DATAIN
D[74] => Temp[74].DATAIN
D[75] => Temp[75].DATAIN
D[76] => Temp[76].DATAIN
D[77] => Temp[77].DATAIN
D[78] => Temp[78].DATAIN
D[79] => Temp[79].DATAIN
D[80] => Temp[80].DATAIN
D[81] => Temp[81].DATAIN
D[82] => Temp[82].DATAIN
D[83] => Temp[83].DATAIN
D[84] => Temp[84].DATAIN
D[85] => Temp[85].DATAIN
D[86] => Temp[86].DATAIN
D[87] => Temp[87].DATAIN
D[88] => Temp[88].DATAIN
D[89] => Temp[89].DATAIN
D[90] => Temp[90].DATAIN
D[91] => Temp[91].DATAIN
D[92] => Temp[92].DATAIN
D[93] => Temp[93].DATAIN
D[94] => Temp[94].DATAIN
D[95] => Temp[95].DATAIN
D[96] => Temp[96].DATAIN
D[97] => Temp[97].DATAIN
D[98] => Temp[98].DATAIN
D[99] => Temp[99].DATAIN
D[100] => Temp[100].DATAIN
D[101] => Temp[101].DATAIN
D[102] => Temp[102].DATAIN
D[103] => Temp[103].DATAIN
D[104] => Temp[104].DATAIN
D[105] => Temp[105].DATAIN
D[106] => Temp[106].DATAIN
Q[0] <= Temp[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Temp[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Temp[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Temp[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Temp[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Temp[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Temp[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Temp[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Temp[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Temp[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Temp[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Temp[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Temp[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Temp[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Temp[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Temp[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Temp[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Temp[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Temp[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Temp[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Temp[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Temp[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Temp[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Temp[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Temp[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Temp[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Temp[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Temp[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Temp[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Temp[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Temp[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Temp[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Temp[32].DB_MAX_OUTPUT_PORT_TYPE
Q[33] <= Temp[33].DB_MAX_OUTPUT_PORT_TYPE
Q[34] <= Temp[34].DB_MAX_OUTPUT_PORT_TYPE
Q[35] <= Temp[35].DB_MAX_OUTPUT_PORT_TYPE
Q[36] <= Temp[36].DB_MAX_OUTPUT_PORT_TYPE
Q[37] <= Temp[37].DB_MAX_OUTPUT_PORT_TYPE
Q[38] <= Temp[38].DB_MAX_OUTPUT_PORT_TYPE
Q[39] <= Temp[39].DB_MAX_OUTPUT_PORT_TYPE
Q[40] <= Temp[40].DB_MAX_OUTPUT_PORT_TYPE
Q[41] <= Temp[41].DB_MAX_OUTPUT_PORT_TYPE
Q[42] <= Temp[42].DB_MAX_OUTPUT_PORT_TYPE
Q[43] <= Temp[43].DB_MAX_OUTPUT_PORT_TYPE
Q[44] <= Temp[44].DB_MAX_OUTPUT_PORT_TYPE
Q[45] <= Temp[45].DB_MAX_OUTPUT_PORT_TYPE
Q[46] <= Temp[46].DB_MAX_OUTPUT_PORT_TYPE
Q[47] <= Temp[47].DB_MAX_OUTPUT_PORT_TYPE
Q[48] <= Temp[48].DB_MAX_OUTPUT_PORT_TYPE
Q[49] <= Temp[49].DB_MAX_OUTPUT_PORT_TYPE
Q[50] <= Temp[50].DB_MAX_OUTPUT_PORT_TYPE
Q[51] <= Temp[51].DB_MAX_OUTPUT_PORT_TYPE
Q[52] <= Temp[52].DB_MAX_OUTPUT_PORT_TYPE
Q[53] <= Temp[53].DB_MAX_OUTPUT_PORT_TYPE
Q[54] <= Temp[54].DB_MAX_OUTPUT_PORT_TYPE
Q[55] <= Temp[55].DB_MAX_OUTPUT_PORT_TYPE
Q[56] <= Temp[56].DB_MAX_OUTPUT_PORT_TYPE
Q[57] <= Temp[57].DB_MAX_OUTPUT_PORT_TYPE
Q[58] <= Temp[58].DB_MAX_OUTPUT_PORT_TYPE
Q[59] <= Temp[59].DB_MAX_OUTPUT_PORT_TYPE
Q[60] <= Temp[60].DB_MAX_OUTPUT_PORT_TYPE
Q[61] <= Temp[61].DB_MAX_OUTPUT_PORT_TYPE
Q[62] <= Temp[62].DB_MAX_OUTPUT_PORT_TYPE
Q[63] <= Temp[63].DB_MAX_OUTPUT_PORT_TYPE
Q[64] <= Temp[64].DB_MAX_OUTPUT_PORT_TYPE
Q[65] <= Temp[65].DB_MAX_OUTPUT_PORT_TYPE
Q[66] <= Temp[66].DB_MAX_OUTPUT_PORT_TYPE
Q[67] <= Temp[67].DB_MAX_OUTPUT_PORT_TYPE
Q[68] <= Temp[68].DB_MAX_OUTPUT_PORT_TYPE
Q[69] <= Temp[69].DB_MAX_OUTPUT_PORT_TYPE
Q[70] <= Temp[70].DB_MAX_OUTPUT_PORT_TYPE
Q[71] <= Temp[71].DB_MAX_OUTPUT_PORT_TYPE
Q[72] <= Temp[72].DB_MAX_OUTPUT_PORT_TYPE
Q[73] <= Temp[73].DB_MAX_OUTPUT_PORT_TYPE
Q[74] <= Temp[74].DB_MAX_OUTPUT_PORT_TYPE
Q[75] <= Temp[75].DB_MAX_OUTPUT_PORT_TYPE
Q[76] <= Temp[76].DB_MAX_OUTPUT_PORT_TYPE
Q[77] <= Temp[77].DB_MAX_OUTPUT_PORT_TYPE
Q[78] <= Temp[78].DB_MAX_OUTPUT_PORT_TYPE
Q[79] <= Temp[79].DB_MAX_OUTPUT_PORT_TYPE
Q[80] <= Temp[80].DB_MAX_OUTPUT_PORT_TYPE
Q[81] <= Temp[81].DB_MAX_OUTPUT_PORT_TYPE
Q[82] <= Temp[82].DB_MAX_OUTPUT_PORT_TYPE
Q[83] <= Temp[83].DB_MAX_OUTPUT_PORT_TYPE
Q[84] <= Temp[84].DB_MAX_OUTPUT_PORT_TYPE
Q[85] <= Temp[85].DB_MAX_OUTPUT_PORT_TYPE
Q[86] <= Temp[86].DB_MAX_OUTPUT_PORT_TYPE
Q[87] <= Temp[87].DB_MAX_OUTPUT_PORT_TYPE
Q[88] <= Temp[88].DB_MAX_OUTPUT_PORT_TYPE
Q[89] <= Temp[89].DB_MAX_OUTPUT_PORT_TYPE
Q[90] <= Temp[90].DB_MAX_OUTPUT_PORT_TYPE
Q[91] <= Temp[91].DB_MAX_OUTPUT_PORT_TYPE
Q[92] <= Temp[92].DB_MAX_OUTPUT_PORT_TYPE
Q[93] <= Temp[93].DB_MAX_OUTPUT_PORT_TYPE
Q[94] <= Temp[94].DB_MAX_OUTPUT_PORT_TYPE
Q[95] <= Temp[95].DB_MAX_OUTPUT_PORT_TYPE
Q[96] <= Temp[96].DB_MAX_OUTPUT_PORT_TYPE
Q[97] <= Temp[97].DB_MAX_OUTPUT_PORT_TYPE
Q[98] <= Temp[98].DB_MAX_OUTPUT_PORT_TYPE
Q[99] <= Temp[99].DB_MAX_OUTPUT_PORT_TYPE
Q[100] <= Temp[100].DB_MAX_OUTPUT_PORT_TYPE
Q[101] <= Temp[101].DB_MAX_OUTPUT_PORT_TYPE
Q[102] <= Temp[102].DB_MAX_OUTPUT_PORT_TYPE
Q[103] <= Temp[103].DB_MAX_OUTPUT_PORT_TYPE
Q[104] <= Temp[104].DB_MAX_OUTPUT_PORT_TYPE
Q[105] <= Temp[105].DB_MAX_OUTPUT_PORT_TYPE
Q[106] <= Temp[106].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|memData:MEMORIADADOS
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|MIPS|memData:MEMORIADADOS|altsyncram:altsyncram_component
wren_a => altsyncram_74d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_74d1:auto_generated.data_a[0]
data_a[1] => altsyncram_74d1:auto_generated.data_a[1]
data_a[2] => altsyncram_74d1:auto_generated.data_a[2]
data_a[3] => altsyncram_74d1:auto_generated.data_a[3]
data_a[4] => altsyncram_74d1:auto_generated.data_a[4]
data_a[5] => altsyncram_74d1:auto_generated.data_a[5]
data_a[6] => altsyncram_74d1:auto_generated.data_a[6]
data_a[7] => altsyncram_74d1:auto_generated.data_a[7]
data_a[8] => altsyncram_74d1:auto_generated.data_a[8]
data_a[9] => altsyncram_74d1:auto_generated.data_a[9]
data_a[10] => altsyncram_74d1:auto_generated.data_a[10]
data_a[11] => altsyncram_74d1:auto_generated.data_a[11]
data_a[12] => altsyncram_74d1:auto_generated.data_a[12]
data_a[13] => altsyncram_74d1:auto_generated.data_a[13]
data_a[14] => altsyncram_74d1:auto_generated.data_a[14]
data_a[15] => altsyncram_74d1:auto_generated.data_a[15]
data_a[16] => altsyncram_74d1:auto_generated.data_a[16]
data_a[17] => altsyncram_74d1:auto_generated.data_a[17]
data_a[18] => altsyncram_74d1:auto_generated.data_a[18]
data_a[19] => altsyncram_74d1:auto_generated.data_a[19]
data_a[20] => altsyncram_74d1:auto_generated.data_a[20]
data_a[21] => altsyncram_74d1:auto_generated.data_a[21]
data_a[22] => altsyncram_74d1:auto_generated.data_a[22]
data_a[23] => altsyncram_74d1:auto_generated.data_a[23]
data_a[24] => altsyncram_74d1:auto_generated.data_a[24]
data_a[25] => altsyncram_74d1:auto_generated.data_a[25]
data_a[26] => altsyncram_74d1:auto_generated.data_a[26]
data_a[27] => altsyncram_74d1:auto_generated.data_a[27]
data_a[28] => altsyncram_74d1:auto_generated.data_a[28]
data_a[29] => altsyncram_74d1:auto_generated.data_a[29]
data_a[30] => altsyncram_74d1:auto_generated.data_a[30]
data_a[31] => altsyncram_74d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_74d1:auto_generated.address_a[0]
address_a[1] => altsyncram_74d1:auto_generated.address_a[1]
address_a[2] => altsyncram_74d1:auto_generated.address_a[2]
address_a[3] => altsyncram_74d1:auto_generated.address_a[3]
address_a[4] => altsyncram_74d1:auto_generated.address_a[4]
address_a[5] => altsyncram_74d1:auto_generated.address_a[5]
address_a[6] => altsyncram_74d1:auto_generated.address_a[6]
address_a[7] => altsyncram_74d1:auto_generated.address_a[7]
address_a[8] => altsyncram_74d1:auto_generated.address_a[8]
address_a[9] => altsyncram_74d1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_74d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_74d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_74d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_74d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_74d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_74d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_74d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_74d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_74d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_74d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_74d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_74d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_74d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_74d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_74d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_74d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_74d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_74d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_74d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_74d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_74d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_74d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_74d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_74d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_74d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_74d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_74d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_74d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_74d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_74d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_74d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_74d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_74d1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS|memData:MEMORIADADOS|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|MIPS|flipflop:PIPE4
clk => Temp[0].CLK
clk => Temp[1].CLK
clk => Temp[2].CLK
clk => Temp[3].CLK
clk => Temp[4].CLK
clk => Temp[5].CLK
clk => Temp[6].CLK
clk => Temp[7].CLK
clk => Temp[8].CLK
clk => Temp[9].CLK
clk => Temp[10].CLK
clk => Temp[11].CLK
clk => Temp[12].CLK
clk => Temp[13].CLK
clk => Temp[14].CLK
clk => Temp[15].CLK
clk => Temp[16].CLK
clk => Temp[17].CLK
clk => Temp[18].CLK
clk => Temp[19].CLK
clk => Temp[20].CLK
clk => Temp[21].CLK
clk => Temp[22].CLK
clk => Temp[23].CLK
clk => Temp[24].CLK
clk => Temp[25].CLK
clk => Temp[26].CLK
clk => Temp[27].CLK
clk => Temp[28].CLK
clk => Temp[29].CLK
clk => Temp[30].CLK
clk => Temp[31].CLK
clk => Temp[32].CLK
clk => Temp[33].CLK
clk => Temp[34].CLK
clk => Temp[35].CLK
clk => Temp[36].CLK
clk => Temp[37].CLK
clk => Temp[38].CLK
clk => Temp[39].CLK
clk => Temp[40].CLK
clk => Temp[41].CLK
clk => Temp[42].CLK
clk => Temp[43].CLK
clk => Temp[44].CLK
clk => Temp[45].CLK
clk => Temp[46].CLK
clk => Temp[47].CLK
clk => Temp[48].CLK
clk => Temp[49].CLK
clk => Temp[50].CLK
clk => Temp[51].CLK
clk => Temp[52].CLK
clk => Temp[53].CLK
clk => Temp[54].CLK
clk => Temp[55].CLK
clk => Temp[56].CLK
clk => Temp[57].CLK
clk => Temp[58].CLK
clk => Temp[59].CLK
clk => Temp[60].CLK
clk => Temp[61].CLK
clk => Temp[62].CLK
clk => Temp[63].CLK
clk => Temp[64].CLK
clk => Temp[65].CLK
clk => Temp[66].CLK
clk => Temp[67].CLK
clk => Temp[68].CLK
clk => Temp[69].CLK
clk => Temp[70].CLK
rst => Temp[0].ACLR
rst => Temp[1].ACLR
rst => Temp[2].ACLR
rst => Temp[3].ACLR
rst => Temp[4].ACLR
rst => Temp[5].ACLR
rst => Temp[6].ACLR
rst => Temp[7].ACLR
rst => Temp[8].ACLR
rst => Temp[9].ACLR
rst => Temp[10].ACLR
rst => Temp[11].ACLR
rst => Temp[12].ACLR
rst => Temp[13].ACLR
rst => Temp[14].ACLR
rst => Temp[15].ACLR
rst => Temp[16].ACLR
rst => Temp[17].ACLR
rst => Temp[18].ACLR
rst => Temp[19].ACLR
rst => Temp[20].ACLR
rst => Temp[21].ACLR
rst => Temp[22].ACLR
rst => Temp[23].ACLR
rst => Temp[24].ACLR
rst => Temp[25].ACLR
rst => Temp[26].ACLR
rst => Temp[27].ACLR
rst => Temp[28].ACLR
rst => Temp[29].ACLR
rst => Temp[30].ACLR
rst => Temp[31].ACLR
rst => Temp[32].ACLR
rst => Temp[33].ACLR
rst => Temp[34].ACLR
rst => Temp[35].ACLR
rst => Temp[36].ACLR
rst => Temp[37].ACLR
rst => Temp[38].ACLR
rst => Temp[39].ACLR
rst => Temp[40].ACLR
rst => Temp[41].ACLR
rst => Temp[42].ACLR
rst => Temp[43].ACLR
rst => Temp[44].ACLR
rst => Temp[45].ACLR
rst => Temp[46].ACLR
rst => Temp[47].ACLR
rst => Temp[48].ACLR
rst => Temp[49].ACLR
rst => Temp[50].ACLR
rst => Temp[51].ACLR
rst => Temp[52].ACLR
rst => Temp[53].ACLR
rst => Temp[54].ACLR
rst => Temp[55].ACLR
rst => Temp[56].ACLR
rst => Temp[57].ACLR
rst => Temp[58].ACLR
rst => Temp[59].ACLR
rst => Temp[60].ACLR
rst => Temp[61].ACLR
rst => Temp[62].ACLR
rst => Temp[63].ACLR
rst => Temp[64].ACLR
rst => Temp[65].ACLR
rst => Temp[66].ACLR
rst => Temp[67].ACLR
rst => Temp[68].ACLR
rst => Temp[69].ACLR
rst => Temp[70].ACLR
D[0] => Temp[0].DATAIN
D[1] => Temp[1].DATAIN
D[2] => Temp[2].DATAIN
D[3] => Temp[3].DATAIN
D[4] => Temp[4].DATAIN
D[5] => Temp[5].DATAIN
D[6] => Temp[6].DATAIN
D[7] => Temp[7].DATAIN
D[8] => Temp[8].DATAIN
D[9] => Temp[9].DATAIN
D[10] => Temp[10].DATAIN
D[11] => Temp[11].DATAIN
D[12] => Temp[12].DATAIN
D[13] => Temp[13].DATAIN
D[14] => Temp[14].DATAIN
D[15] => Temp[15].DATAIN
D[16] => Temp[16].DATAIN
D[17] => Temp[17].DATAIN
D[18] => Temp[18].DATAIN
D[19] => Temp[19].DATAIN
D[20] => Temp[20].DATAIN
D[21] => Temp[21].DATAIN
D[22] => Temp[22].DATAIN
D[23] => Temp[23].DATAIN
D[24] => Temp[24].DATAIN
D[25] => Temp[25].DATAIN
D[26] => Temp[26].DATAIN
D[27] => Temp[27].DATAIN
D[28] => Temp[28].DATAIN
D[29] => Temp[29].DATAIN
D[30] => Temp[30].DATAIN
D[31] => Temp[31].DATAIN
D[32] => Temp[32].DATAIN
D[33] => Temp[33].DATAIN
D[34] => Temp[34].DATAIN
D[35] => Temp[35].DATAIN
D[36] => Temp[36].DATAIN
D[37] => Temp[37].DATAIN
D[38] => Temp[38].DATAIN
D[39] => Temp[39].DATAIN
D[40] => Temp[40].DATAIN
D[41] => Temp[41].DATAIN
D[42] => Temp[42].DATAIN
D[43] => Temp[43].DATAIN
D[44] => Temp[44].DATAIN
D[45] => Temp[45].DATAIN
D[46] => Temp[46].DATAIN
D[47] => Temp[47].DATAIN
D[48] => Temp[48].DATAIN
D[49] => Temp[49].DATAIN
D[50] => Temp[50].DATAIN
D[51] => Temp[51].DATAIN
D[52] => Temp[52].DATAIN
D[53] => Temp[53].DATAIN
D[54] => Temp[54].DATAIN
D[55] => Temp[55].DATAIN
D[56] => Temp[56].DATAIN
D[57] => Temp[57].DATAIN
D[58] => Temp[58].DATAIN
D[59] => Temp[59].DATAIN
D[60] => Temp[60].DATAIN
D[61] => Temp[61].DATAIN
D[62] => Temp[62].DATAIN
D[63] => Temp[63].DATAIN
D[64] => Temp[64].DATAIN
D[65] => Temp[65].DATAIN
D[66] => Temp[66].DATAIN
D[67] => Temp[67].DATAIN
D[68] => Temp[68].DATAIN
D[69] => Temp[69].DATAIN
D[70] => Temp[70].DATAIN
Q[0] <= Temp[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Temp[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Temp[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Temp[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Temp[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Temp[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Temp[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Temp[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Temp[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Temp[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Temp[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Temp[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Temp[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Temp[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Temp[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Temp[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Temp[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Temp[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Temp[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Temp[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Temp[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Temp[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Temp[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Temp[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Temp[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Temp[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Temp[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Temp[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Temp[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Temp[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Temp[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Temp[31].DB_MAX_OUTPUT_PORT_TYPE
Q[32] <= Temp[32].DB_MAX_OUTPUT_PORT_TYPE
Q[33] <= Temp[33].DB_MAX_OUTPUT_PORT_TYPE
Q[34] <= Temp[34].DB_MAX_OUTPUT_PORT_TYPE
Q[35] <= Temp[35].DB_MAX_OUTPUT_PORT_TYPE
Q[36] <= Temp[36].DB_MAX_OUTPUT_PORT_TYPE
Q[37] <= Temp[37].DB_MAX_OUTPUT_PORT_TYPE
Q[38] <= Temp[38].DB_MAX_OUTPUT_PORT_TYPE
Q[39] <= Temp[39].DB_MAX_OUTPUT_PORT_TYPE
Q[40] <= Temp[40].DB_MAX_OUTPUT_PORT_TYPE
Q[41] <= Temp[41].DB_MAX_OUTPUT_PORT_TYPE
Q[42] <= Temp[42].DB_MAX_OUTPUT_PORT_TYPE
Q[43] <= Temp[43].DB_MAX_OUTPUT_PORT_TYPE
Q[44] <= Temp[44].DB_MAX_OUTPUT_PORT_TYPE
Q[45] <= Temp[45].DB_MAX_OUTPUT_PORT_TYPE
Q[46] <= Temp[46].DB_MAX_OUTPUT_PORT_TYPE
Q[47] <= Temp[47].DB_MAX_OUTPUT_PORT_TYPE
Q[48] <= Temp[48].DB_MAX_OUTPUT_PORT_TYPE
Q[49] <= Temp[49].DB_MAX_OUTPUT_PORT_TYPE
Q[50] <= Temp[50].DB_MAX_OUTPUT_PORT_TYPE
Q[51] <= Temp[51].DB_MAX_OUTPUT_PORT_TYPE
Q[52] <= Temp[52].DB_MAX_OUTPUT_PORT_TYPE
Q[53] <= Temp[53].DB_MAX_OUTPUT_PORT_TYPE
Q[54] <= Temp[54].DB_MAX_OUTPUT_PORT_TYPE
Q[55] <= Temp[55].DB_MAX_OUTPUT_PORT_TYPE
Q[56] <= Temp[56].DB_MAX_OUTPUT_PORT_TYPE
Q[57] <= Temp[57].DB_MAX_OUTPUT_PORT_TYPE
Q[58] <= Temp[58].DB_MAX_OUTPUT_PORT_TYPE
Q[59] <= Temp[59].DB_MAX_OUTPUT_PORT_TYPE
Q[60] <= Temp[60].DB_MAX_OUTPUT_PORT_TYPE
Q[61] <= Temp[61].DB_MAX_OUTPUT_PORT_TYPE
Q[62] <= Temp[62].DB_MAX_OUTPUT_PORT_TYPE
Q[63] <= Temp[63].DB_MAX_OUTPUT_PORT_TYPE
Q[64] <= Temp[64].DB_MAX_OUTPUT_PORT_TYPE
Q[65] <= Temp[65].DB_MAX_OUTPUT_PORT_TYPE
Q[66] <= Temp[66].DB_MAX_OUTPUT_PORT_TYPE
Q[67] <= Temp[67].DB_MAX_OUTPUT_PORT_TYPE
Q[68] <= Temp[68].DB_MAX_OUTPUT_PORT_TYPE
Q[69] <= Temp[69].DB_MAX_OUTPUT_PORT_TYPE
Q[70] <= Temp[70].DB_MAX_OUTPUT_PORT_TYPE


|MIPS|mux_2x1:mux3
entrada1[0] => saida.DATAB
entrada1[1] => saida.DATAB
entrada1[2] => saida.DATAB
entrada1[3] => saida.DATAB
entrada1[4] => saida.DATAB
entrada1[5] => saida.DATAB
entrada1[6] => saida.DATAB
entrada1[7] => saida.DATAB
entrada1[8] => saida.DATAB
entrada1[9] => saida.DATAB
entrada1[10] => saida.DATAB
entrada1[11] => saida.DATAB
entrada1[12] => saida.DATAB
entrada1[13] => saida.DATAB
entrada1[14] => saida.DATAB
entrada1[15] => saida.DATAB
entrada1[16] => saida.DATAB
entrada1[17] => saida.DATAB
entrada1[18] => saida.DATAB
entrada1[19] => saida.DATAB
entrada1[20] => saida.DATAB
entrada1[21] => saida.DATAB
entrada1[22] => saida.DATAB
entrada1[23] => saida.DATAB
entrada1[24] => saida.DATAB
entrada1[25] => saida.DATAB
entrada1[26] => saida.DATAB
entrada1[27] => saida.DATAB
entrada1[28] => saida.DATAB
entrada1[29] => saida.DATAB
entrada1[30] => saida.DATAB
entrada1[31] => saida.DATAB
entrada2[0] => saida.DATAA
entrada2[1] => saida.DATAA
entrada2[2] => saida.DATAA
entrada2[3] => saida.DATAA
entrada2[4] => saida.DATAA
entrada2[5] => saida.DATAA
entrada2[6] => saida.DATAA
entrada2[7] => saida.DATAA
entrada2[8] => saida.DATAA
entrada2[9] => saida.DATAA
entrada2[10] => saida.DATAA
entrada2[11] => saida.DATAA
entrada2[12] => saida.DATAA
entrada2[13] => saida.DATAA
entrada2[14] => saida.DATAA
entrada2[15] => saida.DATAA
entrada2[16] => saida.DATAA
entrada2[17] => saida.DATAA
entrada2[18] => saida.DATAA
entrada2[19] => saida.DATAA
entrada2[20] => saida.DATAA
entrada2[21] => saida.DATAA
entrada2[22] => saida.DATAA
entrada2[23] => saida.DATAA
entrada2[24] => saida.DATAA
entrada2[25] => saida.DATAA
entrada2[26] => saida.DATAA
entrada2[27] => saida.DATAA
entrada2[28] => saida.DATAA
entrada2[29] => saida.DATAA
entrada2[30] => saida.DATAA
entrada2[31] => saida.DATAA
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
sel => saida.OUTPUTSELECT
saida[0] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[1] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[2] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[3] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[4] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[5] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[6] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[7] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[8] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[9] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[10] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[11] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[12] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[13] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[14] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[15] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[16] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[17] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[18] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[19] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[20] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[21] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[22] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[23] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[24] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[25] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[26] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[27] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[28] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[29] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[30] <= saida.DB_MAX_OUTPUT_PORT_TYPE
saida[31] <= saida.DB_MAX_OUTPUT_PORT_TYPE


