#-- Lattice Semiconductor Corporation Ltd.
#-- Bali Reveal project file

#device options
[Device]
part = LIF-MD6000-6JMG80I
family = LIFMD
device = LIF-MD6000
speed = 6
package = CTFBGA80
operation = Industrial

#design options
[Design]
title = Reveal_lifmd
path = C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/impl1
core_generate = C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/impl1
search_path = C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD
top = counter_top
lpf = C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/Reveal_lifmd.lpf
synthesis = synplify

#strategy options
VHDL2008 = false

#HDLs options
[HDLs]
C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/source/counter_top.v = Verilog
[HDL_Defines]
SBP_SYNTHESIS=
[HDL_Param]
[Generated]
C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/impl1/reveal_workspace/tmpreveal/counter_top_la0_trig_gen.v=Verilog
C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/impl1/reveal_workspace/tmpreveal/counter_top_la0_gen.v=Verilog
C:/lscc/diamond/3.10_x64/examples/Reveal_debugger/counter_reveal_LIFMD/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v=Verilog,work
