# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab7_final.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \
"../../../../lab7_final.srcs/sources_1/new/lab7_p1.vhd" \
"../../../../lab7_final.srcs/sim_1/new/tb_fir.vhd" \

# Do not sort compile order
nosort
