
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Andrew/Documents/ISE Projects/ALU/pa.fromHdl.tcl}
# create_project -name ALU -dir "C:/Users/Andrew/Documents/ISE Projects/ALU/planAhead_run_1" -part xc3s1000ft256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Adder4Bit.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {ssd_decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ssd_controller.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {FullAdder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Adder4Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Adder4Bit $srcset
# add_files [list {Adder4Bit.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s1000ft256-4
Using Verific elaboration
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU/ssd_decoder.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU/ssd_controller.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU/FullAdder.vhd" into library work
Parsing VHDL file "C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.vhd" into library work
INFO: [Designutils 20-910] Reading macro library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockRegion.xml
Loading clock buffers from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ClockBuffers.xml
Loading package from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/Package.xml
Loading io standards from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s1000/ft256/SSORules.xml
Loading list of drcs for the architecture : D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Programs/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'S_4_out[3]' [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf:3]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'S_4_out[2]' [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'S_4_out[1]' [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'S_4_out[0]' [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'C_4_out' [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf:15]
Finished Parsing UCF File [C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 18c561db
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 583.637 ; gain = 136.172
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Nov 12 19:04:33 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
