# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "D:/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../dsd_mlp.srcs/sources_1/new/Layer_part1.v" \
"../../../../dsd_mlp.srcs/sources_1/new/Layer_part2.v" \
"../../../../dsd_mlp.srcs/sources_1/new/MLP_Controller.v" \
"../../../../dsd_mlp.srcs/sources_1/new/PU_RowMatrix.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_mlp_sub.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_mlp.v" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

sv xil_defaultlib  --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "D:/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_s00mmu_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_s00tr_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_s00sic_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_s00a2s_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_sarn_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_srn_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_sawn_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_swn_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_sbn_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_m00s2a_0.sv" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "D:/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_top_mlp_0_0/sim/design_1_top_mlp_0_0.v" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_2/sim/design_1_axi_bram_ctrl_0_bram_2.v" \
"../../../../dsd_mlp.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../dsd_mlp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
