V3 36
FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/Commutation.vhf" 2016/12/13.20:07:30 P.28xd
EN work/Commutation 1481712724 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/Commutation.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/Commutation/BEHAVIORAL 1481712725 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/Commutation.vhf" \
      EN work/Commutation 1481712724 CP INV CP OR2 CP AND2
FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" 2016/12/14.12:31:07 P.28xd
EN work/FTCE_MXILINX_encoder 1481702589 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/FTCE_MXILINX_encoder/BEHAVIORAL 1481702590 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" \
      EN work/FTCE_MXILINX_encoder 1481702589 CP XOR2 CP FDCE
EN work/CB16CE_MXILINX_encoder 1481702591 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/CB16CE_MXILINX_encoder/BEHAVIORAL 1481702592 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" \
      EN work/CB16CE_MXILINX_encoder 1481702591 CP FTCE_MXILINX_encoder CP AND3 \
      CP AND2 CP VCC CP AND4 CP AND5
EN work/encoder 1481702593 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/encoder/BEHAVIORAL 1481702594 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/encoder.vhf" \
      EN work/encoder 1481702593 CP Enc CP CLOCK_div_2 CP CB16CE_MXILINX_encoder \
      CP GND
FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/Enc_Circiut.vhf" 2016/12/14.20:13:20 P.28xd
EN work/Enc_Circiut 1481726603 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/Enc_Circiut.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/Enc_Circiut/BEHAVIORAL 1481726604 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/Enc_Circiut.vhf" \
      EN work/Enc_Circiut 1481726603 CP CLK_RST CP Enc
FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/MAIN_SCHEMATIC.vhf" 2016/12/14.16:22:00 P.28xd
EN work/Enc_Circiut_MUSER_MAIN_SCHEMATIC 1481712726 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/MAIN_SCHEMATIC.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/Enc_Circiut_MUSER_MAIN_SCHEMATIC/BEHAVIORAL 1481712727 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/MAIN_SCHEMATIC.vhf" \
      EN work/Enc_Circiut_MUSER_MAIN_SCHEMATIC 1481712726 CP CLK_RST CP Enc
EN work/MAIN_SCHEMATIC 1481712728 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/MAIN_SCHEMATIC.vhf" \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182 LB UNISIM \
      PH unisim/VCOMPONENTS 1341906184
AR work/MAIN_SCHEMATIC/BEHAVIORAL 1481712729 \
      FL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/Encoder/MAIN_SCHEMATIC.vhf" \
      EN work/MAIN_SCHEMATIC 1481712728 CP Commutation \
      CP Enc_Circiut_MUSER_MAIN_SCHEMATIC
