
kenGwon_WashingMachine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4d0  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  0800a680  0800a680  0001a680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a898  0800a898  0002018c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a898  0800a898  0001a898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8a0  0800a8a0  0002018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8a0  0800a8a0  0001a8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8a4  0800a8a4  0001a8a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000018c  20000000  0800a8a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002018c  2**0
                  CONTENTS
 10 .bss          00000e94  2000018c  2000018c  0002018c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001020  20001020  0002018c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002043d  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004366  00000000  00000000  000405f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019e8  00000000  00000000  00044960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001818  00000000  00000000  00046348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ae8a  00000000  00000000  00047b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022f12  00000000  00000000  000729ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee278  00000000  00000000  000958fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00183b74  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007474  00000000  00000000  00183bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000018c 	.word	0x2000018c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a668 	.word	0x0800a668

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000190 	.word	0x20000190
 80001ec:	0800a668 	.word	0x0800a668

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <DHT11_Init>:

/*
 * desc: DHT11은 active-low로 작동하기 때문에 초기화 과정에서 전위를 1로 셋팅해준다.
 */
void DHT11_Init(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000598:	2201      	movs	r2, #1
 800059a:	2101      	movs	r1, #1
 800059c:	4804      	ldr	r0, [pc, #16]	; (80005b0 <DHT11_Init+0x1c>)
 800059e:	f004 f835 	bl	800460c <HAL_GPIO_WritePin>
	HAL_Delay(3000); // 초기화 할때는 딱 한번만 일어나기 때문에 hal_delay()를 줘도 상관 없다.
 80005a2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80005a6:	f003 f97d 	bl	80038a4 <HAL_Delay>
}
 80005aa:	bf00      	nop
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	bf00      	nop
 80005b0:	40020000 	.word	0x40020000

080005b4 <DHT11_Trriger>:

/*
 * desc: DHT11의 데이터 시트에서 정의하고 있는대로 트리거 클락 신호를 생성한다.
 */
void DHT11_Trriger(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2101      	movs	r1, #1
 80005bc:	4808      	ldr	r0, [pc, #32]	; (80005e0 <DHT11_Trriger+0x2c>)
 80005be:	f004 f825 	bl	800460c <HAL_GPIO_WritePin>
	delay_us(20000);
 80005c2:	f644 6020 	movw	r0, #20000	; 0x4e20
 80005c6:	f001 ffb1 	bl	800252c <delay_us>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 80005ca:	2201      	movs	r2, #1
 80005cc:	2101      	movs	r1, #1
 80005ce:	4804      	ldr	r0, [pc, #16]	; (80005e0 <DHT11_Trriger+0x2c>)
 80005d0:	f004 f81c 	bl	800460c <HAL_GPIO_WritePin>
	delay_us(7);
 80005d4:	2007      	movs	r0, #7
 80005d6:	f001 ffa9 	bl	800252c <delay_us>
}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40020000 	.word	0x40020000

080005e4 <DHT11_Dumi_Read>:

/*
 * desc: DHT11의 데이터 시트에서 정의하고 있는대로 트리거 신호 이후 핸드쉐이크 과정을 거친다.
 */
void DHT11_Dumi_Read(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 80005e8:	bf00      	nop
 80005ea:	2101      	movs	r1, #1
 80005ec:	480c      	ldr	r0, [pc, #48]	; (8000620 <DHT11_Dumi_Read+0x3c>)
 80005ee:	f003 fff5 	bl	80045dc <HAL_GPIO_ReadPin>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	d0f8      	beq.n	80005ea <DHT11_Dumi_Read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 80005f8:	bf00      	nop
 80005fa:	2101      	movs	r1, #1
 80005fc:	4808      	ldr	r0, [pc, #32]	; (8000620 <DHT11_Dumi_Read+0x3c>)
 80005fe:	f003 ffed 	bl	80045dc <HAL_GPIO_ReadPin>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d0f8      	beq.n	80005fa <DHT11_Dumi_Read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000608:	bf00      	nop
 800060a:	2101      	movs	r1, #1
 800060c:	4804      	ldr	r0, [pc, #16]	; (8000620 <DHT11_Dumi_Read+0x3c>)
 800060e:	f003 ffe5 	bl	80045dc <HAL_GPIO_ReadPin>
 8000612:	4603      	mov	r3, r0
 8000614:	2b01      	cmp	r3, #1
 8000616:	d0f8      	beq.n	800060a <DHT11_Dumi_Read+0x26>
}
 8000618:	bf00      	nop
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000

08000624 <DHT11_DataLine_Input>:

/*
 * desc: MCU가 DHT11로부터 데이터를 받기 위해, DHT11과 연결되어 있는 MCU의 GPIO port의 셋팅을 input 모드로 설정해준다.
 */
void DHT11_DataLine_Input(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000638:	2301      	movs	r3, #1
 800063a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //Change Output to Input
 800063c:	2300      	movs	r3, #0
 800063e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000640:	2300      	movs	r3, #0
 8000642:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	4619      	mov	r1, r3
 8000648:	4803      	ldr	r0, [pc, #12]	; (8000658 <DHT11_DataLine_Input+0x34>)
 800064a:	f003 fe1b 	bl	8004284 <HAL_GPIO_Init>
}
 800064e:	bf00      	nop
 8000650:	3718      	adds	r7, #24
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40020000 	.word	0x40020000

0800065c <DHT11_DataLine_Output>:

/*
 * desc: MCU가 DHT11에게 트리거 신호를 보내는 등의 작업을 수행하기 위해, DHT11과 연결되어 있는 MCU의 GPIO port의 셋팅을 output 모드로 설정해준다.
 */
void DHT11_DataLine_Output(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	1d3b      	adds	r3, r7, #4
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
 8000668:	605a      	str	r2, [r3, #4]
 800066a:	609a      	str	r2, [r3, #8]
 800066c:	60da      	str	r2, [r3, #12]
 800066e:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000670:	2301      	movs	r3, #1
 8000672:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; //Change Input to Output
 8000674:	2301      	movs	r3, #1
 8000676:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000680:	1d3b      	adds	r3, r7, #4
 8000682:	4619      	mov	r1, r3
 8000684:	4803      	ldr	r0, [pc, #12]	; (8000694 <DHT11_DataLine_Output+0x38>)
 8000686:	f003 fdfd 	bl	8004284 <HAL_GPIO_Init>
}
 800068a:	bf00      	nop
 800068c:	3718      	adds	r7, #24
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40020000 	.word	0x40020000

08000698 <DHT11_rx_Data>:

/*
 * desc: DHT11로부터 들어온 전기신호를 읽어 0인지 1인지 판별한다.(DHT11 데이터 시트에서 정의한 0, 1 판별법을 코드로 구현한 것)
 */
uint8_t DHT11_rx_Data(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	71fb      	strb	r3, [r7, #7]

	for(int i = 0; i < 8; i++) // 8비트 받아야 하니까 for문을 8번 돌린다.
 80006a2:	2300      	movs	r3, #0
 80006a4:	603b      	str	r3, [r7, #0]
 80006a6:	e023      	b.n	80006f0 <DHT11_rx_Data+0x58>
	{
		// DHT11이 보낸 신호의 전위가 LOW인 시간은 정보로서의 의미가 없음
		while (0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 80006a8:	bf00      	nop
 80006aa:	2101      	movs	r1, #1
 80006ac:	4814      	ldr	r0, [pc, #80]	; (8000700 <DHT11_rx_Data+0x68>)
 80006ae:	f003 ff95 	bl	80045dc <HAL_GPIO_ReadPin>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d0f8      	beq.n	80006aa <DHT11_rx_Data+0x12>
			;

		// 위 whlie문을 탈출했다는 것은 DHT11이 보낸 신호의 전위가 HIGH로 바뀌었다는 뜻이고, 이때부터 정보로서의 의미가 있음
		delay_us(40); // 0인지 1인지 구분해야 하니까 둘의 중간 값 정도인 40마이크로 세컨드 만큼 딜레이를 주고 그 다음에 오는 if문을 통해 0인지 1인지 판단하겠다. (0이면 26마이크로 세컨드만 유지되고, 1이면 70마이크로 세컨트가 유지되기 때문)
 80006b8:	2028      	movs	r0, #40	; 0x28
 80006ba:	f001 ff37 	bl	800252c <delay_us>

		rx_data<<=1; // 한 비트 좌로 쉬프트 시킨다.(왜냐하면 총 8비트를 앞에서부터 쌓아가야 하기 때문)
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	71fb      	strb	r3, [r7, #7]

		// 위에서 딜레이 40us를 주고 다시 읽었는데 이 if문에 걸렸다는 뜻은 HIGH 전위가 유지된 시간이 최소 40마이크로 세컨드를 넘었다는 뜻이고, 이는 곧 DHT11이 1이라는 데이터를 보낸 것으로 정의된다.
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 80006c4:	2101      	movs	r1, #1
 80006c6:	480e      	ldr	r0, [pc, #56]	; (8000700 <DHT11_rx_Data+0x68>)
 80006c8:	f003 ff88 	bl	80045dc <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d003      	beq.n	80006da <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	71fb      	strb	r3, [r7, #7]
			// 이렇게 00000000000000000000000000000001 값과 OR비트 연산을 해주면
			// rx_data는 8비트 이기 때문에 00000001과 OR 연산되어 끝자리 비트만 0에서 1로 바뀌는 효과가 발생하게 된
		}

		// DHT11이 0 신호를 보냈다면 이 while문에 들어가지도 않을 것이며, 오직 1 신호를 보낸 경우에만 위의 40마이크로 세컨드를 체크하고 남은 HIGH전위 인가 시간을 털어낼 수 있다.
		while (1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 80006da:	bf00      	nop
 80006dc:	2101      	movs	r1, #1
 80006de:	4808      	ldr	r0, [pc, #32]	; (8000700 <DHT11_rx_Data+0x68>)
 80006e0:	f003 ff7c 	bl	80045dc <HAL_GPIO_ReadPin>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d0f8      	beq.n	80006dc <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++) // 8비트 받아야 하니까 for문을 8번 돌린다.
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	3301      	adds	r3, #1
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	2b07      	cmp	r3, #7
 80006f4:	ddd8      	ble.n	80006a8 <DHT11_rx_Data+0x10>
			;

		// 위 while문을 탈출했다는 것은 전위가 LOW로 떨어져 다시 정보로서의 의미가 없는 구간에 돌아왔다는 것을 의미한다.
	}

	return rx_data;
 80006f6:	79fb      	ldrb	r3, [r7, #7]
}
 80006f8:	4618      	mov	r0, r3
 80006fa:	3708      	adds	r7, #8
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40020000 	.word	0x40020000

08000704 <LCD_Command>:
#endif
}

//
void LCD_Command(uint8_t command)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af02      	add	r7, sp, #8
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f023 030f 	bic.w	r3, r3, #15
 8000714:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	011b      	lsls	r3, r3, #4
 800071a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 800071c:	7bfb      	ldrb	r3, [r7, #15]
 800071e:	f043 030c 	orr.w	r3, r3, #12
 8000722:	b2db      	uxtb	r3, r3
 8000724:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	f043 0308 	orr.w	r3, r3, #8
 800072c:	b2db      	uxtb	r3, r3
 800072e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000730:	7bbb      	ldrb	r3, [r7, #14]
 8000732:	f043 030c 	orr.w	r3, r3, #12
 8000736:	b2db      	uxtb	r3, r3
 8000738:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800073a:	7bbb      	ldrb	r3, [r7, #14]
 800073c:	f043 0308 	orr.w	r3, r3, #8
 8000740:	b2db      	uxtb	r3, r3
 8000742:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000744:	bf00      	nop
 8000746:	f107 0208 	add.w	r2, r7, #8
 800074a:	2364      	movs	r3, #100	; 0x64
 800074c:	9300      	str	r3, [sp, #0]
 800074e:	2304      	movs	r3, #4
 8000750:	214e      	movs	r1, #78	; 0x4e
 8000752:	4805      	ldr	r0, [pc, #20]	; (8000768 <LCD_Command+0x64>)
 8000754:	f004 f8b8 	bl	80048c8 <HAL_I2C_Master_Transmit>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d1f3      	bne.n	8000746 <LCD_Command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800075e:	bf00      	nop
}
 8000760:	3710      	adds	r7, #16
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200003f0 	.word	0x200003f0

0800076c <LCD_Data>:

// 1 byte write... 딱 한개의 캐릭터만 찍는 것이다.
void LCD_Data(uint8_t data)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b086      	sub	sp, #24
 8000770:	af02      	add	r7, sp, #8
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	f023 030f 	bic.w	r3, r3, #15
 800077c:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	011b      	lsls	r3, r3, #4
 8000782:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	f043 030d 	orr.w	r3, r3, #13
 800078a:	b2db      	uxtb	r3, r3
 800078c:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 800078e:	7bfb      	ldrb	r3, [r7, #15]
 8000790:	f043 0309 	orr.w	r3, r3, #9
 8000794:	b2db      	uxtb	r3, r3
 8000796:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000798:	7bbb      	ldrb	r3, [r7, #14]
 800079a:	f043 030d 	orr.w	r3, r3, #13
 800079e:	b2db      	uxtb	r3, r3
 80007a0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80007a2:	7bbb      	ldrb	r3, [r7, #14]
 80007a4:	f043 0309 	orr.w	r3, r3, #9
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 80007ac:	bf00      	nop
 80007ae:	f107 0208 	add.w	r2, r7, #8
 80007b2:	2364      	movs	r3, #100	; 0x64
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2304      	movs	r3, #4
 80007b8:	214e      	movs	r1, #78	; 0x4e
 80007ba:	4805      	ldr	r0, [pc, #20]	; (80007d0 <LCD_Data+0x64>)
 80007bc:	f004 f884 	bl	80048c8 <HAL_I2C_Master_Transmit>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d1f3      	bne.n	80007ae <LCD_Data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 80007c6:	bf00      	nop
}
 80007c8:	3710      	adds	r7, #16
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	200003f0 	.word	0x200003f0

080007d4 <I2C_LCD_Init>:

// lcd 초기화
void I2C_LCD_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0

	LCD_Command(0x33);
 80007d8:	2033      	movs	r0, #51	; 0x33
 80007da:	f7ff ff93 	bl	8000704 <LCD_Command>
	LCD_Command(0x32);
 80007de:	2032      	movs	r0, #50	; 0x32
 80007e0:	f7ff ff90 	bl	8000704 <LCD_Command>
	LCD_Command(0x28);	//Function Set 4-bit mode
 80007e4:	2028      	movs	r0, #40	; 0x28
 80007e6:	f7ff ff8d 	bl	8000704 <LCD_Command>
	LCD_Command(DISPLAY_ON);
 80007ea:	200c      	movs	r0, #12
 80007ec:	f7ff ff8a 	bl	8000704 <LCD_Command>
	LCD_Command(0x06);	//Entry mode set
 80007f0:	2006      	movs	r0, #6
 80007f2:	f7ff ff87 	bl	8000704 <LCD_Command>
	LCD_Command(CLEAR_DISPLAY);
 80007f6:	2001      	movs	r0, #1
 80007f8:	f7ff ff84 	bl	8000704 <LCD_Command>
	HAL_Delay(2);
 80007fc:	2002      	movs	r0, #2
 80007fe:	f003 f851 	bl	80038a4 <HAL_Delay>
}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}

08000806 <LCD_String>:

// null을 만날때 까지 string을 LCD에 출력
void LCD_String(uint8_t *str)
{
 8000806:	b580      	push	{r7, lr}
 8000808:	b082      	sub	sp, #8
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
	while(*str) // 널문자를 만날 때까지
 800080e:	e006      	b.n	800081e <LCD_String+0x18>
	{
		LCD_Data(*str++);
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	607a      	str	r2, [r7, #4]
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	4618      	mov	r0, r3
 800081a:	f7ff ffa7 	bl	800076c <LCD_Data>
	while(*str) // 널문자를 만날 때까지
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d1f4      	bne.n	8000810 <LCD_String+0xa>
	}
}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}

08000830 <Move_Cursor>:

// 해당 줄,col으로 이동 하는 함수
void Move_Cursor(uint8_t row, uint8_t column)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	460a      	mov	r2, r1
 800083a:	71fb      	strb	r3, [r7, #7]
 800083c:	4613      	mov	r3, r2
 800083e:	71bb      	strb	r3, [r7, #6]
	LCD_Command(0x80 | row<<6 | column);
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	019b      	lsls	r3, r3, #6
 8000844:	b2da      	uxtb	r2, r3
 8000846:	79bb      	ldrb	r3, [r7, #6]
 8000848:	4313      	orrs	r3, r2
 800084a:	b2db      	uxtb	r3, r3
 800084c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000850:	b2db      	uxtb	r3, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff ff56 	bl	8000704 <LCD_Command>
	return;
 8000858:	bf00      	nop
}
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <Get_Button>:
 * param2: 함수가 접근하는 푸시 버튼 1개에 대응하는 1개 핀의 주소
 * param3: 함수가 접근하는 푸시 버튼 1개가 button_status[] 배열 상의 몇번째 인덱스에 해당하게 할 것인지를 결정하는 값
 * return: 푸시 버튼의 상태 (BUTTON_RELEASE 또는 BUTTON_PRESS)
 */
int Get_Button(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t button_number)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	807b      	strh	r3, [r7, #2]
 800086c:	4613      	mov	r3, r2
 800086e:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state; // uint8_t로 선언해도 되지만 unsigned char로 선언한 이유는 여기에 담기는 값이 비록 0 또는 1이겠지만, 그것을 BUTTON_PRESS 또는 BUTTON_RELEASE와 같은 논리적 상태로 보겠다는 개발자의 의도를 담은 선언이다.
	curr_state = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin); // 0(BUTTON_PRESS) 또는 1(BUTTON_RELEASE)
 8000870:	887b      	ldrh	r3, [r7, #2]
 8000872:	4619      	mov	r1, r3
 8000874:	6878      	ldr	r0, [r7, #4]
 8000876:	f003 feb1 	bl	80045dc <HAL_GPIO_ReadPin>
 800087a:	4603      	mov	r3, r0
 800087c:	73fb      	strb	r3, [r7, #15]

	if (curr_state == BUTTON_PRESS && button_status[button_number] == BUTTON_RELEASE)
 800087e:	7bfb      	ldrb	r3, [r7, #15]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d10d      	bne.n	80008a0 <Get_Button+0x40>
 8000884:	787b      	ldrb	r3, [r7, #1]
 8000886:	4a11      	ldr	r2, [pc, #68]	; (80008cc <Get_Button+0x6c>)
 8000888:	5cd3      	ldrb	r3, [r2, r3]
 800088a:	2b01      	cmp	r3, #1
 800088c:	d108      	bne.n	80008a0 <Get_Button+0x40>
	{
		HAL_Delay(100); // 0.1초 동안 노이즈가 지나가길 기다림
 800088e:	2064      	movs	r0, #100	; 0x64
 8000890:	f003 f808 	bl	80038a4 <HAL_Delay>
		button_status[button_number] = BUTTON_PRESS; // 누르긴 눌렀으니까 우선 button_status배열 상의 상태를 BUTTON_PRESS로 바꿔준다.
 8000894:	787b      	ldrb	r3, [r7, #1]
 8000896:	4a0d      	ldr	r2, [pc, #52]	; (80008cc <Get_Button+0x6c>)
 8000898:	2100      	movs	r1, #0
 800089a:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE; // 아직은 버튼을 누른것으로 간주할 수 없다.(왜냐하면 button_status배열 상의 버튼의 기존 상태가 BUTTON_RELEASE였기 때문이다.)
 800089c:	2301      	movs	r3, #1
 800089e:	e011      	b.n	80008c4 <Get_Button+0x64>
	}
	else if (curr_state == BUTTON_RELEASE && button_status[button_number] == BUTTON_PRESS)
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d10d      	bne.n	80008c2 <Get_Button+0x62>
 80008a6:	787b      	ldrb	r3, [r7, #1]
 80008a8:	4a08      	ldr	r2, [pc, #32]	; (80008cc <Get_Button+0x6c>)
 80008aa:	5cd3      	ldrb	r3, [r2, r3]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d108      	bne.n	80008c2 <Get_Button+0x62>
	{
		button_status[button_number] = BUTTON_RELEASE; // button_status배열 상의 상태를 curr_state에 맞게 다시 초기화해주고
 80008b0:	787b      	ldrb	r3, [r7, #1]
 80008b2:	4a06      	ldr	r2, [pc, #24]	; (80008cc <Get_Button+0x6c>)
 80008b4:	2101      	movs	r1, #1
 80008b6:	54d1      	strb	r1, [r2, r3]
		HAL_Delay(30);
 80008b8:	201e      	movs	r0, #30
 80008ba:	f002 fff3 	bl	80038a4 <HAL_Delay>
		return BUTTON_PRESS; // 정말 버튼을 누른 것으로 인정
 80008be:	2300      	movs	r3, #0
 80008c0:	e000      	b.n	80008c4 <Get_Button+0x64>
	}

	return BUTTON_RELEASE;
 80008c2:	2301      	movs	r3, #1
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	3710      	adds	r7, #16
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	20000000 	.word	0x20000000

080008d0 <Buzzer_Turn_On>:

/*
 * desc: 부저에서 소리가 나오도록 duty cycle을 설정해준다.
 */
void Buzzer_Turn_On(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
	return __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 200);
 80008d4:	4b03      	ldr	r3, [pc, #12]	; (80008e4 <Buzzer_Turn_On+0x14>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	22c8      	movs	r2, #200	; 0xc8
 80008da:	635a      	str	r2, [r3, #52]	; 0x34
}
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	20000584 	.word	0x20000584

080008e8 <Buzzer_Turn_Off>:

/*
 * desc: 부저에서 소리가 안 나오도록 duty cycle을 설정해준다.
 */
void Buzzer_Turn_Off(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
	return __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <Buzzer_Turn_Off+0x14>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2200      	movs	r2, #0
 80008f2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	20000584 	.word	0x20000584

08000900 <Mode_Complete_Alarm>:

/*
 * desc: 세탁/헹굼/탈수가 모두 완료되면 부저로 노래를 출력한다.
 */
void Mode_Complete_Alarm(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
	static uint32_t i = 0;
	int divide_freq = 1600000;
 8000906:	4b25      	ldr	r3, [pc, #148]	; (800099c <Mode_Complete_Alarm+0x9c>)
 8000908:	607b      	str	r3, [r7, #4]

	if (mode_complete_alarm_stop_start_flag == START)
 800090a:	4b25      	ldr	r3, [pc, #148]	; (80009a0 <Mode_Complete_Alarm+0xa0>)
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	b2db      	uxtb	r3, r3
 8000910:	2b01      	cmp	r3, #1
 8000912:	d139      	bne.n	8000988 <Mode_Complete_Alarm+0x88>
	{
		Buzzer_Turn_On();
 8000914:	f7ff ffdc 	bl	80008d0 <Buzzer_Turn_On>
		__HAL_TIM_SET_AUTORELOAD(&htim9, divide_freq / mode_complete_note[i]);
 8000918:	6879      	ldr	r1, [r7, #4]
 800091a:	4b22      	ldr	r3, [pc, #136]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a22      	ldr	r2, [pc, #136]	; (80009a8 <Mode_Complete_Alarm+0xa8>)
 8000920:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000924:	4b21      	ldr	r3, [pc, #132]	; (80009ac <Mode_Complete_Alarm+0xac>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	fbb1 f2f2 	udiv	r2, r1, r2
 800092c:	62da      	str	r2, [r3, #44]	; 0x2c
 800092e:	687a      	ldr	r2, [r7, #4]
 8000930:	4b1c      	ldr	r3, [pc, #112]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	491c      	ldr	r1, [pc, #112]	; (80009a8 <Mode_Complete_Alarm+0xa8>)
 8000936:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800093a:	fbb2 f3f3 	udiv	r3, r2, r3
 800093e:	4a1b      	ldr	r2, [pc, #108]	; (80009ac <Mode_Complete_Alarm+0xac>)
 8000940:	60d3      	str	r3, [r2, #12]

		// 리듬 단위 1은 0.2초라고 가정
		if (TIM10_10ms_WM_buzzer_timer > 20 * mode_complete_rythm[i])
 8000942:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4a1a      	ldr	r2, [pc, #104]	; (80009b0 <Mode_Complete_Alarm+0xb0>)
 8000948:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800094c:	4613      	mov	r3, r2
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	4413      	add	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	461a      	mov	r2, r3
 8000956:	4b17      	ldr	r3, [pc, #92]	; (80009b4 <Mode_Complete_Alarm+0xb4>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	429a      	cmp	r2, r3
 800095c:	d207      	bcs.n	800096e <Mode_Complete_Alarm+0x6e>
		{
			TIM10_10ms_WM_buzzer_timer = 0;
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <Mode_Complete_Alarm+0xb4>)
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
			i++;
 8000964:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	3301      	adds	r3, #1
 800096a:	4a0e      	ldr	r2, [pc, #56]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 800096c:	6013      	str	r3, [r2, #0]
		}

		if (i >= sizeof(mode_complete_note)/sizeof(uint32_t))
 800096e:	4b0d      	ldr	r3, [pc, #52]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b1b      	cmp	r3, #27
 8000974:	d90d      	bls.n	8000992 <Mode_Complete_Alarm+0x92>
		{
			i = 0;
 8000976:	4b0b      	ldr	r3, [pc, #44]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
			mode_complete_alarm_stop_start_flag = STOP;
 800097c:	4b08      	ldr	r3, [pc, #32]	; (80009a0 <Mode_Complete_Alarm+0xa0>)
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
			Buzzer_Turn_Off();
 8000982:	f7ff ffb1 	bl	80008e8 <Buzzer_Turn_Off>
	else
	{
		i = 0;
		Buzzer_Turn_Off();
	}
}
 8000986:	e004      	b.n	8000992 <Mode_Complete_Alarm+0x92>
		i = 0;
 8000988:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <Mode_Complete_Alarm+0xa4>)
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
		Buzzer_Turn_Off();
 800098e:	f7ff ffab 	bl	80008e8 <Buzzer_Turn_Off>
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	00186a00 	.word	0x00186a00
 80009a0:	20000f8f 	.word	0x20000f8f
 80009a4:	200001a8 	.word	0x200001a8
 80009a8:	20000008 	.word	0x20000008
 80009ac:	20000584 	.word	0x20000584
 80009b0:	20000078 	.word	0x20000078
 80009b4:	20000c28 	.word	0x20000c28

080009b8 <DCmotor_Forward_Rotate>:
/*
 * desc: DC모터를 원하는 시간동안 정방향 회전시킨 뒤 멈춘다.
 * param1: DC모터가 가동하는 시간(초 단위)
 */
void DCmotor_Forward_Rotate(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c2:	4805      	ldr	r0, [pc, #20]	; (80009d8 <DCmotor_Forward_Rotate+0x20>)
 80009c4:	f003 fe22 	bl	800460c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 80009c8:	2200      	movs	r2, #0
 80009ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ce:	4802      	ldr	r0, [pc, #8]	; (80009d8 <DCmotor_Forward_Rotate+0x20>)
 80009d0:	f003 fe1c 	bl	800460c <HAL_GPIO_WritePin>
}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40021000 	.word	0x40021000

080009dc <DCmotor_Backward_Rotate>:
/*
 * desc: DC모터를 원하는 시간동안 역방향 회전시킨 뒤 멈춘다.
 * param1: DC모터가 가동하는 시간(초 단위)
 */
void DCmotor_Backward_Rotate(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009e6:	4805      	ldr	r0, [pc, #20]	; (80009fc <DCmotor_Backward_Rotate+0x20>)
 80009e8:	f003 fe10 	bl	800460c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f2:	4802      	ldr	r0, [pc, #8]	; (80009fc <DCmotor_Backward_Rotate+0x20>)
 80009f4:	f003 fe0a 	bl	800460c <HAL_GPIO_WritePin>
}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40021000 	.word	0x40021000

08000a00 <DCmotor_Break>:

/*
 * desc: DC모터를 멈춘다.
 */
void DCmotor_Break(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8000a04:	2201      	movs	r2, #1
 8000a06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a0a:	4805      	ldr	r0, [pc, #20]	; (8000a20 <DCmotor_Break+0x20>)
 8000a0c:	f003 fdfe 	bl	800460c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 8000a10:	2201      	movs	r2, #1
 8000a12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a16:	4802      	ldr	r0, [pc, #8]	; (8000a20 <DCmotor_Break+0x20>)
 8000a18:	f003 fdf8 	bl	800460c <HAL_GPIO_WritePin>
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40021000 	.word	0x40021000

08000a24 <DCmotor_Set_DutyCycle>:

void DCmotor_Set_DutyCycle(uint16_t duty_cycle)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, duty_cycle);
 8000a2e:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <DCmotor_Set_DutyCycle+0x20>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	88fa      	ldrh	r2, [r7, #6]
 8000a34:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	200004f4 	.word	0x200004f4

08000a48 <FND4digit_off>:

/*
 * desc: FND의 4자리를 모두 끈다.
 */
void FND4digit_off(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
#if 0 // common 에노우드 WCN4-
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_SET);
#else // common 캐소우드 CL5642AH30
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8000a52:	4809      	ldr	r0, [pc, #36]	; (8000a78 <FND4digit_off+0x30>)
 8000a54:	f003 fdda 	bl	800460c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_RESET);
 8000a58:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <FND4digit_off+0x34>)
 8000a5a:	6a1b      	ldr	r3, [r3, #32]
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000a62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	2200      	movs	r2, #0
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	4804      	ldr	r0, [pc, #16]	; (8000a80 <FND4digit_off+0x38>)
 8000a6e:	f003 fdcd 	bl	800460c <HAL_GPIO_WritePin>
#endif
	return;
 8000a72:	bf00      	nop
}
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40020800 	.word	0x40020800
 8000a7c:	200000f0 	.word	0x200000f0
 8000a80:	40020400 	.word	0x40020400

08000a84 <FND4digit_time_display>:
/*
 * desc: 초 단위로 들어온 시간을 00:00(분:초) 형태로 FND에 출력한다.
 * param1: 초 단위로 환산된 시간
 */
void FND4digit_time_display(uint32_t time)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b084      	sub	sp, #16
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]



	uint8_t miniute, second, miniute_tens, miniute_units, second_tens, second_units;

	miniute = (time % 3600) / 60;
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	4b7c      	ldr	r3, [pc, #496]	; (8000c80 <FND4digit_time_display+0x1fc>)
 8000a90:	fba3 1302 	umull	r1, r3, r3, r2
 8000a94:	0adb      	lsrs	r3, r3, #11
 8000a96:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8000a9a:	fb01 f303 	mul.w	r3, r1, r3
 8000a9e:	1ad3      	subs	r3, r2, r3
 8000aa0:	4a78      	ldr	r2, [pc, #480]	; (8000c84 <FND4digit_time_display+0x200>)
 8000aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa6:	095b      	lsrs	r3, r3, #5
 8000aa8:	73fb      	strb	r3, [r7, #15]
	second = (time % 3600) % 60;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a74      	ldr	r2, [pc, #464]	; (8000c80 <FND4digit_time_display+0x1fc>)
 8000aae:	fba2 1203 	umull	r1, r2, r2, r3
 8000ab2:	0ad2      	lsrs	r2, r2, #11
 8000ab4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8000ab8:	fb01 f202 	mul.w	r2, r1, r2
 8000abc:	1a9a      	subs	r2, r3, r2
 8000abe:	4b71      	ldr	r3, [pc, #452]	; (8000c84 <FND4digit_time_display+0x200>)
 8000ac0:	fba3 1302 	umull	r1, r3, r3, r2
 8000ac4:	0959      	lsrs	r1, r3, #5
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	011b      	lsls	r3, r3, #4
 8000aca:	1a5b      	subs	r3, r3, r1
 8000acc:	009b      	lsls	r3, r3, #2
 8000ace:	1ad1      	subs	r1, r2, r3
 8000ad0:	460b      	mov	r3, r1
 8000ad2:	73bb      	strb	r3, [r7, #14]

	miniute_tens = miniute / 10;
 8000ad4:	7bfb      	ldrb	r3, [r7, #15]
 8000ad6:	4a6c      	ldr	r2, [pc, #432]	; (8000c88 <FND4digit_time_display+0x204>)
 8000ad8:	fba2 2303 	umull	r2, r3, r2, r3
 8000adc:	08db      	lsrs	r3, r3, #3
 8000ade:	737b      	strb	r3, [r7, #13]
	miniute_units = miniute % 10;
 8000ae0:	7bfa      	ldrb	r2, [r7, #15]
 8000ae2:	4b69      	ldr	r3, [pc, #420]	; (8000c88 <FND4digit_time_display+0x204>)
 8000ae4:	fba3 1302 	umull	r1, r3, r3, r2
 8000ae8:	08d9      	lsrs	r1, r3, #3
 8000aea:	460b      	mov	r3, r1
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	440b      	add	r3, r1
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	1ad3      	subs	r3, r2, r3
 8000af4:	733b      	strb	r3, [r7, #12]
	second_tens = second / 10;
 8000af6:	7bbb      	ldrb	r3, [r7, #14]
 8000af8:	4a63      	ldr	r2, [pc, #396]	; (8000c88 <FND4digit_time_display+0x204>)
 8000afa:	fba2 2303 	umull	r2, r3, r2, r3
 8000afe:	08db      	lsrs	r3, r3, #3
 8000b00:	72fb      	strb	r3, [r7, #11]
	second_units = second % 10;
 8000b02:	7bba      	ldrb	r2, [r7, #14]
 8000b04:	4b60      	ldr	r3, [pc, #384]	; (8000c88 <FND4digit_time_display+0x204>)
 8000b06:	fba3 1302 	umull	r1, r3, r3, r2
 8000b0a:	08d9      	lsrs	r1, r3, #3
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	440b      	add	r3, r1
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	72bb      	strb	r3, [r7, #10]



	if (fnd1ms_counter >= 2)   // 2ms reached // 0.002초마다 잔상효과 유지
 8000b18:	4b5c      	ldr	r3, [pc, #368]	; (8000c8c <FND4digit_time_display+0x208>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	f340 80ab 	ble.w	8000c78 <FND4digit_time_display+0x1f4>
	{
		fnd1ms_counter=0;
 8000b22:	4b5a      	ldr	r3, [pc, #360]	; (8000c8c <FND4digit_time_display+0x208>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
		msec += 2;
 8000b28:	4b59      	ldr	r3, [pc, #356]	; (8000c90 <FND4digit_time_display+0x20c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	3302      	adds	r3, #2
 8000b2e:	4a58      	ldr	r2, [pc, #352]	; (8000c90 <FND4digit_time_display+0x20c>)
 8000b30:	6013      	str	r3, [r2, #0]

		if (msec > 1000)   // 1000ms reached // 1초마다 새로운 표시값으로 업데이트
 8000b32:	4b57      	ldr	r3, [pc, #348]	; (8000c90 <FND4digit_time_display+0x20c>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b3a:	d91e      	bls.n	8000b7a <FND4digit_time_display+0xf6>
		{
			msec = 0;
 8000b3c:	4b54      	ldr	r3, [pc, #336]	; (8000c90 <FND4digit_time_display+0x20c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
//			FND4digit_time_update(time);

			// 분
			FND[0] = FND_font[second_units]; // FND 오른쪽 끝 자리
 8000b42:	7abb      	ldrb	r3, [r7, #10]
 8000b44:	4a53      	ldr	r2, [pc, #332]	; (8000c94 <FND4digit_time_display+0x210>)
 8000b46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	4b52      	ldr	r3, [pc, #328]	; (8000c98 <FND4digit_time_display+0x214>)
 8000b4e:	801a      	strh	r2, [r3, #0]
			FND[1] = FND_font[second_tens];
 8000b50:	7afb      	ldrb	r3, [r7, #11]
 8000b52:	4a50      	ldr	r2, [pc, #320]	; (8000c94 <FND4digit_time_display+0x210>)
 8000b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b58:	b29a      	uxth	r2, r3
 8000b5a:	4b4f      	ldr	r3, [pc, #316]	; (8000c98 <FND4digit_time_display+0x214>)
 8000b5c:	805a      	strh	r2, [r3, #2]
			// 초
			FND[2] = FND_font[miniute_units];
 8000b5e:	7b3b      	ldrb	r3, [r7, #12]
 8000b60:	4a4c      	ldr	r2, [pc, #304]	; (8000c94 <FND4digit_time_display+0x210>)
 8000b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	4b4b      	ldr	r3, [pc, #300]	; (8000c98 <FND4digit_time_display+0x214>)
 8000b6a:	809a      	strh	r2, [r3, #4]
			FND[3] = FND_font[miniute_tens]; // FND 왼쪽 끝 자리
 8000b6c:	7b7b      	ldrb	r3, [r7, #13]
 8000b6e:	4a49      	ldr	r2, [pc, #292]	; (8000c94 <FND4digit_time_display+0x210>)
 8000b70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b74:	b29a      	uxth	r2, r3
 8000b76:	4b48      	ldr	r3, [pc, #288]	; (8000c98 <FND4digit_time_display+0x214>)
 8000b78:	80da      	strh	r2, [r3, #6]
		}

		FND4digit_off();
 8000b7a:	f7ff ff65 	bl	8000a48 <FND4digit_off>


		if (i == 3 && miniute_tens == 0)
 8000b7e:	4b47      	ldr	r3, [pc, #284]	; (8000c9c <FND4digit_time_display+0x218>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	2b03      	cmp	r3, #3
 8000b84:	d113      	bne.n	8000bae <FND4digit_time_display+0x12a>
 8000b86:	7b7b      	ldrb	r3, [r7, #13]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d110      	bne.n	8000bae <FND4digit_time_display+0x12a>
		{
			// 출력하면 안되고
			i++;
 8000b8c:	4b43      	ldr	r3, [pc, #268]	; (8000c9c <FND4digit_time_display+0x218>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	3301      	adds	r3, #1
 8000b92:	4a42      	ldr	r2, [pc, #264]	; (8000c9c <FND4digit_time_display+0x218>)
 8000b94:	6013      	str	r3, [r2, #0]
			i %= 4;
 8000b96:	4b41      	ldr	r3, [pc, #260]	; (8000c9c <FND4digit_time_display+0x218>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	425a      	negs	r2, r3
 8000b9c:	f003 0303 	and.w	r3, r3, #3
 8000ba0:	f002 0203 	and.w	r2, r2, #3
 8000ba4:	bf58      	it	pl
 8000ba6:	4253      	negpl	r3, r2
 8000ba8:	4a3c      	ldr	r2, [pc, #240]	; (8000c9c <FND4digit_time_display+0x218>)
 8000baa:	6013      	str	r3, [r2, #0]
			return;
 8000bac:	e064      	b.n	8000c78 <FND4digit_time_display+0x1f4>
		}

		if (i == 2 && miniute_tens == 0 && miniute_units == 0)
 8000bae:	4b3b      	ldr	r3, [pc, #236]	; (8000c9c <FND4digit_time_display+0x218>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d116      	bne.n	8000be4 <FND4digit_time_display+0x160>
 8000bb6:	7b7b      	ldrb	r3, [r7, #13]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <FND4digit_time_display+0x160>
 8000bbc:	7b3b      	ldrb	r3, [r7, #12]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d110      	bne.n	8000be4 <FND4digit_time_display+0x160>
		{
			// 출력하면 안되고
			i++;
 8000bc2:	4b36      	ldr	r3, [pc, #216]	; (8000c9c <FND4digit_time_display+0x218>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	4a34      	ldr	r2, [pc, #208]	; (8000c9c <FND4digit_time_display+0x218>)
 8000bca:	6013      	str	r3, [r2, #0]
			i %= 4;
 8000bcc:	4b33      	ldr	r3, [pc, #204]	; (8000c9c <FND4digit_time_display+0x218>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	425a      	negs	r2, r3
 8000bd2:	f003 0303 	and.w	r3, r3, #3
 8000bd6:	f002 0203 	and.w	r2, r2, #3
 8000bda:	bf58      	it	pl
 8000bdc:	4253      	negpl	r3, r2
 8000bde:	4a2f      	ldr	r2, [pc, #188]	; (8000c9c <FND4digit_time_display+0x218>)
 8000be0:	6013      	str	r3, [r2, #0]
			return;
 8000be2:	e049      	b.n	8000c78 <FND4digit_time_display+0x1f4>
		}

		if (i == 1 && miniute < 1 && second_tens == 0)
 8000be4:	4b2d      	ldr	r3, [pc, #180]	; (8000c9c <FND4digit_time_display+0x218>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d116      	bne.n	8000c1a <FND4digit_time_display+0x196>
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d113      	bne.n	8000c1a <FND4digit_time_display+0x196>
 8000bf2:	7afb      	ldrb	r3, [r7, #11]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d110      	bne.n	8000c1a <FND4digit_time_display+0x196>
		{
			// 출력하면 안되고
			i++;
 8000bf8:	4b28      	ldr	r3, [pc, #160]	; (8000c9c <FND4digit_time_display+0x218>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	4a27      	ldr	r2, [pc, #156]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c00:	6013      	str	r3, [r2, #0]
			i %= 4;
 8000c02:	4b26      	ldr	r3, [pc, #152]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	425a      	negs	r2, r3
 8000c08:	f003 0303 	and.w	r3, r3, #3
 8000c0c:	f002 0203 	and.w	r2, r2, #3
 8000c10:	bf58      	it	pl
 8000c12:	4253      	negpl	r3, r2
 8000c14:	4a21      	ldr	r2, [pc, #132]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c16:	6013      	str	r3, [r2, #0]
			return;
 8000c18:	e02e      	b.n	8000c78 <FND4digit_time_display+0x1f4>
		}


		HAL_GPIO_WritePin(FND_COM_PORT,FND_digit[i], GPIO_PIN_RESET);
 8000c1a:	4b20      	ldr	r3, [pc, #128]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	4a20      	ldr	r2, [pc, #128]	; (8000ca0 <FND4digit_time_display+0x21c>)
 8000c20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c24:	2200      	movs	r2, #0
 8000c26:	4619      	mov	r1, r3
 8000c28:	481e      	ldr	r0, [pc, #120]	; (8000ca4 <FND4digit_time_display+0x220>)
 8000c2a:	f003 fcef 	bl	800460c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(FND_DATA_PORT, FND[i], GPIO_PIN_SET);
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a19      	ldr	r2, [pc, #100]	; (8000c98 <FND4digit_time_display+0x214>)
 8000c34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	481a      	ldr	r0, [pc, #104]	; (8000ca8 <FND4digit_time_display+0x224>)
 8000c3e:	f003 fce5 	bl	800460c <HAL_GPIO_WritePin>

		if (i == 2)
 8000c42:	4b16      	ldr	r3, [pc, #88]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d105      	bne.n	8000c56 <FND4digit_time_display+0x1d2>
		{
			HAL_GPIO_WritePin(FND_DATA_PORT, FND_p, GPIO_PIN_SET);
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c50:	4815      	ldr	r0, [pc, #84]	; (8000ca8 <FND4digit_time_display+0x224>)
 8000c52:	f003 fcdb 	bl	800460c <HAL_GPIO_WritePin>
		}

		i++;   // 다음 display할 FND를 가리킨다.
 8000c56:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	4a0f      	ldr	r2, [pc, #60]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c5e:	6013      	str	r3, [r2, #0]
		i %= 4;
 8000c60:	4b0e      	ldr	r3, [pc, #56]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	425a      	negs	r2, r3
 8000c66:	f003 0303 	and.w	r3, r3, #3
 8000c6a:	f002 0203 	and.w	r2, r2, #3
 8000c6e:	bf58      	it	pl
 8000c70:	4253      	negpl	r3, r2
 8000c72:	4a0a      	ldr	r2, [pc, #40]	; (8000c9c <FND4digit_time_display+0x218>)
 8000c74:	6013      	str	r3, [r2, #0]
		return;
 8000c76:	bf00      	nop
	}
}
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	91a2b3c5 	.word	0x91a2b3c5
 8000c84:	88888889 	.word	0x88888889
 8000c88:	cccccccd 	.word	0xcccccccd
 8000c8c:	20000bf0 	.word	0x20000bf0
 8000c90:	200001b4 	.word	0x200001b4
 8000c94:	200000f0 	.word	0x200000f0
 8000c98:	200001ac 	.word	0x200001ac
 8000c9c:	200001b8 	.word	0x200001b8
 8000ca0:	200000e8 	.word	0x200000e8
 8000ca4:	40020800 	.word	0x40020800
 8000ca8:	40020400 	.word	0x40020400

08000cac <bcd2dec>:
	HAL_RTC_SetTime(&hrtc, &my_systemTime, RTC_FORMAT_BCD);
}

// 0010 0111 -> 23 (.ioc 환경변수 설정에서 날자값을 bcd포맷으로 저장하게 했기 때문에 이렇게 된다. binary 포맷이었다면 0001 0111 이었을 것)
uint8_t bcd2dec(uint8_t byte)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	71fb      	strb	r3, [r7, #7]
	uint8_t high, low;
	low = byte & 0x0f; // 하위 4bit (low nibble)
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	f003 030f 	and.w	r3, r3, #15
 8000cbc:	73fb      	strb	r3, [r7, #15]
	high = (byte >> 4) * 10; // 상위 4bit (high nibble)
 8000cbe:	79fb      	ldrb	r3, [r7, #7]
 8000cc0:	091b      	lsrs	r3, r3, #4
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	0092      	lsls	r2, r2, #2
 8000cc8:	4413      	add	r3, r2
 8000cca:	005b      	lsls	r3, r3, #1
 8000ccc:	73bb      	strb	r3, [r7, #14]

	return high + low;
 8000cce:	7bba      	ldrb	r2, [r7, #14]
 8000cd0:	7bfb      	ldrb	r3, [r7, #15]
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b2db      	uxtb	r3, r3
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
	...

08000ce4 <dec2bcd>:

// 23 -> 0010 0111
uint8_t dec2bcd(uint8_t byte)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b085      	sub	sp, #20
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	71fb      	strb	r3, [r7, #7]
	uint8_t high, low;

	high = (byte / 10) << 4;
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4a0d      	ldr	r2, [pc, #52]	; (8000d28 <dec2bcd+0x44>)
 8000cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	011b      	lsls	r3, r3, #4
 8000cfc:	73fb      	strb	r3, [r7, #15]
	low = (byte % 10);
 8000cfe:	79fa      	ldrb	r2, [r7, #7]
 8000d00:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <dec2bcd+0x44>)
 8000d02:	fba3 1302 	umull	r1, r3, r3, r2
 8000d06:	08d9      	lsrs	r1, r3, #3
 8000d08:	460b      	mov	r3, r1
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	440b      	add	r3, r1
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	73bb      	strb	r3, [r7, #14]

	return high + low;
 8000d14:	7bfa      	ldrb	r2, [r7, #15]
 8000d16:	7bbb      	ldrb	r3, [r7, #14]
 8000d18:	4413      	add	r3, r2
 8000d1a:	b2db      	uxtb	r3, r3
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3714      	adds	r7, #20
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr
 8000d28:	cccccccd 	.word	0xcccccccd

08000d2c <LEDbar_All_Off>:

/*
 * desc: ledbar가 모두 꺼진다.
 */
void LEDbar_All_Off(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, 0);
 8000d30:	2200      	movs	r2, #0
 8000d32:	21ff      	movs	r1, #255	; 0xff
 8000d34:	4802      	ldr	r0, [pc, #8]	; (8000d40 <LEDbar_All_Off+0x14>)
 8000d36:	f003 fc69 	bl	800460c <HAL_GPIO_WritePin>
}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	40020c00 	.word	0x40020c00

08000d44 <LEDbar_On_Up>:

/*
 * desc: ledbar는 8개의 led로 구성되어 있는데, 아래서부터 위로 한칸씩 올라가면서 1개의 led가 켜졌다가 꺼진다.
 */
void LEDbar_On_Up(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
	static int i = 0;

	if (TIM10_10ms_counter_ledbar >= 20)
 8000d48:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <LEDbar_On_Up+0x48>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2b13      	cmp	r3, #19
 8000d4e:	d91b      	bls.n	8000d88 <LEDbar_On_Up+0x44>
	{
		TIM10_10ms_counter_ledbar = 0;
 8000d50:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <LEDbar_On_Up+0x48>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]

		if (i == 8)
 8000d56:	4b0e      	ldr	r3, [pc, #56]	; (8000d90 <LEDbar_On_Up+0x4c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	2b08      	cmp	r3, #8
 8000d5c:	d104      	bne.n	8000d68 <LEDbar_On_Up+0x24>
		{
			LEDbar_All_Off();
 8000d5e:	f7ff ffe5 	bl	8000d2c <LEDbar_All_Off>
			i = 0;
 8000d62:	4b0b      	ldr	r3, [pc, #44]	; (8000d90 <LEDbar_On_Up+0x4c>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
		}

		LEDbar_All_Off();
 8000d68:	f7ff ffe0 	bl	8000d2c <LEDbar_All_Off>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i++, 1);
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <LEDbar_On_Up+0x4c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	1c5a      	adds	r2, r3, #1
 8000d72:	4907      	ldr	r1, [pc, #28]	; (8000d90 <LEDbar_On_Up+0x4c>)
 8000d74:	600a      	str	r2, [r1, #0]
 8000d76:	2201      	movs	r2, #1
 8000d78:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	2201      	movs	r2, #1
 8000d80:	4619      	mov	r1, r3
 8000d82:	4804      	ldr	r0, [pc, #16]	; (8000d94 <LEDbar_On_Up+0x50>)
 8000d84:	f003 fc42 	bl	800460c <HAL_GPIO_WritePin>
	}
}
 8000d88:	bf00      	nop
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20000c00 	.word	0x20000c00
 8000d90:	200001bc 	.word	0x200001bc
 8000d94:	40020c00 	.word	0x40020c00

08000d98 <LEDbar_Keepon_Up>:

/*
 * desc: ledbar는 8개의 led로 구성되어 있는데, 아래서부터 위로 한칸씩 올라가면서 켜진 LED는 유지하면서 1개의 led가 추가로 켜진다.
 */
void LEDbar_Keepon_Up(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
	static int i = 0;

	if (TIM10_10ms_counter_ledbar >= 20)
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <LEDbar_Keepon_Up+0x44>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b13      	cmp	r3, #19
 8000da2:	d919      	bls.n	8000dd8 <LEDbar_Keepon_Up+0x40>
	{
		TIM10_10ms_counter_ledbar = 0;
 8000da4:	4b0d      	ldr	r3, [pc, #52]	; (8000ddc <LEDbar_Keepon_Up+0x44>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	601a      	str	r2, [r3, #0]

		if (i == 8)
 8000daa:	4b0d      	ldr	r3, [pc, #52]	; (8000de0 <LEDbar_Keepon_Up+0x48>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	2b08      	cmp	r3, #8
 8000db0:	d104      	bne.n	8000dbc <LEDbar_Keepon_Up+0x24>
		{
			LEDbar_All_Off();
 8000db2:	f7ff ffbb 	bl	8000d2c <LEDbar_All_Off>
			i = 0;
 8000db6:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <LEDbar_Keepon_Up+0x48>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	601a      	str	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOD, 0x00|(0x01 << i++), 1);
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <LEDbar_Keepon_Up+0x48>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	1c5a      	adds	r2, r3, #1
 8000dc2:	4907      	ldr	r1, [pc, #28]	; (8000de0 <LEDbar_Keepon_Up+0x48>)
 8000dc4:	600a      	str	r2, [r1, #0]
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4804      	ldr	r0, [pc, #16]	; (8000de4 <LEDbar_Keepon_Up+0x4c>)
 8000dd4:	f003 fc1a 	bl	800460c <HAL_GPIO_WritePin>
	}
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000c00 	.word	0x20000c00
 8000de0:	200001c0 	.word	0x200001c0
 8000de4:	40020c00 	.word	0x40020c00

08000de8 <LEDbar_Flower_On>:

/*
 * desc: ledbar는 8개의 led로 구성되어 있는데, led가 펴져나가는 물결 모양으로 점멸되게 한다.
 */
void LEDbar_Flower_On(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
	static int i = 0;

	if (TIM10_10ms_counter_ledbar >= 20)
 8000dec:	4b16      	ldr	r3, [pc, #88]	; (8000e48 <LEDbar_Flower_On+0x60>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	2b13      	cmp	r3, #19
 8000df2:	d926      	bls.n	8000e42 <LEDbar_Flower_On+0x5a>
	{
		TIM10_10ms_counter_ledbar = 0;
 8000df4:	4b14      	ldr	r3, [pc, #80]	; (8000e48 <LEDbar_Flower_On+0x60>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]

		if (i == 4)
 8000dfa:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <LEDbar_Flower_On+0x64>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	d104      	bne.n	8000e0c <LEDbar_Flower_On+0x24>
		{
			LEDbar_All_Off();
 8000e02:	f7ff ff93 	bl	8000d2c <LEDbar_All_Off>
			i = 0;
 8000e06:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <LEDbar_Flower_On+0x64>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOD, 0x08 >> i, 1);
 8000e0c:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <LEDbar_Flower_On+0x64>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2208      	movs	r2, #8
 8000e12:	fa42 f303 	asr.w	r3, r2, r3
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	2201      	movs	r2, #1
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	480c      	ldr	r0, [pc, #48]	; (8000e50 <LEDbar_Flower_On+0x68>)
 8000e1e:	f003 fbf5 	bl	800460c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x10 << i, 1);
 8000e22:	4b0a      	ldr	r3, [pc, #40]	; (8000e4c <LEDbar_Flower_On+0x64>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2210      	movs	r2, #16
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	b29b      	uxth	r3, r3
 8000e2e:	2201      	movs	r2, #1
 8000e30:	4619      	mov	r1, r3
 8000e32:	4807      	ldr	r0, [pc, #28]	; (8000e50 <LEDbar_Flower_On+0x68>)
 8000e34:	f003 fbea 	bl	800460c <HAL_GPIO_WritePin>
		i++;
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <LEDbar_Flower_On+0x64>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	4a03      	ldr	r2, [pc, #12]	; (8000e4c <LEDbar_Flower_On+0x64>)
 8000e40:	6013      	str	r3, [r2, #0]
	}
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000c00 	.word	0x20000c00
 8000e4c:	200001c4 	.word	0x200001c4
 8000e50:	40020c00 	.word	0x40020c00

08000e54 <HAL_STSTICK_Handler>:
// ---------- call by SysTick_Handler of stm32f4xx_it.c ----------
// ARM default timer
// enter here every 1ms
volatile int fnd1ms_counter = 0;
void HAL_STSTICK_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
	fnd1ms_counter++; // 1ms timer
 8000e58:	4b04      	ldr	r3, [pc, #16]	; (8000e6c <HAL_STSTICK_Handler+0x18>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	3301      	adds	r3, #1
 8000e5e:	4a03      	ldr	r2, [pc, #12]	; (8000e6c <HAL_STSTICK_Handler+0x18>)
 8000e60:	6013      	str	r3, [r2, #0]
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	20000bf0 	.word	0x20000bf0

08000e70 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000e78:	1d39      	adds	r1, r7, #4
 8000e7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e7e:	2201      	movs	r2, #1
 8000e80:	4803      	ldr	r0, [pc, #12]	; (8000e90 <__io_putchar+0x20>)
 8000e82:	f007 f824 	bl	8007ece <HAL_UART_Transmit>

  return ch;
 8000e86:	687b      	ldr	r3, [r7, #4]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	2000065c 	.word	0x2000065c

08000e94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e98:	f002 fc92 	bl	80037c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9c:	f000 f826 	bl	8000eec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea0:	f000 fc3e 	bl	8001720 <MX_GPIO_Init>
  MX_ETH_Init();
 8000ea4:	f000 f88e 	bl	8000fc4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000ea8:	f000 fbb8 	bl	800161c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000eac:	f000 fc0a 	bl	80016c4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM10_Init();
 8000eb0:	f000 fb6c 	bl	800158c <MX_TIM10_Init>
  MX_TIM11_Init();
 8000eb4:	f000 fb8e 	bl	80015d4 <MX_TIM11_Init>
  MX_I2C1_Init();
 8000eb8:	f000 f8d2 	bl	8001060 <MX_I2C1_Init>
  MX_TIM3_Init();
 8000ebc:	f000 f9c4 	bl	8001248 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000ec0:	f000 fa16 	bl	80012f0 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000ec4:	f000 f966 	bl	8001194 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8000ec8:	f000 fbd2 	bl	8001670 <MX_USART6_UART_Init>
  MX_RTC_Init();
 8000ecc:	f000 f908 	bl	80010e0 <MX_RTC_Init>
  MX_TIM5_Init();
 8000ed0:	f000 fa84 	bl	80013dc <MX_TIM5_Init>
  MX_TIM9_Init();
 8000ed4:	f000 faf8 	bl	80014c8 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  printf("enter main()!!!\n");
 8000ed8:	4803      	ldr	r0, [pc, #12]	; (8000ee8 <main+0x54>)
 8000eda:	f008 fbc5 	bl	8009668 <puts>

  WashingMachine_Init();
 8000ede:	f001 fc2b 	bl	8002738 <WashingMachine_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  WashingMachine_Processing();
 8000ee2:	f001 fc69 	bl	80027b8 <WashingMachine_Processing>
 8000ee6:	e7fc      	b.n	8000ee2 <main+0x4e>
 8000ee8:	0800a680 	.word	0x0800a680

08000eec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b094      	sub	sp, #80	; 0x50
 8000ef0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	2230      	movs	r2, #48	; 0x30
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4618      	mov	r0, r3
 8000efc:	f008 fb3e 	bl	800957c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f00:	f107 030c 	add.w	r3, r7, #12
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f10:	2300      	movs	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	4b29      	ldr	r3, [pc, #164]	; (8000fbc <SystemClock_Config+0xd0>)
 8000f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f18:	4a28      	ldr	r2, [pc, #160]	; (8000fbc <SystemClock_Config+0xd0>)
 8000f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f20:	4b26      	ldr	r3, [pc, #152]	; (8000fbc <SystemClock_Config+0xd0>)
 8000f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	4b23      	ldr	r3, [pc, #140]	; (8000fc0 <SystemClock_Config+0xd4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a22      	ldr	r2, [pc, #136]	; (8000fc0 <SystemClock_Config+0xd4>)
 8000f36:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f3a:	6013      	str	r3, [r2, #0]
 8000f3c:	4b20      	ldr	r3, [pc, #128]	; (8000fc0 <SystemClock_Config+0xd4>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f44:	607b      	str	r3, [r7, #4]
 8000f46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000f48:	2309      	movs	r3, #9
 8000f4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f4c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000f50:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f52:	2301      	movs	r3, #1
 8000f54:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f56:	2302      	movs	r3, #2
 8000f58:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f5a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f60:	2304      	movs	r3, #4
 8000f62:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000f64:	23a8      	movs	r3, #168	; 0xa8
 8000f66:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f68:	2302      	movs	r3, #2
 8000f6a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f70:	f107 0320 	add.w	r3, r7, #32
 8000f74:	4618      	mov	r0, r3
 8000f76:	f004 f947 	bl	8005208 <HAL_RCC_OscConfig>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000f80:	f000 fd1e 	bl	80019c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f84:	230f      	movs	r3, #15
 8000f86:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f90:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f9c:	f107 030c 	add.w	r3, r7, #12
 8000fa0:	2105      	movs	r1, #5
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f004 fba8 	bl	80056f8 <HAL_RCC_ClockConfig>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000fae:	f000 fd07 	bl	80019c0 <Error_Handler>
  }
}
 8000fb2:	bf00      	nop
 8000fb4:	3750      	adds	r7, #80	; 0x50
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40007000 	.word	0x40007000

08000fc4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000fc8:	4b1f      	ldr	r3, [pc, #124]	; (8001048 <MX_ETH_Init+0x84>)
 8000fca:	4a20      	ldr	r2, [pc, #128]	; (800104c <MX_ETH_Init+0x88>)
 8000fcc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000fce:	4b20      	ldr	r3, [pc, #128]	; (8001050 <MX_ETH_Init+0x8c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	; (8001050 <MX_ETH_Init+0x8c>)
 8000fd6:	2280      	movs	r2, #128	; 0x80
 8000fd8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000fda:	4b1d      	ldr	r3, [pc, #116]	; (8001050 <MX_ETH_Init+0x8c>)
 8000fdc:	22e1      	movs	r2, #225	; 0xe1
 8000fde:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	; (8001050 <MX_ETH_Init+0x8c>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	; (8001050 <MX_ETH_Init+0x8c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000fec:	4b18      	ldr	r3, [pc, #96]	; (8001050 <MX_ETH_Init+0x8c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000ff2:	4b15      	ldr	r3, [pc, #84]	; (8001048 <MX_ETH_Init+0x84>)
 8000ff4:	4a16      	ldr	r2, [pc, #88]	; (8001050 <MX_ETH_Init+0x8c>)
 8000ff6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <MX_ETH_Init+0x84>)
 8000ffa:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000ffe:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001000:	4b11      	ldr	r3, [pc, #68]	; (8001048 <MX_ETH_Init+0x84>)
 8001002:	4a14      	ldr	r2, [pc, #80]	; (8001054 <MX_ETH_Init+0x90>)
 8001004:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001006:	4b10      	ldr	r3, [pc, #64]	; (8001048 <MX_ETH_Init+0x84>)
 8001008:	4a13      	ldr	r2, [pc, #76]	; (8001058 <MX_ETH_Init+0x94>)
 800100a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800100c:	4b0e      	ldr	r3, [pc, #56]	; (8001048 <MX_ETH_Init+0x84>)
 800100e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001012:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <MX_ETH_Init+0x84>)
 8001016:	f002 fe0d 	bl	8003c34 <HAL_ETH_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001020:	f000 fcce 	bl	80019c0 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001024:	2238      	movs	r2, #56	; 0x38
 8001026:	2100      	movs	r1, #0
 8001028:	480c      	ldr	r0, [pc, #48]	; (800105c <MX_ETH_Init+0x98>)
 800102a:	f008 faa7 	bl	800957c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <MX_ETH_Init+0x98>)
 8001030:	2221      	movs	r2, #33	; 0x21
 8001032:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <MX_ETH_Init+0x98>)
 8001036:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800103a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800103c:	4b07      	ldr	r3, [pc, #28]	; (800105c <MX_ETH_Init+0x98>)
 800103e:	2200      	movs	r2, #0
 8001040:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20000340 	.word	0x20000340
 800104c:	40028000 	.word	0x40028000
 8001050:	20000bf4 	.word	0x20000bf4
 8001054:	200002a0 	.word	0x200002a0
 8001058:	20000200 	.word	0x20000200
 800105c:	200001c8 	.word	0x200001c8

08001060 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001064:	4b1b      	ldr	r3, [pc, #108]	; (80010d4 <MX_I2C1_Init+0x74>)
 8001066:	4a1c      	ldr	r2, [pc, #112]	; (80010d8 <MX_I2C1_Init+0x78>)
 8001068:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800106a:	4b1a      	ldr	r3, [pc, #104]	; (80010d4 <MX_I2C1_Init+0x74>)
 800106c:	4a1b      	ldr	r2, [pc, #108]	; (80010dc <MX_I2C1_Init+0x7c>)
 800106e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001070:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <MX_I2C1_Init+0x74>)
 8001072:	2200      	movs	r2, #0
 8001074:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001076:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <MX_I2C1_Init+0x74>)
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <MX_I2C1_Init+0x74>)
 800107e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001082:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b13      	ldr	r3, [pc, #76]	; (80010d4 <MX_I2C1_Init+0x74>)
 8001086:	2200      	movs	r2, #0
 8001088:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <MX_I2C1_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001090:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <MX_I2C1_Init+0x74>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001096:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <MX_I2C1_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800109c:	480d      	ldr	r0, [pc, #52]	; (80010d4 <MX_I2C1_Init+0x74>)
 800109e:	f003 facf 	bl	8004640 <HAL_I2C_Init>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010a8:	f000 fc8a 	bl	80019c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010ac:	2100      	movs	r1, #0
 80010ae:	4809      	ldr	r0, [pc, #36]	; (80010d4 <MX_I2C1_Init+0x74>)
 80010b0:	f003 ff11 	bl	8004ed6 <HAL_I2CEx_ConfigAnalogFilter>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80010ba:	f000 fc81 	bl	80019c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010be:	2100      	movs	r1, #0
 80010c0:	4804      	ldr	r0, [pc, #16]	; (80010d4 <MX_I2C1_Init+0x74>)
 80010c2:	f003 ff44 	bl	8004f4e <HAL_I2CEx_ConfigDigitalFilter>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80010cc:	f000 fc78 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	200003f0 	.word	0x200003f0
 80010d8:	40005400 	.word	0x40005400
 80010dc:	000186a0 	.word	0x000186a0

080010e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80010f4:	2300      	movs	r3, #0
 80010f6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010f8:	4b24      	ldr	r3, [pc, #144]	; (800118c <MX_RTC_Init+0xac>)
 80010fa:	4a25      	ldr	r2, [pc, #148]	; (8001190 <MX_RTC_Init+0xb0>)
 80010fc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010fe:	4b23      	ldr	r3, [pc, #140]	; (800118c <MX_RTC_Init+0xac>)
 8001100:	2200      	movs	r2, #0
 8001102:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001104:	4b21      	ldr	r3, [pc, #132]	; (800118c <MX_RTC_Init+0xac>)
 8001106:	227f      	movs	r2, #127	; 0x7f
 8001108:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800110a:	4b20      	ldr	r3, [pc, #128]	; (800118c <MX_RTC_Init+0xac>)
 800110c:	22ff      	movs	r2, #255	; 0xff
 800110e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001110:	4b1e      	ldr	r3, [pc, #120]	; (800118c <MX_RTC_Init+0xac>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001116:	4b1d      	ldr	r3, [pc, #116]	; (800118c <MX_RTC_Init+0xac>)
 8001118:	2200      	movs	r2, #0
 800111a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800111c:	4b1b      	ldr	r3, [pc, #108]	; (800118c <MX_RTC_Init+0xac>)
 800111e:	2200      	movs	r2, #0
 8001120:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001122:	481a      	ldr	r0, [pc, #104]	; (800118c <MX_RTC_Init+0xac>)
 8001124:	f004 fec8 	bl	8005eb8 <HAL_RTC_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800112e:	f000 fc47 	bl	80019c0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x8;
 8001132:	2308      	movs	r3, #8
 8001134:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x38;
 8001136:	2338      	movs	r3, #56	; 0x38
 8001138:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x15;
 800113a:	2315      	movs	r3, #21
 800113c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2201      	movs	r2, #1
 800114a:	4619      	mov	r1, r3
 800114c:	480f      	ldr	r0, [pc, #60]	; (800118c <MX_RTC_Init+0xac>)
 800114e:	f004 ff29 	bl	8005fa4 <HAL_RTC_SetTime>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001158:	f000 fc32 	bl	80019c0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800115c:	2301      	movs	r3, #1
 800115e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 8001160:	2310      	movs	r3, #16
 8001162:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8001164:	2316      	movs	r3, #22
 8001166:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001168:	2323      	movs	r3, #35	; 0x23
 800116a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2201      	movs	r2, #1
 8001170:	4619      	mov	r1, r3
 8001172:	4806      	ldr	r0, [pc, #24]	; (800118c <MX_RTC_Init+0xac>)
 8001174:	f005 f80e 	bl	8006194 <HAL_RTC_SetDate>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800117e:	f000 fc1f 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000444 	.word	0x20000444
 8001190:	40002800 	.word	0x40002800

08001194 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b08a      	sub	sp, #40	; 0x28
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800119a:	f107 0320 	add.w	r3, r7, #32
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]
 80011b2:	615a      	str	r2, [r3, #20]
 80011b4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011b6:	4b23      	ldr	r3, [pc, #140]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011bc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 80011be:	4b21      	ldr	r3, [pc, #132]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011c0:	f240 628f 	movw	r2, #1679	; 0x68f
 80011c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c6:	4b1f      	ldr	r3, [pc, #124]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80011cc:	4b1d      	ldr	r3, [pc, #116]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80011d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011da:	4b1a      	ldr	r3, [pc, #104]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011e0:	4818      	ldr	r0, [pc, #96]	; (8001244 <MX_TIM2_Init+0xb0>)
 80011e2:	f005 fa27 	bl	8006634 <HAL_TIM_PWM_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80011ec:	f000 fbe8 	bl	80019c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f0:	2300      	movs	r3, #0
 80011f2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011f8:	f107 0320 	add.w	r3, r7, #32
 80011fc:	4619      	mov	r1, r3
 80011fe:	4811      	ldr	r0, [pc, #68]	; (8001244 <MX_TIM2_Init+0xb0>)
 8001200:	f006 fd88 	bl	8007d14 <HAL_TIMEx_MasterConfigSynchronization>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800120a:	f000 fbd9 	bl	80019c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800120e:	2360      	movs	r3, #96	; 0x60
 8001210:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 8001212:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001216:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001218:	2300      	movs	r3, #0
 800121a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001220:	1d3b      	adds	r3, r7, #4
 8001222:	2200      	movs	r2, #0
 8001224:	4619      	mov	r1, r3
 8001226:	4807      	ldr	r0, [pc, #28]	; (8001244 <MX_TIM2_Init+0xb0>)
 8001228:	f005 ff4e 	bl	80070c8 <HAL_TIM_PWM_ConfigChannel>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001232:	f000 fbc5 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001236:	4803      	ldr	r0, [pc, #12]	; (8001244 <MX_TIM2_Init+0xb0>)
 8001238:	f000 fe52 	bl	8001ee0 <HAL_TIM_MspPostInit>

}
 800123c:	bf00      	nop
 800123e:	3728      	adds	r7, #40	; 0x28
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000464 	.word	0x20000464

08001248 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001258:	463b      	mov	r3, r7
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001264:	4b20      	ldr	r3, [pc, #128]	; (80012e8 <MX_TIM3_Init+0xa0>)
 8001266:	4a21      	ldr	r2, [pc, #132]	; (80012ec <MX_TIM3_Init+0xa4>)
 8001268:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800126a:	4b1f      	ldr	r3, [pc, #124]	; (80012e8 <MX_TIM3_Init+0xa0>)
 800126c:	2253      	movs	r2, #83	; 0x53
 800126e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001270:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <MX_TIM3_Init+0xa0>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001276:	4b1c      	ldr	r3, [pc, #112]	; (80012e8 <MX_TIM3_Init+0xa0>)
 8001278:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800127c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800127e:	4b1a      	ldr	r3, [pc, #104]	; (80012e8 <MX_TIM3_Init+0xa0>)
 8001280:	2200      	movs	r2, #0
 8001282:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001284:	4b18      	ldr	r3, [pc, #96]	; (80012e8 <MX_TIM3_Init+0xa0>)
 8001286:	2200      	movs	r2, #0
 8001288:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800128a:	4817      	ldr	r0, [pc, #92]	; (80012e8 <MX_TIM3_Init+0xa0>)
 800128c:	f005 fc00 	bl	8006a90 <HAL_TIM_IC_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001296:	f000 fb93 	bl	80019c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800129e:	2300      	movs	r3, #0
 80012a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012a2:	f107 0310 	add.w	r3, r7, #16
 80012a6:	4619      	mov	r1, r3
 80012a8:	480f      	ldr	r0, [pc, #60]	; (80012e8 <MX_TIM3_Init+0xa0>)
 80012aa:	f006 fd33 	bl	8007d14 <HAL_TIMEx_MasterConfigSynchronization>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80012b4:	f000 fb84 	bl	80019c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80012b8:	230a      	movs	r3, #10
 80012ba:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012bc:	2301      	movs	r3, #1
 80012be:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80012c8:	463b      	mov	r3, r7
 80012ca:	2200      	movs	r2, #0
 80012cc:	4619      	mov	r1, r3
 80012ce:	4806      	ldr	r0, [pc, #24]	; (80012e8 <MX_TIM3_Init+0xa0>)
 80012d0:	f005 fe5e 	bl	8006f90 <HAL_TIM_IC_ConfigChannel>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80012da:	f000 fb71 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012de:	bf00      	nop
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	200004ac 	.word	0x200004ac
 80012ec:	40000400 	.word	0x40000400

080012f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b08e      	sub	sp, #56	; 0x38
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001304:	f107 0320 	add.w	r3, r7, #32
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
 800131c:	615a      	str	r2, [r3, #20]
 800131e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001320:	4b2c      	ldr	r3, [pc, #176]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001322:	4a2d      	ldr	r2, [pc, #180]	; (80013d8 <MX_TIM4_Init+0xe8>)
 8001324:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8001326:	4b2b      	ldr	r3, [pc, #172]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001328:	f240 3247 	movw	r2, #839	; 0x347
 800132c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132e:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001334:	4b27      	ldr	r3, [pc, #156]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001336:	2263      	movs	r2, #99	; 0x63
 8001338:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133a:	4b26      	ldr	r3, [pc, #152]	; (80013d4 <MX_TIM4_Init+0xe4>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001340:	4b24      	ldr	r3, [pc, #144]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001346:	4823      	ldr	r0, [pc, #140]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001348:	f005 f8b4 	bl	80064b4 <HAL_TIM_Base_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001352:	f000 fb35 	bl	80019c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001356:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800135c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001360:	4619      	mov	r1, r3
 8001362:	481c      	ldr	r0, [pc, #112]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001364:	f005 ff72 	bl	800724c <HAL_TIM_ConfigClockSource>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800136e:	f000 fb27 	bl	80019c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001372:	4818      	ldr	r0, [pc, #96]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001374:	f005 f95e 	bl	8006634 <HAL_TIM_PWM_Init>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800137e:	f000 fb1f 	bl	80019c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800138a:	f107 0320 	add.w	r3, r7, #32
 800138e:	4619      	mov	r1, r3
 8001390:	4810      	ldr	r0, [pc, #64]	; (80013d4 <MX_TIM4_Init+0xe4>)
 8001392:	f006 fcbf 	bl	8007d14 <HAL_TIMEx_MasterConfigSynchronization>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800139c:	f000 fb10 	bl	80019c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a0:	2360      	movs	r3, #96	; 0x60
 80013a2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 80013a4:	2345      	movs	r3, #69	; 0x45
 80013a6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013a8:	2300      	movs	r3, #0
 80013aa:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80013ac:	2304      	movs	r3, #4
 80013ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	2200      	movs	r2, #0
 80013b4:	4619      	mov	r1, r3
 80013b6:	4807      	ldr	r0, [pc, #28]	; (80013d4 <MX_TIM4_Init+0xe4>)
 80013b8:	f005 fe86 	bl	80070c8 <HAL_TIM_PWM_ConfigChannel>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80013c2:	f000 fafd 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80013c6:	4803      	ldr	r0, [pc, #12]	; (80013d4 <MX_TIM4_Init+0xe4>)
 80013c8:	f000 fd8a 	bl	8001ee0 <HAL_TIM_MspPostInit>

}
 80013cc:	bf00      	nop
 80013ce:	3738      	adds	r7, #56	; 0x38
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	200004f4 	.word	0x200004f4
 80013d8:	40000800 	.word	0x40000800

080013dc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08e      	sub	sp, #56	; 0x38
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f0:	f107 0320 	add.w	r3, r7, #32
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
 8001408:	615a      	str	r2, [r3, #20]
 800140a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800140c:	4b2c      	ldr	r3, [pc, #176]	; (80014c0 <MX_TIM5_Init+0xe4>)
 800140e:	4a2d      	ldr	r2, [pc, #180]	; (80014c4 <MX_TIM5_Init+0xe8>)
 8001410:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 52.5-1;
 8001412:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <MX_TIM5_Init+0xe4>)
 8001414:	2233      	movs	r2, #51	; 0x33
 8001416:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001418:	4b29      	ldr	r3, [pc, #164]	; (80014c0 <MX_TIM5_Init+0xe4>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 400-1;
 800141e:	4b28      	ldr	r3, [pc, #160]	; (80014c0 <MX_TIM5_Init+0xe4>)
 8001420:	f240 128f 	movw	r2, #399	; 0x18f
 8001424:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001426:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <MX_TIM5_Init+0xe4>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800142c:	4b24      	ldr	r3, [pc, #144]	; (80014c0 <MX_TIM5_Init+0xe4>)
 800142e:	2200      	movs	r2, #0
 8001430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001432:	4823      	ldr	r0, [pc, #140]	; (80014c0 <MX_TIM5_Init+0xe4>)
 8001434:	f005 f83e 	bl	80064b4 <HAL_TIM_Base_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800143e:	f000 fabf 	bl	80019c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001446:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001448:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800144c:	4619      	mov	r1, r3
 800144e:	481c      	ldr	r0, [pc, #112]	; (80014c0 <MX_TIM5_Init+0xe4>)
 8001450:	f005 fefc 	bl	800724c <HAL_TIM_ConfigClockSource>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 800145a:	f000 fab1 	bl	80019c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800145e:	4818      	ldr	r0, [pc, #96]	; (80014c0 <MX_TIM5_Init+0xe4>)
 8001460:	f005 f8e8 	bl	8006634 <HAL_TIM_PWM_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800146a:	f000 faa9 	bl	80019c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001476:	f107 0320 	add.w	r3, r7, #32
 800147a:	4619      	mov	r1, r3
 800147c:	4810      	ldr	r0, [pc, #64]	; (80014c0 <MX_TIM5_Init+0xe4>)
 800147e:	f006 fc49 	bl	8007d14 <HAL_TIMEx_MasterConfigSynchronization>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001488:	f000 fa9a 	bl	80019c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800148c:	2360      	movs	r3, #96	; 0x60
 800148e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	220c      	movs	r2, #12
 80014a0:	4619      	mov	r1, r3
 80014a2:	4807      	ldr	r0, [pc, #28]	; (80014c0 <MX_TIM5_Init+0xe4>)
 80014a4:	f005 fe10 	bl	80070c8 <HAL_TIM_PWM_ConfigChannel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 80014ae:	f000 fa87 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80014b2:	4803      	ldr	r0, [pc, #12]	; (80014c0 <MX_TIM5_Init+0xe4>)
 80014b4:	f000 fd14 	bl	8001ee0 <HAL_TIM_MspPostInit>

}
 80014b8:	bf00      	nop
 80014ba:	3738      	adds	r7, #56	; 0x38
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	2000053c 	.word	0x2000053c
 80014c4:	40000c00 	.word	0x40000c00

080014c8 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08c      	sub	sp, #48	; 0x30
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	2200      	movs	r2, #0
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	605a      	str	r2, [r3, #4]
 80014e4:	609a      	str	r2, [r3, #8]
 80014e6:	60da      	str	r2, [r3, #12]
 80014e8:	611a      	str	r2, [r3, #16]
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80014ee:	4b25      	ldr	r3, [pc, #148]	; (8001584 <MX_TIM9_Init+0xbc>)
 80014f0:	4a25      	ldr	r2, [pc, #148]	; (8001588 <MX_TIM9_Init+0xc0>)
 80014f2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 105-1;
 80014f4:	4b23      	ldr	r3, [pc, #140]	; (8001584 <MX_TIM9_Init+0xbc>)
 80014f6:	2268      	movs	r2, #104	; 0x68
 80014f8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014fa:	4b22      	ldr	r3, [pc, #136]	; (8001584 <MX_TIM9_Init+0xbc>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 400-1;
 8001500:	4b20      	ldr	r3, [pc, #128]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001502:	f240 128f 	movw	r2, #399	; 0x18f
 8001506:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001508:	4b1e      	ldr	r3, [pc, #120]	; (8001584 <MX_TIM9_Init+0xbc>)
 800150a:	2200      	movs	r2, #0
 800150c:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800150e:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001510:	2200      	movs	r2, #0
 8001512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001514:	481b      	ldr	r0, [pc, #108]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001516:	f004 ffcd 	bl	80064b4 <HAL_TIM_Base_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001520:	f000 fa4e 	bl	80019c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001528:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	4619      	mov	r1, r3
 8001530:	4814      	ldr	r0, [pc, #80]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001532:	f005 fe8b 	bl	800724c <HAL_TIM_ConfigClockSource>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 800153c:	f000 fa40 	bl	80019c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001540:	4810      	ldr	r0, [pc, #64]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001542:	f005 f877 	bl	8006634 <HAL_TIM_PWM_Init>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 800154c:	f000 fa38 	bl	80019c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001550:	2360      	movs	r3, #96	; 0x60
 8001552:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200-1;
 8001554:	23c7      	movs	r3, #199	; 0xc7
 8001556:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001558:	2300      	movs	r3, #0
 800155a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	2200      	movs	r2, #0
 8001564:	4619      	mov	r1, r3
 8001566:	4807      	ldr	r0, [pc, #28]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001568:	f005 fdae 	bl	80070c8 <HAL_TIM_PWM_ConfigChannel>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001572:	f000 fa25 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001576:	4803      	ldr	r0, [pc, #12]	; (8001584 <MX_TIM9_Init+0xbc>)
 8001578:	f000 fcb2 	bl	8001ee0 <HAL_TIM_MspPostInit>

}
 800157c:	bf00      	nop
 800157e:	3730      	adds	r7, #48	; 0x30
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000584 	.word	0x20000584
 8001588:	40014000 	.word	0x40014000

0800158c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001590:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <MX_TIM10_Init+0x40>)
 8001592:	4a0f      	ldr	r2, [pc, #60]	; (80015d0 <MX_TIM10_Init+0x44>)
 8001594:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001596:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <MX_TIM10_Init+0x40>)
 8001598:	22a7      	movs	r2, #167	; 0xa7
 800159a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <MX_TIM10_Init+0x40>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <MX_TIM10_Init+0x40>)
 80015a4:	f242 720f 	movw	r2, #9999	; 0x270f
 80015a8:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015aa:	4b08      	ldr	r3, [pc, #32]	; (80015cc <MX_TIM10_Init+0x40>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015b0:	4b06      	ldr	r3, [pc, #24]	; (80015cc <MX_TIM10_Init+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80015b6:	4805      	ldr	r0, [pc, #20]	; (80015cc <MX_TIM10_Init+0x40>)
 80015b8:	f004 ff7c 	bl	80064b4 <HAL_TIM_Base_Init>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 80015c2:	f000 f9fd 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	200005cc 	.word	0x200005cc
 80015d0:	40014400 	.word	0x40014400

080015d4 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <MX_TIM11_Init+0x40>)
 80015da:	4a0f      	ldr	r2, [pc, #60]	; (8001618 <MX_TIM11_Init+0x44>)
 80015dc:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 80015de:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <MX_TIM11_Init+0x40>)
 80015e0:	22a7      	movs	r2, #167	; 0xa7
 80015e2:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <MX_TIM11_Init+0x40>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80015ea:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <MX_TIM11_Init+0x40>)
 80015ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015f0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f2:	4b08      	ldr	r3, [pc, #32]	; (8001614 <MX_TIM11_Init+0x40>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <MX_TIM11_Init+0x40>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80015fe:	4805      	ldr	r0, [pc, #20]	; (8001614 <MX_TIM11_Init+0x40>)
 8001600:	f004 ff58 	bl	80064b4 <HAL_TIM_Base_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800160a:	f000 f9d9 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000614 	.word	0x20000614
 8001618:	40014800 	.word	0x40014800

0800161c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001620:	4b11      	ldr	r3, [pc, #68]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001622:	4a12      	ldr	r2, [pc, #72]	; (800166c <MX_USART3_UART_Init+0x50>)
 8001624:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001626:	4b10      	ldr	r3, [pc, #64]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001628:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800162c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800162e:	4b0e      	ldr	r3, [pc, #56]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001630:	2200      	movs	r2, #0
 8001632:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001634:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001636:	2200      	movs	r2, #0
 8001638:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 800163c:	2200      	movs	r2, #0
 800163e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001642:	220c      	movs	r2, #12
 8001644:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001646:	4b08      	ldr	r3, [pc, #32]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001648:	2200      	movs	r2, #0
 800164a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 800164e:	2200      	movs	r2, #0
 8001650:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001652:	4805      	ldr	r0, [pc, #20]	; (8001668 <MX_USART3_UART_Init+0x4c>)
 8001654:	f006 fbee 	bl	8007e34 <HAL_UART_Init>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d001      	beq.n	8001662 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800165e:	f000 f9af 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	2000065c 	.word	0x2000065c
 800166c:	40004800 	.word	0x40004800

08001670 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001674:	4b11      	ldr	r3, [pc, #68]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 8001676:	4a12      	ldr	r2, [pc, #72]	; (80016c0 <MX_USART6_UART_Init+0x50>)
 8001678:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800167a:	4b10      	ldr	r3, [pc, #64]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 800167c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001680:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800168e:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 8001690:	2200      	movs	r2, #0
 8001692:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 8001696:	220c      	movs	r2, #12
 8001698:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 800169c:	2200      	movs	r2, #0
 800169e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016a0:	4b06      	ldr	r3, [pc, #24]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016a6:	4805      	ldr	r0, [pc, #20]	; (80016bc <MX_USART6_UART_Init+0x4c>)
 80016a8:	f006 fbc4 	bl	8007e34 <HAL_UART_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80016b2:	f000 f985 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	200006a0 	.word	0x200006a0
 80016c0:	40011400 	.word	0x40011400

080016c4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80016ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016d2:	2204      	movs	r2, #4
 80016d4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80016d6:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016d8:	2202      	movs	r2, #2
 80016da:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016e4:	2202      	movs	r2, #2
 80016e6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016fc:	2201      	movs	r2, #1
 80016fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001702:	2200      	movs	r2, #0
 8001704:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001708:	f003 fc60 	bl	8004fcc <HAL_PCD_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001712:	f000 f955 	bl	80019c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200006e4 	.word	0x200006e4

08001720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b08e      	sub	sp, #56	; 0x38
 8001724:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001726:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	605a      	str	r2, [r3, #4]
 8001730:	609a      	str	r2, [r3, #8]
 8001732:	60da      	str	r2, [r3, #12]
 8001734:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	623b      	str	r3, [r7, #32]
 800173a:	4b99      	ldr	r3, [pc, #612]	; (80019a0 <MX_GPIO_Init+0x280>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	4a98      	ldr	r2, [pc, #608]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001740:	f043 0310 	orr.w	r3, r3, #16
 8001744:	6313      	str	r3, [r2, #48]	; 0x30
 8001746:	4b96      	ldr	r3, [pc, #600]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	f003 0310 	and.w	r3, r3, #16
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	61fb      	str	r3, [r7, #28]
 8001756:	4b92      	ldr	r3, [pc, #584]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	4a91      	ldr	r2, [pc, #580]	; (80019a0 <MX_GPIO_Init+0x280>)
 800175c:	f043 0304 	orr.w	r3, r3, #4
 8001760:	6313      	str	r3, [r2, #48]	; 0x30
 8001762:	4b8f      	ldr	r3, [pc, #572]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	f003 0304 	and.w	r3, r3, #4
 800176a:	61fb      	str	r3, [r7, #28]
 800176c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	61bb      	str	r3, [r7, #24]
 8001772:	4b8b      	ldr	r3, [pc, #556]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	4a8a      	ldr	r2, [pc, #552]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800177c:	6313      	str	r3, [r2, #48]	; 0x30
 800177e:	4b88      	ldr	r3, [pc, #544]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001786:	61bb      	str	r3, [r7, #24]
 8001788:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
 800178e:	4b84      	ldr	r3, [pc, #528]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a83      	ldr	r2, [pc, #524]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b81      	ldr	r3, [pc, #516]	; (80019a0 <MX_GPIO_Init+0x280>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	4b7d      	ldr	r3, [pc, #500]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a7c      	ldr	r2, [pc, #496]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017b0:	f043 0302 	orr.w	r3, r3, #2
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b7a      	ldr	r3, [pc, #488]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	4b76      	ldr	r3, [pc, #472]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a75      	ldr	r2, [pc, #468]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017cc:	f043 0320 	orr.w	r3, r3, #32
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b73      	ldr	r3, [pc, #460]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0320 	and.w	r3, r3, #32
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]
 80017e2:	4b6f      	ldr	r3, [pc, #444]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a6e      	ldr	r2, [pc, #440]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017e8:	f043 0308 	orr.w	r3, r3, #8
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b6c      	ldr	r3, [pc, #432]	; (80019a0 <MX_GPIO_Init+0x280>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0308 	and.w	r3, r3, #8
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	4b68      	ldr	r3, [pc, #416]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a67      	ldr	r2, [pc, #412]	; (80019a0 <MX_GPIO_Init+0x280>)
 8001804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b65      	ldr	r3, [pc, #404]	; (80019a0 <MX_GPIO_Init+0x280>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	2101      	movs	r1, #1
 800181a:	4862      	ldr	r0, [pc, #392]	; (80019a4 <MX_GPIO_Init+0x284>)
 800181c:	f002 fef6 	bl	800460c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|FND_A_Pin|FND_B_Pin|FND_G_Pin
 8001820:	2200      	movs	r2, #0
 8001822:	f24d 01ff 	movw	r1, #53503	; 0xd0ff
 8001826:	4860      	ldr	r0, [pc, #384]	; (80019a8 <MX_GPIO_Init+0x288>)
 8001828:	f002 fef0 	bl	800460c <HAL_GPIO_WritePin>
                          |LD3_Pin|FND_DP_Pin|FND_C_Pin|FND_D_Pin
                          |FND_E_Pin|FND_F_Pin|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001832:	485e      	ldr	r0, [pc, #376]	; (80019ac <MX_GPIO_Init+0x28c>)
 8001834:	f002 feea 	bl	800460c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin|FAN_ROTATE_DERECTION_LED_Pin, GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 800183e:	485c      	ldr	r0, [pc, #368]	; (80019b0 <MX_GPIO_Init+0x290>)
 8001840:	f002 fee4 	bl	800460c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001844:	2200      	movs	r2, #0
 8001846:	2140      	movs	r1, #64	; 0x40
 8001848:	485a      	ldr	r0, [pc, #360]	; (80019b4 <MX_GPIO_Init+0x294>)
 800184a:	f002 fedf 	bl	800460c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin, GPIO_PIN_RESET);
 800184e:	2200      	movs	r2, #0
 8001850:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8001854:	4858      	ldr	r0, [pc, #352]	; (80019b8 <MX_GPIO_Init+0x298>)
 8001856:	f002 fed9 	bl	800460c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LEDBAR0_Pin|LEDBAR1_Pin|LEDBAR2_Pin|LEDBAR3_Pin
 800185a:	2200      	movs	r2, #0
 800185c:	21ff      	movs	r1, #255	; 0xff
 800185e:	4857      	ldr	r0, [pc, #348]	; (80019bc <MX_GPIO_Init+0x29c>)
 8001860:	f002 fed4 	bl	800460c <HAL_GPIO_WritePin>
                          |LEDBAR4_Pin|LEDBAR5_Pin|LEDBAR6_Pin|LEDBAR7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001864:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800186a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800186e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001878:	4619      	mov	r1, r3
 800187a:	484f      	ldr	r0, [pc, #316]	; (80019b8 <MX_GPIO_Init+0x298>)
 800187c:	f002 fd02 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8001880:	2301      	movs	r3, #1
 8001882:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	2301      	movs	r3, #1
 8001886:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8001890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001894:	4619      	mov	r1, r3
 8001896:	4843      	ldr	r0, [pc, #268]	; (80019a4 <MX_GPIO_Init+0x284>)
 8001898:	f002 fcf4 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin FND_A_Pin FND_B_Pin FND_G_Pin
                           LD3_Pin FND_DP_Pin FND_C_Pin FND_D_Pin
                           FND_E_Pin FND_F_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|FND_A_Pin|FND_B_Pin|FND_G_Pin
 800189c:	f24d 03ff 	movw	r3, #53503	; 0xd0ff
 80018a0:	627b      	str	r3, [r7, #36]	; 0x24
                          |LD3_Pin|FND_DP_Pin|FND_C_Pin|FND_D_Pin
                          |FND_E_Pin|FND_F_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a2:	2301      	movs	r3, #1
 80018a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b2:	4619      	mov	r1, r3
 80018b4:	483c      	ldr	r0, [pc, #240]	; (80019a8 <MX_GPIO_Init+0x288>)
 80018b6:	f002 fce5 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 80018ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c0:	2301      	movs	r3, #1
 80018c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2300      	movs	r3, #0
 80018ca:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d0:	4619      	mov	r1, r3
 80018d2:	4836      	ldr	r0, [pc, #216]	; (80019ac <MX_GPIO_Init+0x28c>)
 80018d4:	f002 fcd6 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_DCMOTOR_Pin IN2_DCMOTOR_Pin FAN_ROTATE_DERECTION_LED_Pin */
  GPIO_InitStruct.Pin = IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin|FAN_ROTATE_DERECTION_LED_Pin;
 80018d8:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80018dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018de:	2301      	movs	r3, #1
 80018e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ee:	4619      	mov	r1, r3
 80018f0:	482f      	ldr	r0, [pc, #188]	; (80019b0 <MX_GPIO_Init+0x290>)
 80018f2:	f002 fcc7 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 80018f6:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fc:	2300      	movs	r3, #0
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001904:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001908:	4619      	mov	r1, r3
 800190a:	4829      	ldr	r0, [pc, #164]	; (80019b0 <MX_GPIO_Init+0x290>)
 800190c:	f002 fcba 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON4_Pin */
  GPIO_InitStruct.Pin = BUTTON4_Pin;
 8001910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001914:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001916:	2300      	movs	r3, #0
 8001918:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON4_GPIO_Port, &GPIO_InitStruct);
 800191e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001922:	4619      	mov	r1, r3
 8001924:	4820      	ldr	r0, [pc, #128]	; (80019a8 <MX_GPIO_Init+0x288>)
 8001926:	f002 fcad 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800192a:	2340      	movs	r3, #64	; 0x40
 800192c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192e:	2301      	movs	r3, #1
 8001930:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800193a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193e:	4619      	mov	r1, r3
 8001940:	481c      	ldr	r0, [pc, #112]	; (80019b4 <MX_GPIO_Init+0x294>)
 8001942:	f002 fc9f 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800194a:	2300      	movs	r3, #0
 800194c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001952:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001956:	4619      	mov	r1, r3
 8001958:	4816      	ldr	r0, [pc, #88]	; (80019b4 <MX_GPIO_Init+0x294>)
 800195a:	f002 fc93 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pins : FND_D1_Pin FND_D2_Pin FND_D3_Pin FND_D4_Pin */
  GPIO_InitStruct.Pin = FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin;
 800195e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001964:	2301      	movs	r3, #1
 8001966:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196c:	2300      	movs	r3, #0
 800196e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001970:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001974:	4619      	mov	r1, r3
 8001976:	4810      	ldr	r0, [pc, #64]	; (80019b8 <MX_GPIO_Init+0x298>)
 8001978:	f002 fc84 	bl	8004284 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDBAR0_Pin LEDBAR1_Pin LEDBAR2_Pin LEDBAR3_Pin
                           LEDBAR4_Pin LEDBAR5_Pin LEDBAR6_Pin LEDBAR7_Pin */
  GPIO_InitStruct.Pin = LEDBAR0_Pin|LEDBAR1_Pin|LEDBAR2_Pin|LEDBAR3_Pin
 800197c:	23ff      	movs	r3, #255	; 0xff
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
                          |LEDBAR4_Pin|LEDBAR5_Pin|LEDBAR6_Pin|LEDBAR7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001980:	2301      	movs	r3, #1
 8001982:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001988:	2300      	movs	r3, #0
 800198a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800198c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001990:	4619      	mov	r1, r3
 8001992:	480a      	ldr	r0, [pc, #40]	; (80019bc <MX_GPIO_Init+0x29c>)
 8001994:	f002 fc76 	bl	8004284 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001998:	bf00      	nop
 800199a:	3738      	adds	r7, #56	; 0x38
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020000 	.word	0x40020000
 80019a8:	40020400 	.word	0x40020400
 80019ac:	40021400 	.word	0x40021400
 80019b0:	40021000 	.word	0x40021000
 80019b4:	40021800 	.word	0x40021800
 80019b8:	40020800 	.word	0x40020800
 80019bc:	40020c00 	.word	0x40020c00

080019c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c4:	b672      	cpsid	i
}
 80019c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <Error_Handler+0x8>
	...

080019cc <open_WashingMachine_Lid>:
	// 서보모터 데이터 시트에서 1.5ms동안 유지되는 high 신호는 90도 회전으로 본다. ==> 0.00002 * 75개
	// 서보모터 데이터 시트에서 1ms동안 유지되는 high 신호는 0도 회전으로 본다. ==> 0.00002 * 50개
}

void open_WashingMachine_Lid(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 50);
 80019d0:	4b04      	ldr	r3, [pc, #16]	; (80019e4 <open_WashingMachine_Lid+0x18>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2232      	movs	r2, #50	; 0x32
 80019d6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	20000464 	.word	0x20000464

080019e8 <close_WashingMachine_Lid>:

void close_WashingMachine_Lid(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 100);
 80019ec:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <close_WashingMachine_Lid+0x18>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2264      	movs	r2, #100	; 0x64
 80019f2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000464 	.word	0x20000464

08001a04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b083      	sub	sp, #12
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a12:	4a0f      	ldr	r2, [pc, #60]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a18:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1a:	4b0d      	ldr	r3, [pc, #52]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a22:	607b      	str	r3, [r7, #4]
 8001a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	603b      	str	r3, [r7, #0]
 8001a2a:	4b09      	ldr	r3, [pc, #36]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a2e:	4a08      	ldr	r2, [pc, #32]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a34:	6413      	str	r3, [r2, #64]	; 0x40
 8001a36:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	40023800 	.word	0x40023800

08001a54 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08e      	sub	sp, #56	; 0x38
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a55      	ldr	r2, [pc, #340]	; (8001bc8 <HAL_ETH_MspInit+0x174>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	f040 80a4 	bne.w	8001bc0 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
 8001a7c:	4b53      	ldr	r3, [pc, #332]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a80:	4a52      	ldr	r2, [pc, #328]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001a82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a86:	6313      	str	r3, [r2, #48]	; 0x30
 8001a88:	4b50      	ldr	r3, [pc, #320]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a90:	623b      	str	r3, [r7, #32]
 8001a92:	6a3b      	ldr	r3, [r7, #32]
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
 8001a98:	4b4c      	ldr	r3, [pc, #304]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9c:	4a4b      	ldr	r2, [pc, #300]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001a9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001aa2:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa4:	4b49      	ldr	r3, [pc, #292]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001aac:	61fb      	str	r3, [r7, #28]
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61bb      	str	r3, [r7, #24]
 8001ab4:	4b45      	ldr	r3, [pc, #276]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab8:	4a44      	ldr	r2, [pc, #272]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001aba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001abe:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac0:	4b42      	ldr	r3, [pc, #264]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001ac8:	61bb      	str	r3, [r7, #24]
 8001aca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	4b3e      	ldr	r3, [pc, #248]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad4:	4a3d      	ldr	r2, [pc, #244]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001ad6:	f043 0304 	orr.w	r3, r3, #4
 8001ada:	6313      	str	r3, [r2, #48]	; 0x30
 8001adc:	4b3b      	ldr	r3, [pc, #236]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	4b37      	ldr	r3, [pc, #220]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af0:	4a36      	ldr	r2, [pc, #216]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6313      	str	r3, [r2, #48]	; 0x30
 8001af8:	4b34      	ldr	r3, [pc, #208]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afc:	f003 0301 	and.w	r3, r3, #1
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b04:	2300      	movs	r3, #0
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	4b30      	ldr	r3, [pc, #192]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	4a2f      	ldr	r2, [pc, #188]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001b0e:	f043 0302 	orr.w	r3, r3, #2
 8001b12:	6313      	str	r3, [r2, #48]	; 0x30
 8001b14:	4b2d      	ldr	r3, [pc, #180]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	4b29      	ldr	r3, [pc, #164]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b28:	4a28      	ldr	r2, [pc, #160]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001b2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b30:	4b26      	ldr	r3, [pc, #152]	; (8001bcc <HAL_ETH_MspInit+0x178>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001b3c:	2332      	movs	r3, #50	; 0x32
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b4c:	230b      	movs	r3, #11
 8001b4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b54:	4619      	mov	r1, r3
 8001b56:	481e      	ldr	r0, [pc, #120]	; (8001bd0 <HAL_ETH_MspInit+0x17c>)
 8001b58:	f002 fb94 	bl	8004284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001b5c:	2386      	movs	r3, #134	; 0x86
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b6c:	230b      	movs	r3, #11
 8001b6e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b74:	4619      	mov	r1, r3
 8001b76:	4817      	ldr	r0, [pc, #92]	; (8001bd4 <HAL_ETH_MspInit+0x180>)
 8001b78:	f002 fb84 	bl	8004284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001b7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b82:	2302      	movs	r3, #2
 8001b84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b86:	2300      	movs	r3, #0
 8001b88:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001b8e:	230b      	movs	r3, #11
 8001b90:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001b92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b96:	4619      	mov	r1, r3
 8001b98:	480f      	ldr	r0, [pc, #60]	; (8001bd8 <HAL_ETH_MspInit+0x184>)
 8001b9a:	f002 fb73 	bl	8004284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001b9e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001ba2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001bb0:	230b      	movs	r3, #11
 8001bb2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4808      	ldr	r0, [pc, #32]	; (8001bdc <HAL_ETH_MspInit+0x188>)
 8001bbc:	f002 fb62 	bl	8004284 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001bc0:	bf00      	nop
 8001bc2:	3738      	adds	r7, #56	; 0x38
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	40028000 	.word	0x40028000
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	40020800 	.word	0x40020800
 8001bd4:	40020000 	.word	0x40020000
 8001bd8:	40020400 	.word	0x40020400
 8001bdc:	40021800 	.word	0x40021800

08001be0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08a      	sub	sp, #40	; 0x28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
 8001bf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a19      	ldr	r2, [pc, #100]	; (8001c64 <HAL_I2C_MspInit+0x84>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d12c      	bne.n	8001c5c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	613b      	str	r3, [r7, #16]
 8001c06:	4b18      	ldr	r3, [pc, #96]	; (8001c68 <HAL_I2C_MspInit+0x88>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a17      	ldr	r2, [pc, #92]	; (8001c68 <HAL_I2C_MspInit+0x88>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b15      	ldr	r3, [pc, #84]	; (8001c68 <HAL_I2C_MspInit+0x88>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	613b      	str	r3, [r7, #16]
 8001c1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c24:	2312      	movs	r3, #18
 8001c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c30:	2304      	movs	r3, #4
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480c      	ldr	r0, [pc, #48]	; (8001c6c <HAL_I2C_MspInit+0x8c>)
 8001c3c:	f002 fb22 	bl	8004284 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c40:	2300      	movs	r3, #0
 8001c42:	60fb      	str	r3, [r7, #12]
 8001c44:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <HAL_I2C_MspInit+0x88>)
 8001c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c48:	4a07      	ldr	r2, [pc, #28]	; (8001c68 <HAL_I2C_MspInit+0x88>)
 8001c4a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c4e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c50:	4b05      	ldr	r3, [pc, #20]	; (8001c68 <HAL_I2C_MspInit+0x88>)
 8001c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c5c:	bf00      	nop
 8001c5e:	3728      	adds	r7, #40	; 0x28
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40005400 	.word	0x40005400
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	40020400 	.word	0x40020400

08001c70 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b08e      	sub	sp, #56	; 0x38
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c78:	f107 0308 	add.w	r3, r7, #8
 8001c7c:	2230      	movs	r2, #48	; 0x30
 8001c7e:	2100      	movs	r1, #0
 8001c80:	4618      	mov	r0, r3
 8001c82:	f007 fc7b 	bl	800957c <memset>
  if(hrtc->Instance==RTC)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a0c      	ldr	r2, [pc, #48]	; (8001cbc <HAL_RTC_MspInit+0x4c>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d111      	bne.n	8001cb4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c90:	2320      	movs	r3, #32
 8001c92:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001c94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c98:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c9a:	f107 0308 	add.w	r3, r7, #8
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f003 ff4a 	bl	8005b38 <HAL_RCCEx_PeriphCLKConfig>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001caa:	f7ff fe89 	bl	80019c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001cae:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <HAL_RTC_MspInit+0x50>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001cb4:	bf00      	nop
 8001cb6:	3738      	adds	r7, #56	; 0x38
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40002800 	.word	0x40002800
 8001cc0:	42470e3c 	.word	0x42470e3c

08001cc4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cd4:	d115      	bne.n	8001d02 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <HAL_TIM_PWM_MspInit+0x48>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	4a0b      	ldr	r2, [pc, #44]	; (8001d0c <HAL_TIM_PWM_MspInit+0x48>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <HAL_TIM_PWM_MspInit+0x48>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	201c      	movs	r0, #28
 8001cf8:	f001 fed3 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cfc:	201c      	movs	r0, #28
 8001cfe:	f001 feec 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001d02:	bf00      	nop
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40023800 	.word	0x40023800

08001d10 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08a      	sub	sp, #40	; 0x28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d18:	f107 0314 	add.w	r3, r7, #20
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a1d      	ldr	r2, [pc, #116]	; (8001da4 <HAL_TIM_IC_MspInit+0x94>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d133      	bne.n	8001d9a <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	613b      	str	r3, [r7, #16]
 8001d36:	4b1c      	ldr	r3, [pc, #112]	; (8001da8 <HAL_TIM_IC_MspInit+0x98>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	4a1b      	ldr	r2, [pc, #108]	; (8001da8 <HAL_TIM_IC_MspInit+0x98>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	6413      	str	r3, [r2, #64]	; 0x40
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <HAL_TIM_IC_MspInit+0x98>)
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b15      	ldr	r3, [pc, #84]	; (8001da8 <HAL_TIM_IC_MspInit+0x98>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d56:	4a14      	ldr	r2, [pc, #80]	; (8001da8 <HAL_TIM_IC_MspInit+0x98>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5e:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <HAL_TIM_IC_MspInit+0x98>)
 8001d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8001d6a:	2340      	movs	r3, #64	; 0x40
 8001d6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d76:	2300      	movs	r3, #0
 8001d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 8001d7e:	f107 0314 	add.w	r3, r7, #20
 8001d82:	4619      	mov	r1, r3
 8001d84:	4809      	ldr	r0, [pc, #36]	; (8001dac <HAL_TIM_IC_MspInit+0x9c>)
 8001d86:	f002 fa7d 	bl	8004284 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	201d      	movs	r0, #29
 8001d90:	f001 fe87 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d94:	201d      	movs	r0, #29
 8001d96:	f001 fea0 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d9a:	bf00      	nop
 8001d9c:	3728      	adds	r7, #40	; 0x28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	40000400 	.word	0x40000400
 8001da8:	40023800 	.word	0x40023800
 8001dac:	40020000 	.word	0x40020000

08001db0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b088      	sub	sp, #32
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a42      	ldr	r2, [pc, #264]	; (8001ec8 <HAL_TIM_Base_MspInit+0x118>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d10e      	bne.n	8001de0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61fb      	str	r3, [r7, #28]
 8001dc6:	4b41      	ldr	r3, [pc, #260]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	4a40      	ldr	r2, [pc, #256]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001dcc:	f043 0304 	orr.w	r3, r3, #4
 8001dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001dd2:	4b3e      	ldr	r3, [pc, #248]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f003 0304 	and.w	r3, r3, #4
 8001dda:	61fb      	str	r3, [r7, #28]
 8001ddc:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001dde:	e06e      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM5)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a3a      	ldr	r2, [pc, #232]	; (8001ed0 <HAL_TIM_Base_MspInit+0x120>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d116      	bne.n	8001e18 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	61bb      	str	r3, [r7, #24]
 8001dee:	4b37      	ldr	r3, [pc, #220]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df2:	4a36      	ldr	r2, [pc, #216]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001df4:	f043 0308 	orr.w	r3, r3, #8
 8001df8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfa:	4b34      	ldr	r3, [pc, #208]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	61bb      	str	r3, [r7, #24]
 8001e04:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2032      	movs	r0, #50	; 0x32
 8001e0c:	f001 fe49 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e10:	2032      	movs	r0, #50	; 0x32
 8001e12:	f001 fe62 	bl	8003ada <HAL_NVIC_EnableIRQ>
}
 8001e16:	e052      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM9)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a2d      	ldr	r2, [pc, #180]	; (8001ed4 <HAL_TIM_Base_MspInit+0x124>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d116      	bne.n	8001e50 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
 8001e26:	4b29      	ldr	r3, [pc, #164]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2a:	4a28      	ldr	r2, [pc, #160]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e30:	6453      	str	r3, [r2, #68]	; 0x44
 8001e32:	4b26      	ldr	r3, [pc, #152]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	2018      	movs	r0, #24
 8001e44:	f001 fe2d 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001e48:	2018      	movs	r0, #24
 8001e4a:	f001 fe46 	bl	8003ada <HAL_NVIC_EnableIRQ>
}
 8001e4e:	e036      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM10)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a20      	ldr	r2, [pc, #128]	; (8001ed8 <HAL_TIM_Base_MspInit+0x128>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d116      	bne.n	8001e88 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	613b      	str	r3, [r7, #16]
 8001e5e:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e62:	4a1a      	ldr	r2, [pc, #104]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e68:	6453      	str	r3, [r2, #68]	; 0x44
 8001e6a:	4b18      	ldr	r3, [pc, #96]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001e76:	2200      	movs	r2, #0
 8001e78:	2100      	movs	r1, #0
 8001e7a:	2019      	movs	r0, #25
 8001e7c:	f001 fe11 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e80:	2019      	movs	r0, #25
 8001e82:	f001 fe2a 	bl	8003ada <HAL_NVIC_EnableIRQ>
}
 8001e86:	e01a      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a13      	ldr	r2, [pc, #76]	; (8001edc <HAL_TIM_Base_MspInit+0x12c>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d115      	bne.n	8001ebe <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	4a0c      	ldr	r2, [pc, #48]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001e9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_TIM_Base_MspInit+0x11c>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	201a      	movs	r0, #26
 8001eb4:	f001 fdf5 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001eb8:	201a      	movs	r0, #26
 8001eba:	f001 fe0e 	bl	8003ada <HAL_NVIC_EnableIRQ>
}
 8001ebe:	bf00      	nop
 8001ec0:	3720      	adds	r7, #32
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40000800 	.word	0x40000800
 8001ecc:	40023800 	.word	0x40023800
 8001ed0:	40000c00 	.word	0x40000c00
 8001ed4:	40014000 	.word	0x40014000
 8001ed8:	40014400 	.word	0x40014400
 8001edc:	40014800 	.word	0x40014800

08001ee0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b08c      	sub	sp, #48	; 0x30
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee8:	f107 031c 	add.w	r3, r7, #28
 8001eec:	2200      	movs	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	609a      	str	r2, [r3, #8]
 8001ef4:	60da      	str	r2, [r3, #12]
 8001ef6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f00:	d11e      	bne.n	8001f40 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	61bb      	str	r3, [r7, #24]
 8001f06:	4b46      	ldr	r3, [pc, #280]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a45      	ldr	r2, [pc, #276]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b43      	ldr	r3, [pc, #268]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	61bb      	str	r3, [r7, #24]
 8001f1c:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f1e:	2320      	movs	r3, #32
 8001f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f22:	2302      	movs	r3, #2
 8001f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f32:	f107 031c 	add.w	r3, r7, #28
 8001f36:	4619      	mov	r1, r3
 8001f38:	483a      	ldr	r0, [pc, #232]	; (8002024 <HAL_TIM_MspPostInit+0x144>)
 8001f3a:	f002 f9a3 	bl	8004284 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001f3e:	e06b      	b.n	8002018 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM4)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a38      	ldr	r2, [pc, #224]	; (8002028 <HAL_TIM_MspPostInit+0x148>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d11f      	bne.n	8001f8a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	4b34      	ldr	r3, [pc, #208]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	4a33      	ldr	r2, [pc, #204]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f54:	f043 0308 	orr.w	r3, r3, #8
 8001f58:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5a:	4b31      	ldr	r3, [pc, #196]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f003 0308 	and.w	r3, r3, #8
 8001f62:	617b      	str	r3, [r7, #20]
 8001f64:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f74:	2300      	movs	r3, #0
 8001f76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f78:	2302      	movs	r3, #2
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f7c:	f107 031c 	add.w	r3, r7, #28
 8001f80:	4619      	mov	r1, r3
 8001f82:	482a      	ldr	r0, [pc, #168]	; (800202c <HAL_TIM_MspPostInit+0x14c>)
 8001f84:	f002 f97e 	bl	8004284 <HAL_GPIO_Init>
}
 8001f88:	e046      	b.n	8002018 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM5)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a28      	ldr	r2, [pc, #160]	; (8002030 <HAL_TIM_MspPostInit+0x150>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d11e      	bne.n	8001fd2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f94:	2300      	movs	r3, #0
 8001f96:	613b      	str	r3, [r7, #16]
 8001f98:	4b21      	ldr	r3, [pc, #132]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	4a20      	ldr	r2, [pc, #128]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa4:	4b1e      	ldr	r3, [pc, #120]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	f003 0301 	and.w	r3, r3, #1
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZER_DEPRECATED_Pin;
 8001fb0:	2308      	movs	r3, #8
 8001fb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_DEPRECATED_GPIO_Port, &GPIO_InitStruct);
 8001fc4:	f107 031c 	add.w	r3, r7, #28
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4816      	ldr	r0, [pc, #88]	; (8002024 <HAL_TIM_MspPostInit+0x144>)
 8001fcc:	f002 f95a 	bl	8004284 <HAL_GPIO_Init>
}
 8001fd0:	e022      	b.n	8002018 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a17      	ldr	r2, [pc, #92]	; (8002034 <HAL_TIM_MspPostInit+0x154>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d11d      	bne.n	8002018 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fdc:	2300      	movs	r3, #0
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	4b0f      	ldr	r3, [pc, #60]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe4:	4a0e      	ldr	r2, [pc, #56]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001fe6:	f043 0310 	orr.w	r3, r3, #16
 8001fea:	6313      	str	r3, [r2, #48]	; 0x30
 8001fec:	4b0c      	ldr	r3, [pc, #48]	; (8002020 <HAL_TIM_MspPostInit+0x140>)
 8001fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff0:	f003 0310 	and.w	r3, r3, #16
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8001ff8:	2320      	movs	r3, #32
 8001ffa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffc:	2302      	movs	r3, #2
 8001ffe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002004:	2300      	movs	r3, #0
 8002006:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8002008:	2303      	movs	r3, #3
 800200a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800200c:	f107 031c 	add.w	r3, r7, #28
 8002010:	4619      	mov	r1, r3
 8002012:	4809      	ldr	r0, [pc, #36]	; (8002038 <HAL_TIM_MspPostInit+0x158>)
 8002014:	f002 f936 	bl	8004284 <HAL_GPIO_Init>
}
 8002018:	bf00      	nop
 800201a:	3730      	adds	r7, #48	; 0x30
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40023800 	.word	0x40023800
 8002024:	40020000 	.word	0x40020000
 8002028:	40000800 	.word	0x40000800
 800202c:	40020c00 	.word	0x40020c00
 8002030:	40000c00 	.word	0x40000c00
 8002034:	40014000 	.word	0x40014000
 8002038:	40021000 	.word	0x40021000

0800203c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b08c      	sub	sp, #48	; 0x30
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002044:	f107 031c 	add.w	r3, r7, #28
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	605a      	str	r2, [r3, #4]
 800204e:	609a      	str	r2, [r3, #8]
 8002050:	60da      	str	r2, [r3, #12]
 8002052:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a3a      	ldr	r2, [pc, #232]	; (8002144 <HAL_UART_MspInit+0x108>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d135      	bne.n	80020ca <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	4b39      	ldr	r3, [pc, #228]	; (8002148 <HAL_UART_MspInit+0x10c>)
 8002064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002066:	4a38      	ldr	r2, [pc, #224]	; (8002148 <HAL_UART_MspInit+0x10c>)
 8002068:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800206c:	6413      	str	r3, [r2, #64]	; 0x40
 800206e:	4b36      	ldr	r3, [pc, #216]	; (8002148 <HAL_UART_MspInit+0x10c>)
 8002070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002072:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002076:	61bb      	str	r3, [r7, #24]
 8002078:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	4b32      	ldr	r3, [pc, #200]	; (8002148 <HAL_UART_MspInit+0x10c>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a31      	ldr	r2, [pc, #196]	; (8002148 <HAL_UART_MspInit+0x10c>)
 8002084:	f043 0308 	orr.w	r3, r3, #8
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b2f      	ldr	r3, [pc, #188]	; (8002148 <HAL_UART_MspInit+0x10c>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002096:	f44f 7340 	mov.w	r3, #768	; 0x300
 800209a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80020a8:	2307      	movs	r3, #7
 80020aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020ac:	f107 031c 	add.w	r3, r7, #28
 80020b0:	4619      	mov	r1, r3
 80020b2:	4826      	ldr	r0, [pc, #152]	; (800214c <HAL_UART_MspInit+0x110>)
 80020b4:	f002 f8e6 	bl	8004284 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2100      	movs	r1, #0
 80020bc:	2027      	movs	r0, #39	; 0x27
 80020be:	f001 fcf0 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80020c2:	2027      	movs	r0, #39	; 0x27
 80020c4:	f001 fd09 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80020c8:	e038      	b.n	800213c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a20      	ldr	r2, [pc, #128]	; (8002150 <HAL_UART_MspInit+0x114>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d133      	bne.n	800213c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 80020d4:	2300      	movs	r3, #0
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	4b1b      	ldr	r3, [pc, #108]	; (8002148 <HAL_UART_MspInit+0x10c>)
 80020da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020dc:	4a1a      	ldr	r2, [pc, #104]	; (8002148 <HAL_UART_MspInit+0x10c>)
 80020de:	f043 0320 	orr.w	r3, r3, #32
 80020e2:	6453      	str	r3, [r2, #68]	; 0x44
 80020e4:	4b18      	ldr	r3, [pc, #96]	; (8002148 <HAL_UART_MspInit+0x10c>)
 80020e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e8:	f003 0320 	and.w	r3, r3, #32
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020f0:	2300      	movs	r3, #0
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	4b14      	ldr	r3, [pc, #80]	; (8002148 <HAL_UART_MspInit+0x10c>)
 80020f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f8:	4a13      	ldr	r2, [pc, #76]	; (8002148 <HAL_UART_MspInit+0x10c>)
 80020fa:	f043 0304 	orr.w	r3, r3, #4
 80020fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002100:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_UART_MspInit+0x10c>)
 8002102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002104:	f003 0304 	and.w	r3, r3, #4
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800210c:	23c0      	movs	r3, #192	; 0xc0
 800210e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002110:	2302      	movs	r3, #2
 8002112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002114:	2300      	movs	r3, #0
 8002116:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002118:	2303      	movs	r3, #3
 800211a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800211c:	2308      	movs	r3, #8
 800211e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	4619      	mov	r1, r3
 8002126:	480b      	ldr	r0, [pc, #44]	; (8002154 <HAL_UART_MspInit+0x118>)
 8002128:	f002 f8ac 	bl	8004284 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800212c:	2200      	movs	r2, #0
 800212e:	2100      	movs	r1, #0
 8002130:	2047      	movs	r0, #71	; 0x47
 8002132:	f001 fcb6 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002136:	2047      	movs	r0, #71	; 0x47
 8002138:	f001 fccf 	bl	8003ada <HAL_NVIC_EnableIRQ>
}
 800213c:	bf00      	nop
 800213e:	3730      	adds	r7, #48	; 0x30
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	40004800 	.word	0x40004800
 8002148:	40023800 	.word	0x40023800
 800214c:	40020c00 	.word	0x40020c00
 8002150:	40011400 	.word	0x40011400
 8002154:	40020800 	.word	0x40020800

08002158 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08a      	sub	sp, #40	; 0x28
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	f107 0314 	add.w	r3, r7, #20
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002178:	d13f      	bne.n	80021fa <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800217a:	2300      	movs	r3, #0
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	4b21      	ldr	r3, [pc, #132]	; (8002204 <HAL_PCD_MspInit+0xac>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	4a20      	ldr	r2, [pc, #128]	; (8002204 <HAL_PCD_MspInit+0xac>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6313      	str	r3, [r2, #48]	; 0x30
 800218a:	4b1e      	ldr	r3, [pc, #120]	; (8002204 <HAL_PCD_MspInit+0xac>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	613b      	str	r3, [r7, #16]
 8002194:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002196:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800219a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219c:	2302      	movs	r3, #2
 800219e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a0:	2300      	movs	r3, #0
 80021a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021a4:	2303      	movs	r3, #3
 80021a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021a8:	230a      	movs	r3, #10
 80021aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	4619      	mov	r1, r3
 80021b2:	4815      	ldr	r0, [pc, #84]	; (8002208 <HAL_PCD_MspInit+0xb0>)
 80021b4:	f002 f866 	bl	8004284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80021b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021c6:	f107 0314 	add.w	r3, r7, #20
 80021ca:	4619      	mov	r1, r3
 80021cc:	480e      	ldr	r0, [pc, #56]	; (8002208 <HAL_PCD_MspInit+0xb0>)
 80021ce:	f002 f859 	bl	8004284 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80021d2:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <HAL_PCD_MspInit+0xac>)
 80021d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021d6:	4a0b      	ldr	r2, [pc, #44]	; (8002204 <HAL_PCD_MspInit+0xac>)
 80021d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021dc:	6353      	str	r3, [r2, #52]	; 0x34
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
 80021e2:	4b08      	ldr	r3, [pc, #32]	; (8002204 <HAL_PCD_MspInit+0xac>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	4a07      	ldr	r2, [pc, #28]	; (8002204 <HAL_PCD_MspInit+0xac>)
 80021e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ec:	6453      	str	r3, [r2, #68]	; 0x44
 80021ee:	4b05      	ldr	r3, [pc, #20]	; (8002204 <HAL_PCD_MspInit+0xac>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80021fa:	bf00      	nop
 80021fc:	3728      	adds	r7, #40	; 0x28
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000

0800220c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002210:	e7fe      	b.n	8002210 <NMI_Handler+0x4>

08002212 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002212:	b480      	push	{r7}
 8002214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002216:	e7fe      	b.n	8002216 <HardFault_Handler+0x4>

08002218 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800221c:	e7fe      	b.n	800221c <MemManage_Handler+0x4>

0800221e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800221e:	b480      	push	{r7}
 8002220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002222:	e7fe      	b.n	8002222 <BusFault_Handler+0x4>

08002224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002228:	e7fe      	b.n	8002228 <UsageFault_Handler+0x4>

0800222a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800222a:	b480      	push	{r7}
 800222c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800222e:	bf00      	nop
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800223c:	bf00      	nop
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr

08002246 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002246:	b480      	push	{r7}
 8002248:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002258:	f001 fb04 	bl	8003864 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_STSTICK_Handler(); // ADD_kenGwon_231017
 800225c:	f7fe fdfa 	bl	8000e54 <HAL_STSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002260:	bf00      	nop
 8002262:	bd80      	pop	{r7, pc}

08002264 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002268:	4802      	ldr	r0, [pc, #8]	; (8002274 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800226a:	f004 fd89 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20000584 	.word	0x20000584

08002278 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 800227c:	4802      	ldr	r0, [pc, #8]	; (8002288 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800227e:	f004 fd7f 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002282:	bf00      	nop
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	200005cc 	.word	0x200005cc

0800228c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002290:	4802      	ldr	r0, [pc, #8]	; (800229c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002292:	f004 fd75 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000614 	.word	0x20000614

080022a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022a4:	4802      	ldr	r0, [pc, #8]	; (80022b0 <TIM2_IRQHandler+0x10>)
 80022a6:	f004 fd6b 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000464 	.word	0x20000464

080022b4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022b8:	4802      	ldr	r0, [pc, #8]	; (80022c4 <TIM3_IRQHandler+0x10>)
 80022ba:	f004 fd61 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022be:	bf00      	nop
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	200004ac 	.word	0x200004ac

080022c8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80022cc:	4802      	ldr	r0, [pc, #8]	; (80022d8 <USART3_IRQHandler+0x10>)
 80022ce:	f005 fec1 	bl	8008054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	2000065c 	.word	0x2000065c

080022dc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80022e0:	4802      	ldr	r0, [pc, #8]	; (80022ec <TIM5_IRQHandler+0x10>)
 80022e2:	f004 fd4d 	bl	8006d80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	2000053c 	.word	0x2000053c

080022f0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80022f4:	4802      	ldr	r0, [pc, #8]	; (8002300 <USART6_IRQHandler+0x10>)
 80022f6:	f005 fead 	bl	8008054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	200006a0 	.word	0x200006a0

08002304 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b086      	sub	sp, #24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	e00a      	b.n	800232c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002316:	f3af 8000 	nop.w
 800231a:	4601      	mov	r1, r0
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	1c5a      	adds	r2, r3, #1
 8002320:	60ba      	str	r2, [r7, #8]
 8002322:	b2ca      	uxtb	r2, r1
 8002324:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	3301      	adds	r3, #1
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	429a      	cmp	r2, r3
 8002332:	dbf0      	blt.n	8002316 <_read+0x12>
  }

  return len;
 8002334:	687b      	ldr	r3, [r7, #4]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	60f8      	str	r0, [r7, #12]
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800234a:	2300      	movs	r3, #0
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	e009      	b.n	8002364 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	60ba      	str	r2, [r7, #8]
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f7fe fd89 	bl	8000e70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	3301      	adds	r3, #1
 8002362:	617b      	str	r3, [r7, #20]
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	429a      	cmp	r2, r3
 800236a:	dbf1      	blt.n	8002350 <_write+0x12>
  }
  return len;
 800236c:	687b      	ldr	r3, [r7, #4]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <_close>:

int _close(int file)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800237e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
 8002396:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800239e:	605a      	str	r2, [r3, #4]
  return 0;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <_isatty>:

int _isatty(int file)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3714      	adds	r7, #20
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e8:	4a14      	ldr	r2, [pc, #80]	; (800243c <_sbrk+0x5c>)
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <_sbrk+0x60>)
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f4:	4b13      	ldr	r3, [pc, #76]	; (8002444 <_sbrk+0x64>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d102      	bne.n	8002402 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <_sbrk+0x64>)
 80023fe:	4a12      	ldr	r2, [pc, #72]	; (8002448 <_sbrk+0x68>)
 8002400:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002402:	4b10      	ldr	r3, [pc, #64]	; (8002444 <_sbrk+0x64>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	693a      	ldr	r2, [r7, #16]
 800240c:	429a      	cmp	r2, r3
 800240e:	d207      	bcs.n	8002420 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002410:	f007 f88a 	bl	8009528 <__errno>
 8002414:	4603      	mov	r3, r0
 8002416:	220c      	movs	r2, #12
 8002418:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800241a:	f04f 33ff 	mov.w	r3, #4294967295
 800241e:	e009      	b.n	8002434 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002420:	4b08      	ldr	r3, [pc, #32]	; (8002444 <_sbrk+0x64>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002426:	4b07      	ldr	r3, [pc, #28]	; (8002444 <_sbrk+0x64>)
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	4a05      	ldr	r2, [pc, #20]	; (8002444 <_sbrk+0x64>)
 8002430:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002432:	68fb      	ldr	r3, [r7, #12]
}
 8002434:	4618      	mov	r0, r3
 8002436:	3718      	adds	r7, #24
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20030000 	.word	0x20030000
 8002440:	00000400 	.word	0x00000400
 8002444:	20000bfc 	.word	0x20000bfc
 8002448:	20001020 	.word	0x20001020

0800244c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002450:	4b06      	ldr	r3, [pc, #24]	; (800246c <SystemInit+0x20>)
 8002452:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002456:	4a05      	ldr	r2, [pc, #20]	; (800246c <SystemInit+0x20>)
 8002458:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800245c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000ed00 	.word	0xe000ed00

08002470 <HAL_TIM_PeriodElapsedCallback>:
/*
 * desc: 타이머가 counter period를 채울 때마다 콜백되는 함수이다.
 * param1: 타이머 구조체
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
	static uint8_t WM_forward_backward = 0;

	// 1MHz로 분주되어 있는 TIM10이 10000번의 counter period를 채울때마다 콜백되어 변수들을 1씩 증가시킨다.(즉 10ms 타이머 기능을 함)
	if (htim->Instance == TIM10)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a1f      	ldr	r2, [pc, #124]	; (80024fc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d136      	bne.n	80024f0 <HAL_TIM_PeriodElapsedCallback+0x80>
	{
		TIM10_10ms_counter_ledbar++;
 8002482:	4b1f      	ldr	r3, [pc, #124]	; (8002500 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	3301      	adds	r3, #1
 8002488:	4a1d      	ldr	r2, [pc, #116]	; (8002500 <HAL_TIM_PeriodElapsedCallback+0x90>)
 800248a:	6013      	str	r3, [r2, #0]
		TIM10_10ms_counter_DHT11++;
 800248c:	4b1d      	ldr	r3, [pc, #116]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	3301      	adds	r3, #1
 8002492:	4a1c      	ldr	r2, [pc, #112]	; (8002504 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002494:	6013      	str	r3, [r2, #0]
		TIM10_10ms_counter_ultrasonic++;
 8002496:	4b1c      	ldr	r3, [pc, #112]	; (8002508 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	3301      	adds	r3, #1
 800249c:	4a1a      	ldr	r2, [pc, #104]	; (8002508 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800249e:	6013      	str	r3, [r2, #0]
		TIM10_10ms_fan_auto_mode_remain_time_decrease++;
 80024a0:	4b1a      	ldr	r3, [pc, #104]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	3301      	adds	r3, #1
 80024a6:	4a19      	ldr	r2, [pc, #100]	; (800250c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80024a8:	6013      	str	r3, [r2, #0]
		TIM10_10ms_fan_rotate_direction_led++;
 80024aa:	4b19      	ldr	r3, [pc, #100]	; (8002510 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	3301      	adds	r3, #1
 80024b0:	4a17      	ldr	r2, [pc, #92]	; (8002510 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80024b2:	6013      	str	r3, [r2, #0]
		TIM10_10ms_fan_lcd_display_clear++;
 80024b4:	4b17      	ldr	r3, [pc, #92]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	3301      	adds	r3, #1
 80024ba:	4a16      	ldr	r2, [pc, #88]	; (8002514 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80024bc:	6013      	str	r3, [r2, #0]
		TIM10_10ms_dcmotor_activate_time++;
 80024be:	4b16      	ldr	r3, [pc, #88]	; (8002518 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	3301      	adds	r3, #1
 80024c4:	4a14      	ldr	r2, [pc, #80]	; (8002518 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80024c6:	6013      	str	r3, [r2, #0]

		TIM10_10ms_WM_wash_timer++;
 80024c8:	4b14      	ldr	r3, [pc, #80]	; (800251c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	4a13      	ldr	r2, [pc, #76]	; (800251c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80024d0:	6013      	str	r3, [r2, #0]
		TIM10_10ms_WM_rinse_timer++;
 80024d2:	4b13      	ldr	r3, [pc, #76]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	3301      	adds	r3, #1
 80024d8:	4a11      	ldr	r2, [pc, #68]	; (8002520 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80024da:	6013      	str	r3, [r2, #0]
		TIM10_10ms_WM_spin_timer++;
 80024dc:	4b11      	ldr	r3, [pc, #68]	; (8002524 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	3301      	adds	r3, #1
 80024e2:	4a10      	ldr	r2, [pc, #64]	; (8002524 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80024e4:	6013      	str	r3, [r2, #0]
		TIM10_10ms_WM_buzzer_timer++;
 80024e6:	4b10      	ldr	r3, [pc, #64]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	3301      	adds	r3, #1
 80024ec:	4a0e      	ldr	r2, [pc, #56]	; (8002528 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80024ee:	6013      	str	r3, [r2, #0]
	}
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40014400 	.word	0x40014400
 8002500:	20000c00 	.word	0x20000c00
 8002504:	20000c04 	.word	0x20000c04
 8002508:	20000c08 	.word	0x20000c08
 800250c:	20000c0c 	.word	0x20000c0c
 8002510:	20000c10 	.word	0x20000c10
 8002514:	20000c14 	.word	0x20000c14
 8002518:	20000c18 	.word	0x20000c18
 800251c:	20000c1c 	.word	0x20000c1c
 8002520:	20000c20 	.word	0x20000c20
 8002524:	20000c24 	.word	0x20000c24
 8002528:	20000c28 	.word	0x20000c28

0800252c <delay_us>:
/*
 * desc: HAL_Delay()를 대체하기 위한 함수
 * param1: 딜레이시킬 마이크로 세컨드 시간
 * */
void delay_us(uint32_t us)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 8002534:	4b08      	ldr	r3, [pc, #32]	; (8002558 <delay_us+0x2c>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2200      	movs	r2, #0
 800253a:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim11) < us) // 파라미터로 들어온 us 시간동안 이 와일문에 잡혀있는 것임
 800253c:	bf00      	nop
 800253e:	4b06      	ldr	r3, [pc, #24]	; (8002558 <delay_us+0x2c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	429a      	cmp	r2, r3
 8002548:	d8f9      	bhi.n	800253e <delay_us+0x12>
		;
}
 800254a:	bf00      	nop
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	20000614 	.word	0x20000614

0800255c <HAL_TIM_IC_CaptureCallback>:
/*
 * desc: Input Capture direct mode로 동작하는 타이머가 각 조건에 맞는 완료할때마다 콜백되는 함수이다.
 * param1: 타이머 구조체
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
	// 초음파 센서의 ECHO핀와 연결되어 있는 TIM6가 상승edge 또는 하강edge 인풋을 캡쳐할 때마다 아래 동작을 실행한다.
	if (htim->Instance == TIM3)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a13      	ldr	r2, [pc, #76]	; (80025b8 <HAL_TIM_IC_CaptureCallback+0x5c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d11f      	bne.n	80025ae <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (rising_falling_edge_capture_flag == 0) // 상승엣지 때문에 콜백 펑션에 들어온 경우
 800256e:	4b13      	ldr	r3, [pc, #76]	; (80025bc <HAL_TIM_IC_CaptureCallback+0x60>)
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d107      	bne.n	8002588 <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			__HAL_TIM_SET_COUNTER(htim, 0); // 펄스를 셀 카운터를 초기화 하고 세기 시작하는 것이다.
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2200      	movs	r2, #0
 800257e:	625a      	str	r2, [r3, #36]	; 0x24
			rising_falling_edge_capture_flag = 1; // 다음에 콜백 펑선이 불릴 때는 당연히 하강 엣지일 때 일 것이므로 플래그변수를 1로 셋팅해준다.
 8002580:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <HAL_TIM_IC_CaptureCallback+0x60>)
 8002582:	2201      	movs	r2, #1
 8002584:	701a      	strb	r2, [r3, #0]
			rising_falling_edge_capture_flag = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
			ultrasonic_distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
			one_cycle_capture_finish_flag = 1; // 초음파 측정완료
		}
	}
}
 8002586:	e012      	b.n	80025ae <HAL_TIM_IC_CaptureCallback+0x52>
		else if (rising_falling_edge_capture_flag == 1) // 하강 엣지 때문에 콜백 펑션에 들어온 경우
 8002588:	4b0c      	ldr	r3, [pc, #48]	; (80025bc <HAL_TIM_IC_CaptureCallback+0x60>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b01      	cmp	r3, #1
 8002590:	d10d      	bne.n	80025ae <HAL_TIM_IC_CaptureCallback+0x52>
			rising_falling_edge_capture_flag = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
 8002592:	4b0a      	ldr	r3, [pc, #40]	; (80025bc <HAL_TIM_IC_CaptureCallback+0x60>)
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]
			ultrasonic_distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
 8002598:	2100      	movs	r1, #0
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f004 ff1e 	bl	80073dc <HAL_TIM_ReadCapturedValue>
 80025a0:	4603      	mov	r3, r0
 80025a2:	461a      	mov	r2, r3
 80025a4:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_TIM_IC_CaptureCallback+0x64>)
 80025a6:	601a      	str	r2, [r3, #0]
			one_cycle_capture_finish_flag = 1; // 초음파 측정완료
 80025a8:	4b06      	ldr	r3, [pc, #24]	; (80025c4 <HAL_TIM_IC_CaptureCallback+0x68>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	701a      	strb	r2, [r3, #0]
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40000400 	.word	0x40000400
 80025bc:	20000c31 	.word	0x20000c31
 80025c0:	20000c2c 	.word	0x20000c2c
 80025c4:	20000c30 	.word	0x20000c30

080025c8 <HAL_UART_RxCpltCallback>:
 * desc: UART통신으로 MCU의 RX가 외부기기의 TX로부터 1데이터 프레임(1바이트)를 수신할 때마다 HW 인터럽트를 통해 콜백되어 실행되는 함수이다.
 *       (HW와 SW의 만나는 약속장소 = call back function)
 * param1: UART 구조체
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025c8:	b590      	push	{r4, r7, lr}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	// ComPortMaster의 TX를 통해 "ledallon\n"이 UART 통신으로 MCU의 RX로 송신되면,
	// MCU단에서는 1데이터 프레임(1바이트) 단위로 콜백 펑션이 호출되기 때문에 l, e, d, a, l, l, o, n, \n 하나하나에 이 콜백 펑션이 호출되는 것이다.
	if (huart == &huart3) // PC의 ComPortMaster와 연결된 huart3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	4a4c      	ldr	r2, [pc, #304]	; (8002704 <HAL_UART_RxCpltCallback+0x13c>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d160      	bne.n	800269a <HAL_UART_RxCpltCallback+0xd2>
	{
		if ((queue_rear+1)%QUEUE_MAX != queue_front)
 80025d8:	4b4b      	ldr	r3, [pc, #300]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	1c59      	adds	r1, r3, #1
 80025de:	4b4b      	ldr	r3, [pc, #300]	; (800270c <HAL_UART_RxCpltCallback+0x144>)
 80025e0:	fb83 2301 	smull	r2, r3, r3, r1
 80025e4:	10da      	asrs	r2, r3, #3
 80025e6:	17cb      	asrs	r3, r1, #31
 80025e8:	1ad2      	subs	r2, r2, r3
 80025ea:	4613      	mov	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	1aca      	subs	r2, r1, r3
 80025f4:	4b46      	ldr	r3, [pc, #280]	; (8002710 <HAL_UART_RxCpltCallback+0x148>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d049      	beq.n	8002690 <HAL_UART_RxCpltCallback+0xc8>
		{
			if (rx_index < COMMAND_LENGTH)
 80025fc:	4b45      	ldr	r3, [pc, #276]	; (8002714 <HAL_UART_RxCpltCallback+0x14c>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b27      	cmp	r3, #39	; 0x27
 8002602:	dc3f      	bgt.n	8002684 <HAL_UART_RxCpltCallback+0xbc>
			{
				if (rx_data == '\n' || rx_data == '\r')
 8002604:	4b44      	ldr	r3, [pc, #272]	; (8002718 <HAL_UART_RxCpltCallback+0x150>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b0a      	cmp	r3, #10
 800260a:	d003      	beq.n	8002614 <HAL_UART_RxCpltCallback+0x4c>
 800260c:	4b42      	ldr	r3, [pc, #264]	; (8002718 <HAL_UART_RxCpltCallback+0x150>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b0d      	cmp	r3, #13
 8002612:	d124      	bne.n	800265e <HAL_UART_RxCpltCallback+0x96>
				{
					rx_buff[queue_rear][rx_index] = '\0';
 8002614:	4b3c      	ldr	r3, [pc, #240]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4b3e      	ldr	r3, [pc, #248]	; (8002714 <HAL_UART_RxCpltCallback+0x14c>)
 800261a:	6819      	ldr	r1, [r3, #0]
 800261c:	483f      	ldr	r0, [pc, #252]	; (800271c <HAL_UART_RxCpltCallback+0x154>)
 800261e:	4613      	mov	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	4403      	add	r3, r0
 8002628:	440b      	add	r3, r1
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
					rx_index = 0;
 800262e:	4b39      	ldr	r3, [pc, #228]	; (8002714 <HAL_UART_RxCpltCallback+0x14c>)
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
					queue_rear++;
 8002634:	4b34      	ldr	r3, [pc, #208]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	3301      	adds	r3, #1
 800263a:	4a33      	ldr	r2, [pc, #204]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 800263c:	6013      	str	r3, [r2, #0]
					queue_rear %= QUEUE_MAX;
 800263e:	4b32      	ldr	r3, [pc, #200]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 8002640:	6819      	ldr	r1, [r3, #0]
 8002642:	4b32      	ldr	r3, [pc, #200]	; (800270c <HAL_UART_RxCpltCallback+0x144>)
 8002644:	fb83 2301 	smull	r2, r3, r3, r1
 8002648:	10da      	asrs	r2, r3, #3
 800264a:	17cb      	asrs	r3, r1, #31
 800264c:	1ad2      	subs	r2, r2, r3
 800264e:	4613      	mov	r3, r2
 8002650:	009b      	lsls	r3, r3, #2
 8002652:	4413      	add	r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	1aca      	subs	r2, r1, r3
 8002658:	4b2b      	ldr	r3, [pc, #172]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	e018      	b.n	8002690 <HAL_UART_RxCpltCallback+0xc8>
				}
				else
				{
					rx_buff[queue_rear][rx_index++] = rx_data;
 800265e:	4b2a      	ldr	r3, [pc, #168]	; (8002708 <HAL_UART_RxCpltCallback+0x140>)
 8002660:	6819      	ldr	r1, [r3, #0]
 8002662:	4b2c      	ldr	r3, [pc, #176]	; (8002714 <HAL_UART_RxCpltCallback+0x14c>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	1c53      	adds	r3, r2, #1
 8002668:	482a      	ldr	r0, [pc, #168]	; (8002714 <HAL_UART_RxCpltCallback+0x14c>)
 800266a:	6003      	str	r3, [r0, #0]
 800266c:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <HAL_UART_RxCpltCallback+0x150>)
 800266e:	781c      	ldrb	r4, [r3, #0]
 8002670:	482a      	ldr	r0, [pc, #168]	; (800271c <HAL_UART_RxCpltCallback+0x154>)
 8002672:	460b      	mov	r3, r1
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	440b      	add	r3, r1
 8002678:	00db      	lsls	r3, r3, #3
 800267a:	4403      	add	r3, r0
 800267c:	4413      	add	r3, r2
 800267e:	4622      	mov	r2, r4
 8002680:	701a      	strb	r2, [r3, #0]
 8002682:	e005      	b.n	8002690 <HAL_UART_RxCpltCallback+0xc8>
				}
			}
			else
			{
				rx_index = 0;
 8002684:	4b23      	ldr	r3, [pc, #140]	; (8002714 <HAL_UART_RxCpltCallback+0x14c>)
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
				printf("Message Overflow !!!\n");
 800268a:	4825      	ldr	r0, [pc, #148]	; (8002720 <HAL_UART_RxCpltCallback+0x158>)
 800268c:	f006 ffec 	bl	8009668 <puts>
		{

		}

		// 주의: 반드시 HAL_UART_Receive_IT() 함수를 call 해줘야 다음 인터럽트가 이어서 발생이 가능해진다.
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 8002690:	2201      	movs	r2, #1
 8002692:	4921      	ldr	r1, [pc, #132]	; (8002718 <HAL_UART_RxCpltCallback+0x150>)
 8002694:	481b      	ldr	r0, [pc, #108]	; (8002704 <HAL_UART_RxCpltCallback+0x13c>)
 8002696:	f005 fcac 	bl	8007ff2 <HAL_UART_Receive_IT>
	}

	if (huart == &huart6) // Bluetooth와 연결된 huart6
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4a21      	ldr	r2, [pc, #132]	; (8002724 <HAL_UART_RxCpltCallback+0x15c>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d12c      	bne.n	80026fc <HAL_UART_RxCpltCallback+0x134>
	{
		if (bt_rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 80026a2:	4b21      	ldr	r3, [pc, #132]	; (8002728 <HAL_UART_RxCpltCallback+0x160>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2b27      	cmp	r3, #39	; 0x27
 80026a8:	dc1d      	bgt.n	80026e6 <HAL_UART_RxCpltCallback+0x11e>
		{
			if(bt_rx_data == '\n' || bt_rx_data == '\r')
 80026aa:	4b20      	ldr	r3, [pc, #128]	; (800272c <HAL_UART_RxCpltCallback+0x164>)
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	2b0a      	cmp	r3, #10
 80026b0:	d003      	beq.n	80026ba <HAL_UART_RxCpltCallback+0xf2>
 80026b2:	4b1e      	ldr	r3, [pc, #120]	; (800272c <HAL_UART_RxCpltCallback+0x164>)
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	2b0d      	cmp	r3, #13
 80026b8:	d10b      	bne.n	80026d2 <HAL_UART_RxCpltCallback+0x10a>
			{
				bt_rx_buff[bt_rx_index] = 0; // '\0'
 80026ba:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <HAL_UART_RxCpltCallback+0x160>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1c      	ldr	r2, [pc, #112]	; (8002730 <HAL_UART_RxCpltCallback+0x168>)
 80026c0:	2100      	movs	r1, #0
 80026c2:	54d1      	strb	r1, [r2, r3]
				bt_newline_detect_flag = 1;
 80026c4:	4b1b      	ldr	r3, [pc, #108]	; (8002734 <HAL_UART_RxCpltCallback+0x16c>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	701a      	strb	r2, [r3, #0]
				bt_rx_index = 0; // 다음 메시지 저장을 위해서 rx_index값을 0으로 한다.
 80026ca:	4b17      	ldr	r3, [pc, #92]	; (8002728 <HAL_UART_RxCpltCallback+0x160>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
 80026d0:	e00f      	b.n	80026f2 <HAL_UART_RxCpltCallback+0x12a>
			}
			else
			{
				bt_rx_buff[bt_rx_index++] = bt_rx_data;
 80026d2:	4b15      	ldr	r3, [pc, #84]	; (8002728 <HAL_UART_RxCpltCallback+0x160>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	1c5a      	adds	r2, r3, #1
 80026d8:	4913      	ldr	r1, [pc, #76]	; (8002728 <HAL_UART_RxCpltCallback+0x160>)
 80026da:	600a      	str	r2, [r1, #0]
 80026dc:	4a13      	ldr	r2, [pc, #76]	; (800272c <HAL_UART_RxCpltCallback+0x164>)
 80026de:	7811      	ldrb	r1, [r2, #0]
 80026e0:	4a13      	ldr	r2, [pc, #76]	; (8002730 <HAL_UART_RxCpltCallback+0x168>)
 80026e2:	54d1      	strb	r1, [r2, r3]
 80026e4:	e005      	b.n	80026f2 <HAL_UART_RxCpltCallback+0x12a>
			}
		}
		else
		{
			bt_rx_index = 0;
 80026e6:	4b10      	ldr	r3, [pc, #64]	; (8002728 <HAL_UART_RxCpltCallback+0x160>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
			printf("Message Overflow !!!\n");
 80026ec:	480c      	ldr	r0, [pc, #48]	; (8002720 <HAL_UART_RxCpltCallback+0x158>)
 80026ee:	f006 ffbb 	bl	8009668 <puts>
		}

		// 주의: 반드시 HAL_UART_Receive_IT() 함수를 call 해줘야 다음 인터럽트가 이어서 발생이 가능해진다.
		HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 80026f2:	2201      	movs	r2, #1
 80026f4:	490d      	ldr	r1, [pc, #52]	; (800272c <HAL_UART_RxCpltCallback+0x164>)
 80026f6:	480b      	ldr	r0, [pc, #44]	; (8002724 <HAL_UART_RxCpltCallback+0x15c>)
 80026f8:	f005 fc7b 	bl	8007ff2 <HAL_UART_Receive_IT>
	}
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	bd90      	pop	{r4, r7, pc}
 8002704:	2000065c 	.word	0x2000065c
 8002708:	20000f58 	.word	0x20000f58
 800270c:	66666667 	.word	0x66666667
 8002710:	20000f54 	.word	0x20000f54
 8002714:	20000f5c 	.word	0x20000f5c
 8002718:	20000f8d 	.word	0x20000f8d
 800271c:	20000c34 	.word	0x20000c34
 8002720:	0800a690 	.word	0x0800a690
 8002724:	200006a0 	.word	0x200006a0
 8002728:	20000f88 	.word	0x20000f88
 800272c:	20000f8e 	.word	0x20000f8e
 8002730:	20000f60 	.word	0x20000f60
 8002734:	20000f8c 	.word	0x20000f8c

08002738 <WashingMachine_Init>:

/*
 * desc: 세탁기 프로그램 구동에 필요한 H/W를 켠다.
 */
void WashingMachine_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, &rx_data, 1); // activate interrupt from RX huart3
 800273c:	2201      	movs	r2, #1
 800273e:	4914      	ldr	r1, [pc, #80]	; (8002790 <WashingMachine_Init+0x58>)
 8002740:	4814      	ldr	r0, [pc, #80]	; (8002794 <WashingMachine_Init+0x5c>)
 8002742:	f005 fc56 	bl	8007ff2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1); // activate interrupt from RX huart6
 8002746:	2201      	movs	r2, #1
 8002748:	4913      	ldr	r1, [pc, #76]	; (8002798 <WashingMachine_Init+0x60>)
 800274a:	4814      	ldr	r0, [pc, #80]	; (800279c <WashingMachine_Init+0x64>)
 800274c:	f005 fc51 	bl	8007ff2 <HAL_UART_Receive_IT>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // 세탁기 뚜껑 개폐용 SERVO motor 구동하기 위해 필요
 8002750:	2100      	movs	r1, #0
 8002752:	4813      	ldr	r0, [pc, #76]	; (80027a0 <WashingMachine_Init+0x68>)
 8002754:	f003 ffbe 	bl	80066d4 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // 세탁기 뚜껑 개폐 상태 확인하는 초음파센서 활용하기 위해 필요
 8002758:	2100      	movs	r1, #0
 800275a:	4812      	ldr	r0, [pc, #72]	; (80027a4 <WashingMachine_Init+0x6c>)
 800275c:	f004 f9e8 	bl	8006b30 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1); // 드럼통 동작용 DC motor 구동하기 위해 필요
 8002760:	2100      	movs	r1, #0
 8002762:	4811      	ldr	r0, [pc, #68]	; (80027a8 <WashingMachine_Init+0x70>)
 8002764:	f004 f87e 	bl	8006864 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_Base_Start_IT(&htim10); // 다수의 10ms 타이머 활옹하기 위해 필요
 8002768:	4810      	ldr	r0, [pc, #64]	; (80027ac <WashingMachine_Init+0x74>)
 800276a:	f003 fef3 	bl	8006554 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim11); // DHT11센서에서 delay_us() 함수가 올바르게 작동해야 하므로 필요
 800276e:	4810      	ldr	r0, [pc, #64]	; (80027b0 <WashingMachine_Init+0x78>)
 8002770:	f003 fef0 	bl	8006554 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // 세탁, 헹굼, 탈수 동작완료 안내 부저 작동을 위해 필요
 8002774:	2100      	movs	r1, #0
 8002776:	480f      	ldr	r0, [pc, #60]	; (80027b4 <WashingMachine_Init+0x7c>)
 8002778:	f003 ffac 	bl	80066d4 <HAL_TIM_PWM_Start>

	Buzzer_Turn_Off(); // 최초에 부저 소리 안나게 초기화
 800277c:	f7fe f8b4 	bl	80008e8 <Buzzer_Turn_Off>
	I2C_LCD_Init(); // 세탁기 상태 보여주는 LCD 활용하기 위해 필요
 8002780:	f7fe f828 	bl	80007d4 <I2C_LCD_Init>
	Idle_Mode_Display(); // 최초에 idle 모드 I2C LED 화면 출력 위해 필요
 8002784:	f000 fe2a 	bl	80033dc <Idle_Mode_Display>
	DHT11_Init(); // 탈수 완료 여부 확인하는 온습도 센서 활용하기 위해 필요
 8002788:	f7fd ff04 	bl	8000594 <DHT11_Init>
}
 800278c:	bf00      	nop
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000f8d 	.word	0x20000f8d
 8002794:	2000065c 	.word	0x2000065c
 8002798:	20000f8e 	.word	0x20000f8e
 800279c:	200006a0 	.word	0x200006a0
 80027a0:	20000464 	.word	0x20000464
 80027a4:	200004ac 	.word	0x200004ac
 80027a8:	200004f4 	.word	0x200004f4
 80027ac:	200005cc 	.word	0x200005cc
 80027b0:	20000614 	.word	0x20000614
 80027b4:	20000584 	.word	0x20000584

080027b8 <WashingMachine_Processing>:

/*
 * desc: 세탁기 프로그램의 메인 동작을 결정하는 함수이다.
 */
void WashingMachine_Processing(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	switch (WashingMachine_curr_status)
 80027bc:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <WashingMachine_Processing+0x44>)
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	2b03      	cmp	r3, #3
 80027c2:	d817      	bhi.n	80027f4 <WashingMachine_Processing+0x3c>
 80027c4:	a201      	add	r2, pc, #4	; (adr r2, 80027cc <WashingMachine_Processing+0x14>)
 80027c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027ca:	bf00      	nop
 80027cc:	080027dd 	.word	0x080027dd
 80027d0:	080027e3 	.word	0x080027e3
 80027d4:	080027e9 	.word	0x080027e9
 80027d8:	080027ef 	.word	0x080027ef
	{
		case IDLE_MODE:
			Idle_Mode_Laundry();
 80027dc:	f000 f810 	bl	8002800 <Idle_Mode_Laundry>
			break;
 80027e0:	e009      	b.n	80027f6 <WashingMachine_Processing+0x3e>

		case WASH_MODE:
			Wash_Mode_Laundry();
 80027e2:	f000 f83d 	bl	8002860 <Wash_Mode_Laundry>
			break;
 80027e6:	e006      	b.n	80027f6 <WashingMachine_Processing+0x3e>

		case RINSE_MODE:
			Rinse_Mode_Laundry();
 80027e8:	f000 fa18 	bl	8002c1c <Rinse_Mode_Laundry>
			break;
 80027ec:	e003      	b.n	80027f6 <WashingMachine_Processing+0x3e>

		case SPIN_MODE:
			Spin_Mode_Laundry();
 80027ee:	f000 fbdb 	bl	8002fa8 <Spin_Mode_Laundry>
			break;
 80027f2:	e000      	b.n	80027f6 <WashingMachine_Processing+0x3e>

		default:
			break;
 80027f4:	bf00      	nop
	}
}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000f90 	.word	0x20000f90

08002800 <Idle_Mode_Laundry>:

/*
 * desc: 대기 상태에 관련된 동작을 실행하는 함수이다.
 */
static void Idle_Mode_Laundry(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
	Mode_Complete_Alarm();
 8002804:	f7fe f87c 	bl	8000900 <Mode_Complete_Alarm>

	open_WashingMachine_Lid();
 8002808:	f7ff f8e0 	bl	80019cc <open_WashingMachine_Lid>
	DCmotor_Break();
 800280c:	f7fe f8f8 	bl	8000a00 <DCmotor_Break>
	LEDbar_All_Off();
 8002810:	f7fe fa8c 	bl	8000d2c <LEDbar_All_Off>
	FND4digit_off();
 8002814:	f7fe f918 	bl	8000a48 <FND4digit_off>

	Idle_Mode_Display(); // 아이들 모드일때는 fnd 안쓰고 있기 때문에 led가 핑글핑글 돌면서 시간 표시해줘도 됨
 8002818:	f000 fde0 	bl	80033dc <Idle_Mode_Display>

	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 800281c:	2200      	movs	r2, #0
 800281e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002822:	480d      	ldr	r0, [pc, #52]	; (8002858 <Idle_Mode_Laundry+0x58>)
 8002824:	f7fe f81c 	bl	8000860 <Get_Button>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d111      	bne.n	8002852 <Idle_Mode_Laundry+0x52>
	{
		WashingMachine_curr_status++;
 800282e:	4b0b      	ldr	r3, [pc, #44]	; (800285c <Idle_Mode_Laundry+0x5c>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	3301      	adds	r3, #1
 8002834:	b2da      	uxtb	r2, r3
 8002836:	4b09      	ldr	r3, [pc, #36]	; (800285c <Idle_Mode_Laundry+0x5c>)
 8002838:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 800283a:	4b08      	ldr	r3, [pc, #32]	; (800285c <Idle_Mode_Laundry+0x5c>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	f003 0303 	and.w	r3, r3, #3
 8002842:	b2da      	uxtb	r2, r3
 8002844:	4b05      	ldr	r3, [pc, #20]	; (800285c <Idle_Mode_Laundry+0x5c>)
 8002846:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002848:	2001      	movs	r0, #1
 800284a:	f7fd ff5b 	bl	8000704 <LCD_Command>
		Wash_Mode_Setting_display(); // 순환식 구조의 다음인 세탁모드를 출력
 800284e:	f000 fe1f 	bl	8003490 <Wash_Mode_Setting_display>
	}
}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40021000 	.word	0x40021000
 800285c:	20000f90 	.word	0x20000f90

08002860 <Wash_Mode_Laundry>:
/*
 * desc: "세탁/헹굼/탈수" 중 "세탁"에 관련된 동작을 실행하는 함수이다.
 *       세탁모드에서 드럼통 모터는 70%의 고정 duty cycle 출력으로 작동한다.
 */
static void Wash_Mode_Laundry(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af02      	add	r7, sp, #8
	static uint8_t wash_mode_start_stop_flag = STOP;
	static uint8_t dcmotor_forward_backward_flag = FORWARD;


	/************************BEGIN 기본 동작 부분************************/
	Mode_Complete_Alarm();
 8002866:	f7fe f84b 	bl	8000900 <Mode_Complete_Alarm>

	// 뚜껑이 열려있으면 동작을 중지하고 idle 화면으로 이동
	if (Check_Lid_Open())
 800286a:	f000 fd77 	bl	800335c <Check_Lid_Open>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <Wash_Mode_Laundry+0x2a>
	{
		mode_complete_alarm_stop_start_flag = STOP;
 8002874:	4b29      	ldr	r3, [pc, #164]	; (800291c <Wash_Mode_Laundry+0xbc>)
 8002876:	2200      	movs	r2, #0
 8002878:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status = 0;
 800287a:	4b29      	ldr	r3, [pc, #164]	; (8002920 <Wash_Mode_Laundry+0xc0>)
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY);
 8002880:	2001      	movs	r0, #1
 8002882:	f7fd ff3f 	bl	8000704 <LCD_Command>
		Idle_Mode_Display();
 8002886:	f000 fda9 	bl	80033dc <Idle_Mode_Display>
	}


	if (wash_mode_start_stop_flag == STOP)
 800288a:	4b26      	ldr	r3, [pc, #152]	; (8002924 <Wash_Mode_Laundry+0xc4>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d108      	bne.n	80028a4 <Wash_Mode_Laundry+0x44>
	{
		DCmotor_Break();
 8002892:	f7fe f8b5 	bl	8000a00 <DCmotor_Break>
		LEDbar_All_Off();
 8002896:	f7fe fa49 	bl	8000d2c <LEDbar_All_Off>
		open_WashingMachine_Lid();
 800289a:	f7ff f897 	bl	80019cc <open_WashingMachine_Lid>
		FND4digit_off();
 800289e:	f7fe f8d3 	bl	8000a48 <FND4digit_off>
 80028a2:	e05a      	b.n	800295a <Wash_Mode_Laundry+0xfa>
	}
	else if (wash_mode_start_stop_flag == START && wash_remain_time > 0)
 80028a4:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <Wash_Mode_Laundry+0xc4>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d143      	bne.n	8002934 <Wash_Mode_Laundry+0xd4>
 80028ac:	4b1e      	ldr	r3, [pc, #120]	; (8002928 <Wash_Mode_Laundry+0xc8>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	dd3f      	ble.n	8002934 <Wash_Mode_Laundry+0xd4>
	{
		// 완료부저가 실행중이더라도, 다시 모드가 시작되면 당연히 부저는 꺼져야함
		mode_complete_alarm_stop_start_flag = STOP;
 80028b4:	4b19      	ldr	r3, [pc, #100]	; (800291c <Wash_Mode_Laundry+0xbc>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	701a      	strb	r2, [r3, #0]

		// 남은시간은 자동으로 1초씩 감소
		if (TIM10_10ms_WM_wash_timer > 100)
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <Wash_Mode_Laundry+0xcc>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2b64      	cmp	r3, #100	; 0x64
 80028c0:	d919      	bls.n	80028f6 <Wash_Mode_Laundry+0x96>
		{
			TIM10_10ms_WM_wash_timer = 0;
 80028c2:	4b1a      	ldr	r3, [pc, #104]	; (800292c <Wash_Mode_Laundry+0xcc>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]
			wash_remain_time--;
 80028c8:	4b17      	ldr	r3, [pc, #92]	; (8002928 <Wash_Mode_Laundry+0xc8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	4a16      	ldr	r2, [pc, #88]	; (8002928 <Wash_Mode_Laundry+0xc8>)
 80028d0:	6013      	str	r3, [r2, #0]
			if (wash_remain_time < 0) {wash_remain_time = 0;}
 80028d2:	4b15      	ldr	r3, [pc, #84]	; (8002928 <Wash_Mode_Laundry+0xc8>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	da02      	bge.n	80028e0 <Wash_Mode_Laundry+0x80>
 80028da:	4b13      	ldr	r3, [pc, #76]	; (8002928 <Wash_Mode_Laundry+0xc8>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

			if (dcmotor_forward_backward_flag == FORWARD)
 80028e0:	4b13      	ldr	r3, [pc, #76]	; (8002930 <Wash_Mode_Laundry+0xd0>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d103      	bne.n	80028f0 <Wash_Mode_Laundry+0x90>
			{
				dcmotor_forward_backward_flag = BACKWARD;
 80028e8:	4b11      	ldr	r3, [pc, #68]	; (8002930 <Wash_Mode_Laundry+0xd0>)
 80028ea:	2201      	movs	r2, #1
 80028ec:	701a      	strb	r2, [r3, #0]
 80028ee:	e002      	b.n	80028f6 <Wash_Mode_Laundry+0x96>
			}
			else
			{
				dcmotor_forward_backward_flag = FORWARD;
 80028f0:	4b0f      	ldr	r3, [pc, #60]	; (8002930 <Wash_Mode_Laundry+0xd0>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
			}
		}

		// 세탁모드에서 드럼통을 앞뒤로 흔들어주기 위해서..
		if (dcmotor_forward_backward_flag == 0)
 80028f6:	4b0e      	ldr	r3, [pc, #56]	; (8002930 <Wash_Mode_Laundry+0xd0>)
 80028f8:	781b      	ldrb	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d102      	bne.n	8002904 <Wash_Mode_Laundry+0xa4>
		{
			DCmotor_Forward_Rotate();
 80028fe:	f7fe f85b 	bl	80009b8 <DCmotor_Forward_Rotate>
 8002902:	e001      	b.n	8002908 <Wash_Mode_Laundry+0xa8>
		}
		else
		{
			DCmotor_Backward_Rotate();
 8002904:	f7fe f86a 	bl	80009dc <DCmotor_Backward_Rotate>
		}

		close_WashingMachine_Lid();
 8002908:	f7ff f86e 	bl	80019e8 <close_WashingMachine_Lid>
		FND4digit_time_display(wash_remain_time);
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <Wash_Mode_Laundry+0xc8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f7fe f8b7 	bl	8000a84 <FND4digit_time_display>
		LEDbar_Flower_On();
 8002916:	f7fe fa67 	bl	8000de8 <LEDbar_Flower_On>
 800291a:	e01e      	b.n	800295a <Wash_Mode_Laundry+0xfa>
 800291c:	20000f8f 	.word	0x20000f8f
 8002920:	20000f90 	.word	0x20000f90
 8002924:	20001008 	.word	0x20001008
 8002928:	20000fc0 	.word	0x20000fc0
 800292c:	20000c1c 	.word	0x20000c1c
 8002930:	20001009 	.word	0x20001009
	}
	else // 플래그는 start이지만 남은시간이 0이하가 된 경우 여기로 빠짐
	{
		mode_complete_alarm_stop_start_flag = START;
 8002934:	4bae      	ldr	r3, [pc, #696]	; (8002bf0 <Wash_Mode_Laundry+0x390>)
 8002936:	2201      	movs	r2, #1
 8002938:	701a      	strb	r2, [r3, #0]
		wash_mode_start_stop_flag = STOP;
 800293a:	4bae      	ldr	r3, [pc, #696]	; (8002bf4 <Wash_Mode_Laundry+0x394>)
 800293c:	2200      	movs	r2, #0
 800293e:	701a      	strb	r2, [r3, #0]

		DCmotor_Break();
 8002940:	f7fe f85e 	bl	8000a00 <DCmotor_Break>
		LEDbar_All_Off();
 8002944:	f7fe f9f2 	bl	8000d2c <LEDbar_All_Off>
		open_WashingMachine_Lid();
 8002948:	f7ff f840 	bl	80019cc <open_WashingMachine_Lid>
		FND4digit_off();
 800294c:	f7fe f87c 	bl	8000a48 <FND4digit_off>

		// 완료가 되었다면 그냥 세탁 셋팅 화면을 다시 출력
		LCD_Command(CLEAR_DISPLAY);
 8002950:	2001      	movs	r0, #1
 8002952:	f7fd fed7 	bl	8000704 <LCD_Command>
		Wash_Mode_Setting_display();
 8002956:	f000 fd9b 	bl	8003490 <Wash_Mode_Setting_display>
	}
	/************************END 기본 동작 부분************************/

	/************************BEGIN 버튼 입력 인터럽트 부분************************/
	// 세탁 모드 상태를 기억한 상태로 다음 모드로 이동
	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 800295a:	2200      	movs	r2, #0
 800295c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002960:	48a5      	ldr	r0, [pc, #660]	; (8002bf8 <Wash_Mode_Laundry+0x398>)
 8002962:	f7fd ff7d 	bl	8000860 <Get_Button>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d114      	bne.n	8002996 <Wash_Mode_Laundry+0x136>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 800296c:	4ba0      	ldr	r3, [pc, #640]	; (8002bf0 <Wash_Mode_Laundry+0x390>)
 800296e:	2200      	movs	r2, #0
 8002970:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status++;
 8002972:	4ba2      	ldr	r3, [pc, #648]	; (8002bfc <Wash_Mode_Laundry+0x39c>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	3301      	adds	r3, #1
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4ba0      	ldr	r3, [pc, #640]	; (8002bfc <Wash_Mode_Laundry+0x39c>)
 800297c:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 800297e:	4b9f      	ldr	r3, [pc, #636]	; (8002bfc <Wash_Mode_Laundry+0x39c>)
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	f003 0303 	and.w	r3, r3, #3
 8002986:	b2da      	uxtb	r2, r3
 8002988:	4b9c      	ldr	r3, [pc, #624]	; (8002bfc <Wash_Mode_Laundry+0x39c>)
 800298a:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 800298c:	2001      	movs	r0, #1
 800298e:	f7fd feb9 	bl	8000704 <LCD_Command>
		Rinse_Mode_Setting_display();
 8002992:	f000 fdf7 	bl	8003584 <Rinse_Mode_Setting_display>
	}

	// 세탁 횟수를 1회 증가시킨다(1회는 10초로 간주)
	if (Get_Button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8002996:	2201      	movs	r2, #1
 8002998:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800299c:	4896      	ldr	r0, [pc, #600]	; (8002bf8 <Wash_Mode_Laundry+0x398>)
 800299e:	f7fd ff5f 	bl	8000860 <Get_Button>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d109      	bne.n	80029bc <Wash_Mode_Laundry+0x15c>
	{
		wash_remain_time += 10;
 80029a8:	4b95      	ldr	r3, [pc, #596]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	330a      	adds	r3, #10
 80029ae:	4a94      	ldr	r2, [pc, #592]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 80029b0:	6013      	str	r3, [r2, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80029b2:	2001      	movs	r0, #1
 80029b4:	f7fd fea6 	bl	8000704 <LCD_Command>
		Wash_Mode_Setting_display();
 80029b8:	f000 fd6a 	bl	8003490 <Wash_Mode_Setting_display>
	}

	// 세탁 횟수를 1회 감소시킨다.(1회는 10초로 간주)
	if (Get_Button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 80029bc:	2202      	movs	r2, #2
 80029be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80029c2:	488d      	ldr	r0, [pc, #564]	; (8002bf8 <Wash_Mode_Laundry+0x398>)
 80029c4:	f7fd ff4c 	bl	8000860 <Get_Button>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d110      	bne.n	80029f0 <Wash_Mode_Laundry+0x190>
	{
		wash_remain_time -= 10;
 80029ce:	4b8c      	ldr	r3, [pc, #560]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	3b0a      	subs	r3, #10
 80029d4:	4a8a      	ldr	r2, [pc, #552]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 80029d6:	6013      	str	r3, [r2, #0]
		if (wash_remain_time < 0) {wash_remain_time = 0;}
 80029d8:	4b89      	ldr	r3, [pc, #548]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	da02      	bge.n	80029e6 <Wash_Mode_Laundry+0x186>
 80029e0:	4b87      	ldr	r3, [pc, #540]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	601a      	str	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80029e6:	2001      	movs	r0, #1
 80029e8:	f7fd fe8c 	bl	8000704 <LCD_Command>
		Wash_Mode_Setting_display();
 80029ec:	f000 fd50 	bl	8003490 <Wash_Mode_Setting_display>
	}

	// 동작 시간을 설정 완료했다면, 세탁기 구동을 시작한다.
	if (Get_Button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 80029f0:	2203      	movs	r2, #3
 80029f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029f6:	4880      	ldr	r0, [pc, #512]	; (8002bf8 <Wash_Mode_Laundry+0x398>)
 80029f8:	f7fd ff32 	bl	8000860 <Get_Button>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f040 80bc 	bne.w	8002b7c <Wash_Mode_Laundry+0x31c>
	{
		wash_mode_start_stop_flag = START;
 8002a04:	4b7b      	ldr	r3, [pc, #492]	; (8002bf4 <Wash_Mode_Laundry+0x394>)
 8002a06:	2201      	movs	r2, #1
 8002a08:	701a      	strb	r2, [r3, #0]

		HAL_RTC_GetTime(&hrtc, &wash_complete_time, RTC_FORMAT_BCD);
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	497d      	ldr	r1, [pc, #500]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002a0e:	487e      	ldr	r0, [pc, #504]	; (8002c08 <Wash_Mode_Laundry+0x3a8>)
 8002a10:	f003 fb62 	bl	80060d8 <HAL_RTC_GetTime>
		wash_complete_time.Hours += dec2bcd(wash_remain_time / 3600);
 8002a14:	4b7a      	ldr	r3, [pc, #488]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a7c      	ldr	r2, [pc, #496]	; (8002c0c <Wash_Mode_Laundry+0x3ac>)
 8002a1a:	fb82 1203 	smull	r1, r2, r2, r3
 8002a1e:	441a      	add	r2, r3
 8002a20:	12d2      	asrs	r2, r2, #11
 8002a22:	17db      	asrs	r3, r3, #31
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7fe f95b 	bl	8000ce4 <dec2bcd>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	461a      	mov	r2, r3
 8002a32:	4b74      	ldr	r3, [pc, #464]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	4413      	add	r3, r2
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b72      	ldr	r3, [pc, #456]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002a3c:	701a      	strb	r2, [r3, #0]
		wash_complete_time.Minutes += dec2bcd((wash_remain_time % 3600) / 60);
 8002a3e:	4b70      	ldr	r3, [pc, #448]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	4b72      	ldr	r3, [pc, #456]	; (8002c0c <Wash_Mode_Laundry+0x3ac>)
 8002a44:	fb83 1302 	smull	r1, r3, r3, r2
 8002a48:	4413      	add	r3, r2
 8002a4a:	12d9      	asrs	r1, r3, #11
 8002a4c:	17d3      	asrs	r3, r2, #31
 8002a4e:	1acb      	subs	r3, r1, r3
 8002a50:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002a54:	fb01 f303 	mul.w	r3, r1, r3
 8002a58:	1ad3      	subs	r3, r2, r3
 8002a5a:	4a6d      	ldr	r2, [pc, #436]	; (8002c10 <Wash_Mode_Laundry+0x3b0>)
 8002a5c:	fb82 1203 	smull	r1, r2, r2, r3
 8002a60:	441a      	add	r2, r3
 8002a62:	1152      	asrs	r2, r2, #5
 8002a64:	17db      	asrs	r3, r3, #31
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7fe f93a 	bl	8000ce4 <dec2bcd>
 8002a70:	4603      	mov	r3, r0
 8002a72:	461a      	mov	r2, r3
 8002a74:	4b63      	ldr	r3, [pc, #396]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002a76:	785b      	ldrb	r3, [r3, #1]
 8002a78:	4413      	add	r3, r2
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	4b61      	ldr	r3, [pc, #388]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002a7e:	705a      	strb	r2, [r3, #1]
		wash_complete_time.Seconds += dec2bcd((wash_remain_time % 3600) % 60);
 8002a80:	4b5f      	ldr	r3, [pc, #380]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a61      	ldr	r2, [pc, #388]	; (8002c0c <Wash_Mode_Laundry+0x3ac>)
 8002a86:	fb82 1203 	smull	r1, r2, r2, r3
 8002a8a:	441a      	add	r2, r3
 8002a8c:	12d1      	asrs	r1, r2, #11
 8002a8e:	17da      	asrs	r2, r3, #31
 8002a90:	1a8a      	subs	r2, r1, r2
 8002a92:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002a96:	fb01 f202 	mul.w	r2, r1, r2
 8002a9a:	1a9a      	subs	r2, r3, r2
 8002a9c:	4b5c      	ldr	r3, [pc, #368]	; (8002c10 <Wash_Mode_Laundry+0x3b0>)
 8002a9e:	fb83 1302 	smull	r1, r3, r3, r2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	1159      	asrs	r1, r3, #5
 8002aa6:	17d3      	asrs	r3, r2, #31
 8002aa8:	1ac9      	subs	r1, r1, r3
 8002aaa:	460b      	mov	r3, r1
 8002aac:	011b      	lsls	r3, r3, #4
 8002aae:	1a5b      	subs	r3, r3, r1
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	1ad1      	subs	r1, r2, r3
 8002ab4:	b2cb      	uxtb	r3, r1
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	f7fe f914 	bl	8000ce4 <dec2bcd>
 8002abc:	4603      	mov	r3, r0
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4b50      	ldr	r3, [pc, #320]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002ac2:	789b      	ldrb	r3, [r3, #2]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	b2da      	uxtb	r2, r3
 8002ac8:	4b4e      	ldr	r3, [pc, #312]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002aca:	709a      	strb	r2, [r3, #2]

		if (bcd2dec(wash_complete_time.Seconds) >= 60)
 8002acc:	4b4d      	ldr	r3, [pc, #308]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002ace:	789b      	ldrb	r3, [r3, #2]
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7fe f8eb 	bl	8000cac <bcd2dec>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b3b      	cmp	r3, #59	; 0x3b
 8002ada:	d915      	bls.n	8002b08 <Wash_Mode_Laundry+0x2a8>
		{
			wash_complete_time.Minutes += dec2bcd(1);
 8002adc:	2001      	movs	r0, #1
 8002ade:	f7fe f901 	bl	8000ce4 <dec2bcd>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4b47      	ldr	r3, [pc, #284]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002ae8:	785b      	ldrb	r3, [r3, #1]
 8002aea:	4413      	add	r3, r2
 8002aec:	b2da      	uxtb	r2, r3
 8002aee:	4b45      	ldr	r3, [pc, #276]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002af0:	705a      	strb	r2, [r3, #1]
			wash_complete_time.Seconds -= dec2bcd(60);
 8002af2:	203c      	movs	r0, #60	; 0x3c
 8002af4:	f7fe f8f6 	bl	8000ce4 <dec2bcd>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	4b41      	ldr	r3, [pc, #260]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002afe:	789b      	ldrb	r3, [r3, #2]
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	4b3f      	ldr	r3, [pc, #252]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b06:	709a      	strb	r2, [r3, #2]
		}
		if (bcd2dec(wash_complete_time.Minutes) >= 60)
 8002b08:	4b3e      	ldr	r3, [pc, #248]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b0a:	785b      	ldrb	r3, [r3, #1]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7fe f8cd 	bl	8000cac <bcd2dec>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b3b      	cmp	r3, #59	; 0x3b
 8002b16:	d915      	bls.n	8002b44 <Wash_Mode_Laundry+0x2e4>
		{
			wash_complete_time.Hours += dec2bcd(1);
 8002b18:	2001      	movs	r0, #1
 8002b1a:	f7fe f8e3 	bl	8000ce4 <dec2bcd>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	461a      	mov	r2, r3
 8002b22:	4b38      	ldr	r3, [pc, #224]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	4413      	add	r3, r2
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	4b36      	ldr	r3, [pc, #216]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b2c:	701a      	strb	r2, [r3, #0]
			wash_complete_time.Minutes -= dec2bcd(60);
 8002b2e:	203c      	movs	r0, #60	; 0x3c
 8002b30:	f7fe f8d8 	bl	8000ce4 <dec2bcd>
 8002b34:	4603      	mov	r3, r0
 8002b36:	461a      	mov	r2, r3
 8002b38:	4b32      	ldr	r3, [pc, #200]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b3a:	785b      	ldrb	r3, [r3, #1]
 8002b3c:	1a9b      	subs	r3, r3, r2
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	4b30      	ldr	r3, [pc, #192]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b42:	705a      	strb	r2, [r3, #1]
		}
		if (bcd2dec(wash_complete_time.Hours) >= 24)
 8002b44:	4b2f      	ldr	r3, [pc, #188]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7fe f8af 	bl	8000cac <bcd2dec>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b17      	cmp	r3, #23
 8002b52:	d90a      	bls.n	8002b6a <Wash_Mode_Laundry+0x30a>
		{
			// DATE를 1 올려야 하지만, 현재 해당 프로그램에서 date는 고려하고 있지 않음
			wash_complete_time.Hours -= dec2bcd(24);
 8002b54:	2018      	movs	r0, #24
 8002b56:	f7fe f8c5 	bl	8000ce4 <dec2bcd>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4b29      	ldr	r3, [pc, #164]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4b27      	ldr	r3, [pc, #156]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b68:	701a      	strb	r2, [r3, #0]
		}

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002b6a:	2001      	movs	r0, #1
 8002b6c:	f7fd fdca 	bl	8000704 <LCD_Command>
		Wash_Mode_Running_display(wash_complete_time);
 8002b70:	4b24      	ldr	r3, [pc, #144]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002b72:	691a      	ldr	r2, [r3, #16]
 8002b74:	9200      	str	r2, [sp, #0]
 8002b76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b78:	f000 fcbe 	bl	80034f8 <Wash_Mode_Running_display>
	}

	// 모터가 과열 되었거나, 버튼4를 눌렀을 때, 세탁 모드를 즉시 중지하고 세탁모드를 초기화해준다.
	if (Check_Motor_OverHeat() || Get_Button(BUTTON4_GPIO_Port, BUTTON4_Pin, 4) == BUTTON_PRESS)
 8002b7c:	f000 fbf6 	bl	800336c <Check_Motor_OverHeat>
 8002b80:	4603      	mov	r3, r0
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d108      	bne.n	8002b98 <Wash_Mode_Laundry+0x338>
 8002b86:	2204      	movs	r2, #4
 8002b88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b8c:	4821      	ldr	r0, [pc, #132]	; (8002c14 <Wash_Mode_Laundry+0x3b4>)
 8002b8e:	f7fd fe67 	bl	8000860 <Get_Button>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d128      	bne.n	8002bea <Wash_Mode_Laundry+0x38a>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8002b98:	4b15      	ldr	r3, [pc, #84]	; (8002bf0 <Wash_Mode_Laundry+0x390>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status = IDLE_MODE;
 8002b9e:	4b17      	ldr	r3, [pc, #92]	; (8002bfc <Wash_Mode_Laundry+0x39c>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
		wash_mode_start_stop_flag = STOP;
 8002ba4:	4b13      	ldr	r3, [pc, #76]	; (8002bf4 <Wash_Mode_Laundry+0x394>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	701a      	strb	r2, [r3, #0]
		dcmotor_forward_backward_flag = 0;
 8002baa:	4b1b      	ldr	r3, [pc, #108]	; (8002c18 <Wash_Mode_Laundry+0x3b8>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	701a      	strb	r2, [r3, #0]
		wash_remain_time = 0;
 8002bb0:	4b13      	ldr	r3, [pc, #76]	; (8002c00 <Wash_Mode_Laundry+0x3a0>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
		wash_complete_time.Hours = dec2bcd(0);
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	f7fe f894 	bl	8000ce4 <dec2bcd>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	4b10      	ldr	r3, [pc, #64]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002bc2:	701a      	strb	r2, [r3, #0]
		wash_complete_time.Minutes = dec2bcd(0);
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	f7fe f88d 	bl	8000ce4 <dec2bcd>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b0d      	ldr	r3, [pc, #52]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002bd0:	705a      	strb	r2, [r3, #1]
		wash_complete_time.Seconds = dec2bcd(0);
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	f7fe f886 	bl	8000ce4 <dec2bcd>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <Wash_Mode_Laundry+0x3a4>)
 8002bde:	709a      	strb	r2, [r3, #2]

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002be0:	2001      	movs	r0, #1
 8002be2:	f7fd fd8f 	bl	8000704 <LCD_Command>
		Idle_Mode_Display(); // idle모드 화면으로 이동한다.
 8002be6:	f000 fbf9 	bl	80033dc <Idle_Mode_Display>
	}
	/************************END 버튼 입력 인터럽트 부분************************/
}
 8002bea:	bf00      	nop
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000f8f 	.word	0x20000f8f
 8002bf4:	20001008 	.word	0x20001008
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	20000f90 	.word	0x20000f90
 8002c00:	20000fc0 	.word	0x20000fc0
 8002c04:	20000fcc 	.word	0x20000fcc
 8002c08:	20000444 	.word	0x20000444
 8002c0c:	91a2b3c5 	.word	0x91a2b3c5
 8002c10:	88888889 	.word	0x88888889
 8002c14:	40020400 	.word	0x40020400
 8002c18:	20001009 	.word	0x20001009

08002c1c <Rinse_Mode_Laundry>:

/*
 * desc: "세탁/헹굼/탈수" 중 "헹굼"에 관련된 동작을 실행하는 함수이다.
 */
static void Rinse_Mode_Laundry(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af02      	add	r7, sp, #8
	static uint8_t rinse_mode_start_stop_flag = STOP;

	/************************BEGIN 기본 동작 부분************************/
	Mode_Complete_Alarm();
 8002c22:	f7fd fe6d 	bl	8000900 <Mode_Complete_Alarm>

	// 뚜껑이 열려있으면 동작을 중지하고 idle 화면으로 이동
	if (Check_Lid_Open())
 8002c26:	f000 fb99 	bl	800335c <Check_Lid_Open>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d00a      	beq.n	8002c46 <Rinse_Mode_Laundry+0x2a>
	{
		mode_complete_alarm_stop_start_flag = STOP;
 8002c30:	4b20      	ldr	r3, [pc, #128]	; (8002cb4 <Rinse_Mode_Laundry+0x98>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status = 0;
 8002c36:	4b20      	ldr	r3, [pc, #128]	; (8002cb8 <Rinse_Mode_Laundry+0x9c>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY);
 8002c3c:	2001      	movs	r0, #1
 8002c3e:	f7fd fd61 	bl	8000704 <LCD_Command>
		Idle_Mode_Display();
 8002c42:	f000 fbcb 	bl	80033dc <Idle_Mode_Display>
	}


	if (rinse_mode_start_stop_flag == STOP)
 8002c46:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <Rinse_Mode_Laundry+0xa0>)
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d108      	bne.n	8002c60 <Rinse_Mode_Laundry+0x44>
	{
		DCmotor_Break();
 8002c4e:	f7fd fed7 	bl	8000a00 <DCmotor_Break>
		LEDbar_All_Off();
 8002c52:	f7fe f86b 	bl	8000d2c <LEDbar_All_Off>
		open_WashingMachine_Lid();
 8002c56:	f7fe feb9 	bl	80019cc <open_WashingMachine_Lid>
		FND4digit_off();
 8002c5a:	f7fd fef5 	bl	8000a48 <FND4digit_off>
 8002c5e:	e046      	b.n	8002cee <Rinse_Mode_Laundry+0xd2>

	}
	else if (rinse_mode_start_stop_flag == START && rinse_remain_time > 0)
 8002c60:	4b16      	ldr	r3, [pc, #88]	; (8002cbc <Rinse_Mode_Laundry+0xa0>)
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d12f      	bne.n	8002cc8 <Rinse_Mode_Laundry+0xac>
 8002c68:	4b15      	ldr	r3, [pc, #84]	; (8002cc0 <Rinse_Mode_Laundry+0xa4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	dd2b      	ble.n	8002cc8 <Rinse_Mode_Laundry+0xac>
	{
		// 완료부저가 실행중이더라도, 다시 모드가 시작되면 당연히 부저는 꺼져야함
		mode_complete_alarm_stop_start_flag = STOP;
 8002c70:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <Rinse_Mode_Laundry+0x98>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	701a      	strb	r2, [r3, #0]

		// 남은시간은 자동으로 1초씩 감소
		if (TIM10_10ms_WM_rinse_timer > 100)
 8002c76:	4b13      	ldr	r3, [pc, #76]	; (8002cc4 <Rinse_Mode_Laundry+0xa8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2b64      	cmp	r3, #100	; 0x64
 8002c7c:	d90e      	bls.n	8002c9c <Rinse_Mode_Laundry+0x80>
		{
			TIM10_10ms_WM_rinse_timer = 0;
 8002c7e:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <Rinse_Mode_Laundry+0xa8>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
			rinse_remain_time--;
 8002c84:	4b0e      	ldr	r3, [pc, #56]	; (8002cc0 <Rinse_Mode_Laundry+0xa4>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	4a0d      	ldr	r2, [pc, #52]	; (8002cc0 <Rinse_Mode_Laundry+0xa4>)
 8002c8c:	6013      	str	r3, [r2, #0]
			if (rinse_remain_time < 0) {rinse_remain_time = 0;}
 8002c8e:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <Rinse_Mode_Laundry+0xa4>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	da02      	bge.n	8002c9c <Rinse_Mode_Laundry+0x80>
 8002c96:	4b0a      	ldr	r3, [pc, #40]	; (8002cc0 <Rinse_Mode_Laundry+0xa4>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	601a      	str	r2, [r3, #0]
		}

		DCmotor_Forward_Rotate();
 8002c9c:	f7fd fe8c 	bl	80009b8 <DCmotor_Forward_Rotate>

		FND4digit_time_display(rinse_remain_time);
 8002ca0:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <Rinse_Mode_Laundry+0xa4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fd feed 	bl	8000a84 <FND4digit_time_display>
		close_WashingMachine_Lid();
 8002caa:	f7fe fe9d 	bl	80019e8 <close_WashingMachine_Lid>
		LEDbar_On_Up();
 8002cae:	f7fe f849 	bl	8000d44 <LEDbar_On_Up>
 8002cb2:	e01c      	b.n	8002cee <Rinse_Mode_Laundry+0xd2>
 8002cb4:	20000f8f 	.word	0x20000f8f
 8002cb8:	20000f90 	.word	0x20000f90
 8002cbc:	2000100a 	.word	0x2000100a
 8002cc0:	20000fc4 	.word	0x20000fc4
 8002cc4:	20000c20 	.word	0x20000c20

	}
	else // 플래그는 start이지만 남은시간이 0이하가 된 경우 여기로 빠짐
	{
		mode_complete_alarm_stop_start_flag = START;
 8002cc8:	4bad      	ldr	r3, [pc, #692]	; (8002f80 <Rinse_Mode_Laundry+0x364>)
 8002cca:	2201      	movs	r2, #1
 8002ccc:	701a      	strb	r2, [r3, #0]
		rinse_mode_start_stop_flag = STOP;
 8002cce:	4bad      	ldr	r3, [pc, #692]	; (8002f84 <Rinse_Mode_Laundry+0x368>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]

		DCmotor_Break();
 8002cd4:	f7fd fe94 	bl	8000a00 <DCmotor_Break>
		LEDbar_All_Off();
 8002cd8:	f7fe f828 	bl	8000d2c <LEDbar_All_Off>
		open_WashingMachine_Lid();
 8002cdc:	f7fe fe76 	bl	80019cc <open_WashingMachine_Lid>
		FND4digit_off();
 8002ce0:	f7fd feb2 	bl	8000a48 <FND4digit_off>

		// 완료가 되었다면 그냥 헹굼 셋팅 화면을 다시 출력
		LCD_Command(CLEAR_DISPLAY);
 8002ce4:	2001      	movs	r0, #1
 8002ce6:	f7fd fd0d 	bl	8000704 <LCD_Command>
		Rinse_Mode_Setting_display();
 8002cea:	f000 fc4b 	bl	8003584 <Rinse_Mode_Setting_display>
	}
	/************************END 기본 동작 부분************************/

	/************************BEGIN 버튼 입력 인터럽트 부분************************/
	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cf4:	48a4      	ldr	r0, [pc, #656]	; (8002f88 <Rinse_Mode_Laundry+0x36c>)
 8002cf6:	f7fd fdb3 	bl	8000860 <Get_Button>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d114      	bne.n	8002d2a <Rinse_Mode_Laundry+0x10e>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8002d00:	4b9f      	ldr	r3, [pc, #636]	; (8002f80 <Rinse_Mode_Laundry+0x364>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status++;
 8002d06:	4ba1      	ldr	r3, [pc, #644]	; (8002f8c <Rinse_Mode_Laundry+0x370>)
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	b2da      	uxtb	r2, r3
 8002d0e:	4b9f      	ldr	r3, [pc, #636]	; (8002f8c <Rinse_Mode_Laundry+0x370>)
 8002d10:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 8002d12:	4b9e      	ldr	r3, [pc, #632]	; (8002f8c <Rinse_Mode_Laundry+0x370>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	f003 0303 	and.w	r3, r3, #3
 8002d1a:	b2da      	uxtb	r2, r3
 8002d1c:	4b9b      	ldr	r3, [pc, #620]	; (8002f8c <Rinse_Mode_Laundry+0x370>)
 8002d1e:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002d20:	2001      	movs	r0, #1
 8002d22:	f7fd fcef 	bl	8000704 <LCD_Command>
		Spin_Mode_Setting_display();
 8002d26:	f000 fca7 	bl	8003678 <Spin_Mode_Setting_display>
	}

	// 헹굼 횟수를 1회 증가시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d30:	4895      	ldr	r0, [pc, #596]	; (8002f88 <Rinse_Mode_Laundry+0x36c>)
 8002d32:	f7fd fd95 	bl	8000860 <Get_Button>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d109      	bne.n	8002d50 <Rinse_Mode_Laundry+0x134>
	{
		rinse_remain_time += 7;
 8002d3c:	4b94      	ldr	r3, [pc, #592]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	3307      	adds	r3, #7
 8002d42:	4a93      	ldr	r2, [pc, #588]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002d44:	6013      	str	r3, [r2, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002d46:	2001      	movs	r0, #1
 8002d48:	f7fd fcdc 	bl	8000704 <LCD_Command>
		Rinse_Mode_Setting_display();
 8002d4c:	f000 fc1a 	bl	8003584 <Rinse_Mode_Setting_display>
	}

	// 헹굼 횟수를 1회 감소시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 8002d50:	2202      	movs	r2, #2
 8002d52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d56:	488c      	ldr	r0, [pc, #560]	; (8002f88 <Rinse_Mode_Laundry+0x36c>)
 8002d58:	f7fd fd82 	bl	8000860 <Get_Button>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d110      	bne.n	8002d84 <Rinse_Mode_Laundry+0x168>
	{
		rinse_remain_time -= 7;
 8002d62:	4b8b      	ldr	r3, [pc, #556]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	3b07      	subs	r3, #7
 8002d68:	4a89      	ldr	r2, [pc, #548]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002d6a:	6013      	str	r3, [r2, #0]
		if (rinse_remain_time < 0) {rinse_remain_time = 0;}
 8002d6c:	4b88      	ldr	r3, [pc, #544]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	da02      	bge.n	8002d7a <Rinse_Mode_Laundry+0x15e>
 8002d74:	4b86      	ldr	r3, [pc, #536]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002d7a:	2001      	movs	r0, #1
 8002d7c:	f7fd fcc2 	bl	8000704 <LCD_Command>
		Rinse_Mode_Setting_display();
 8002d80:	f000 fc00 	bl	8003584 <Rinse_Mode_Setting_display>
	}

	// 동작 시간을 설정 완료했다면, 세탁기 구동을 시작한다.
	if (Get_Button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 8002d84:	2203      	movs	r2, #3
 8002d86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002d8a:	487f      	ldr	r0, [pc, #508]	; (8002f88 <Rinse_Mode_Laundry+0x36c>)
 8002d8c:	f7fd fd68 	bl	8000860 <Get_Button>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f040 80bc 	bne.w	8002f10 <Rinse_Mode_Laundry+0x2f4>
	{
		rinse_mode_start_stop_flag = START;
 8002d98:	4b7a      	ldr	r3, [pc, #488]	; (8002f84 <Rinse_Mode_Laundry+0x368>)
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	701a      	strb	r2, [r3, #0]

		HAL_RTC_GetTime(&hrtc, &rinse_complete_time, RTC_FORMAT_BCD);
 8002d9e:	2201      	movs	r2, #1
 8002da0:	497c      	ldr	r1, [pc, #496]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002da2:	487d      	ldr	r0, [pc, #500]	; (8002f98 <Rinse_Mode_Laundry+0x37c>)
 8002da4:	f003 f998 	bl	80060d8 <HAL_RTC_GetTime>
		rinse_complete_time.Hours += dec2bcd(rinse_remain_time / 3600);
 8002da8:	4b79      	ldr	r3, [pc, #484]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a7b      	ldr	r2, [pc, #492]	; (8002f9c <Rinse_Mode_Laundry+0x380>)
 8002dae:	fb82 1203 	smull	r1, r2, r2, r3
 8002db2:	441a      	add	r2, r3
 8002db4:	12d2      	asrs	r2, r2, #11
 8002db6:	17db      	asrs	r3, r3, #31
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd ff91 	bl	8000ce4 <dec2bcd>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	4b73      	ldr	r3, [pc, #460]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	4413      	add	r3, r2
 8002dcc:	b2da      	uxtb	r2, r3
 8002dce:	4b71      	ldr	r3, [pc, #452]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002dd0:	701a      	strb	r2, [r3, #0]
		rinse_complete_time.Minutes += dec2bcd((rinse_remain_time % 3600) / 60);
 8002dd2:	4b6f      	ldr	r3, [pc, #444]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	4b71      	ldr	r3, [pc, #452]	; (8002f9c <Rinse_Mode_Laundry+0x380>)
 8002dd8:	fb83 1302 	smull	r1, r3, r3, r2
 8002ddc:	4413      	add	r3, r2
 8002dde:	12d9      	asrs	r1, r3, #11
 8002de0:	17d3      	asrs	r3, r2, #31
 8002de2:	1acb      	subs	r3, r1, r3
 8002de4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002de8:	fb01 f303 	mul.w	r3, r1, r3
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	4a6c      	ldr	r2, [pc, #432]	; (8002fa0 <Rinse_Mode_Laundry+0x384>)
 8002df0:	fb82 1203 	smull	r1, r2, r2, r3
 8002df4:	441a      	add	r2, r3
 8002df6:	1152      	asrs	r2, r2, #5
 8002df8:	17db      	asrs	r3, r3, #31
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fd ff70 	bl	8000ce4 <dec2bcd>
 8002e04:	4603      	mov	r3, r0
 8002e06:	461a      	mov	r2, r3
 8002e08:	4b62      	ldr	r3, [pc, #392]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e0a:	785b      	ldrb	r3, [r3, #1]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	b2da      	uxtb	r2, r3
 8002e10:	4b60      	ldr	r3, [pc, #384]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e12:	705a      	strb	r2, [r3, #1]
		rinse_complete_time.Seconds += dec2bcd((rinse_remain_time % 3600) % 60);
 8002e14:	4b5e      	ldr	r3, [pc, #376]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a60      	ldr	r2, [pc, #384]	; (8002f9c <Rinse_Mode_Laundry+0x380>)
 8002e1a:	fb82 1203 	smull	r1, r2, r2, r3
 8002e1e:	441a      	add	r2, r3
 8002e20:	12d1      	asrs	r1, r2, #11
 8002e22:	17da      	asrs	r2, r3, #31
 8002e24:	1a8a      	subs	r2, r1, r2
 8002e26:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002e2a:	fb01 f202 	mul.w	r2, r1, r2
 8002e2e:	1a9a      	subs	r2, r3, r2
 8002e30:	4b5b      	ldr	r3, [pc, #364]	; (8002fa0 <Rinse_Mode_Laundry+0x384>)
 8002e32:	fb83 1302 	smull	r1, r3, r3, r2
 8002e36:	4413      	add	r3, r2
 8002e38:	1159      	asrs	r1, r3, #5
 8002e3a:	17d3      	asrs	r3, r2, #31
 8002e3c:	1ac9      	subs	r1, r1, r3
 8002e3e:	460b      	mov	r3, r1
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	1a5b      	subs	r3, r3, r1
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	1ad1      	subs	r1, r2, r3
 8002e48:	b2cb      	uxtb	r3, r1
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd ff4a 	bl	8000ce4 <dec2bcd>
 8002e50:	4603      	mov	r3, r0
 8002e52:	461a      	mov	r2, r3
 8002e54:	4b4f      	ldr	r3, [pc, #316]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e56:	789b      	ldrb	r3, [r3, #2]
 8002e58:	4413      	add	r3, r2
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	4b4d      	ldr	r3, [pc, #308]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e5e:	709a      	strb	r2, [r3, #2]

		if (bcd2dec(rinse_complete_time.Seconds) >= 60)
 8002e60:	4b4c      	ldr	r3, [pc, #304]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e62:	789b      	ldrb	r3, [r3, #2]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fd ff21 	bl	8000cac <bcd2dec>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b3b      	cmp	r3, #59	; 0x3b
 8002e6e:	d915      	bls.n	8002e9c <Rinse_Mode_Laundry+0x280>
		{
			rinse_complete_time.Minutes += dec2bcd(1);
 8002e70:	2001      	movs	r0, #1
 8002e72:	f7fd ff37 	bl	8000ce4 <dec2bcd>
 8002e76:	4603      	mov	r3, r0
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4b46      	ldr	r3, [pc, #280]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e7c:	785b      	ldrb	r3, [r3, #1]
 8002e7e:	4413      	add	r3, r2
 8002e80:	b2da      	uxtb	r2, r3
 8002e82:	4b44      	ldr	r3, [pc, #272]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e84:	705a      	strb	r2, [r3, #1]
			rinse_complete_time.Seconds -= dec2bcd(60);
 8002e86:	203c      	movs	r0, #60	; 0x3c
 8002e88:	f7fd ff2c 	bl	8000ce4 <dec2bcd>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	461a      	mov	r2, r3
 8002e90:	4b40      	ldr	r3, [pc, #256]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e92:	789b      	ldrb	r3, [r3, #2]
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	b2da      	uxtb	r2, r3
 8002e98:	4b3e      	ldr	r3, [pc, #248]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e9a:	709a      	strb	r2, [r3, #2]
		}
		if (bcd2dec(rinse_complete_time.Minutes) >= 60)
 8002e9c:	4b3d      	ldr	r3, [pc, #244]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002e9e:	785b      	ldrb	r3, [r3, #1]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7fd ff03 	bl	8000cac <bcd2dec>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b3b      	cmp	r3, #59	; 0x3b
 8002eaa:	d915      	bls.n	8002ed8 <Rinse_Mode_Laundry+0x2bc>
		{
			rinse_complete_time.Hours += dec2bcd(1);
 8002eac:	2001      	movs	r0, #1
 8002eae:	f7fd ff19 	bl	8000ce4 <dec2bcd>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	461a      	mov	r2, r3
 8002eb6:	4b37      	ldr	r3, [pc, #220]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	4b35      	ldr	r3, [pc, #212]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002ec0:	701a      	strb	r2, [r3, #0]
			rinse_complete_time.Minutes -= dec2bcd(60);
 8002ec2:	203c      	movs	r0, #60	; 0x3c
 8002ec4:	f7fd ff0e 	bl	8000ce4 <dec2bcd>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4b31      	ldr	r3, [pc, #196]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002ece:	785b      	ldrb	r3, [r3, #1]
 8002ed0:	1a9b      	subs	r3, r3, r2
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	4b2f      	ldr	r3, [pc, #188]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002ed6:	705a      	strb	r2, [r3, #1]
		}
		if (bcd2dec(rinse_complete_time.Hours) >= 24)
 8002ed8:	4b2e      	ldr	r3, [pc, #184]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	4618      	mov	r0, r3
 8002ede:	f7fd fee5 	bl	8000cac <bcd2dec>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b17      	cmp	r3, #23
 8002ee6:	d90a      	bls.n	8002efe <Rinse_Mode_Laundry+0x2e2>
		{
			// DATE를 1 올려야 하지만, 현재 해당 프로그램에서 date는 고려하고 있지 않음
			rinse_complete_time.Hours -= dec2bcd(24);
 8002ee8:	2018      	movs	r0, #24
 8002eea:	f7fd fefb 	bl	8000ce4 <dec2bcd>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4b28      	ldr	r3, [pc, #160]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	1a9b      	subs	r3, r3, r2
 8002ef8:	b2da      	uxtb	r2, r3
 8002efa:	4b26      	ldr	r3, [pc, #152]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002efc:	701a      	strb	r2, [r3, #0]
		}

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002efe:	2001      	movs	r0, #1
 8002f00:	f7fd fc00 	bl	8000704 <LCD_Command>
		Rinse_Mode_Running_display(rinse_complete_time);
 8002f04:	4b23      	ldr	r3, [pc, #140]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	9200      	str	r2, [sp, #0]
 8002f0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002f0c:	f000 fb6e 	bl	80035ec <Rinse_Mode_Running_display>
	}

	// 모터가 과열 되었거나, 버튼4를 눌렀을 때, 헹굼 모드를 즉시 중지하고 세탁모드를 초기화해준다.
	if (Check_Motor_OverHeat() || Get_Button(BUTTON4_GPIO_Port, BUTTON4_Pin, 4) == BUTTON_PRESS)
 8002f10:	f000 fa2c 	bl	800336c <Check_Motor_OverHeat>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d108      	bne.n	8002f2c <Rinse_Mode_Laundry+0x310>
 8002f1a:	2204      	movs	r2, #4
 8002f1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f20:	4820      	ldr	r0, [pc, #128]	; (8002fa4 <Rinse_Mode_Laundry+0x388>)
 8002f22:	f7fd fc9d 	bl	8000860 <Get_Button>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d125      	bne.n	8002f78 <Rinse_Mode_Laundry+0x35c>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8002f2c:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <Rinse_Mode_Laundry+0x364>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status = IDLE_MODE;
 8002f32:	4b16      	ldr	r3, [pc, #88]	; (8002f8c <Rinse_Mode_Laundry+0x370>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	701a      	strb	r2, [r3, #0]
		rinse_mode_start_stop_flag = STOP;
 8002f38:	4b12      	ldr	r3, [pc, #72]	; (8002f84 <Rinse_Mode_Laundry+0x368>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	701a      	strb	r2, [r3, #0]
		rinse_remain_time = 0;
 8002f3e:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <Rinse_Mode_Laundry+0x374>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	601a      	str	r2, [r3, #0]
		rinse_complete_time.Hours = dec2bcd(0);
 8002f44:	2000      	movs	r0, #0
 8002f46:	f7fd fecd 	bl	8000ce4 <dec2bcd>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	4b11      	ldr	r3, [pc, #68]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002f50:	701a      	strb	r2, [r3, #0]
		rinse_complete_time.Minutes = dec2bcd(0);
 8002f52:	2000      	movs	r0, #0
 8002f54:	f7fd fec6 	bl	8000ce4 <dec2bcd>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	4b0d      	ldr	r3, [pc, #52]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002f5e:	705a      	strb	r2, [r3, #1]
		rinse_complete_time.Seconds = dec2bcd(0);
 8002f60:	2000      	movs	r0, #0
 8002f62:	f7fd febf 	bl	8000ce4 <dec2bcd>
 8002f66:	4603      	mov	r3, r0
 8002f68:	461a      	mov	r2, r3
 8002f6a:	4b0a      	ldr	r3, [pc, #40]	; (8002f94 <Rinse_Mode_Laundry+0x378>)
 8002f6c:	709a      	strb	r2, [r3, #2]

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8002f6e:	2001      	movs	r0, #1
 8002f70:	f7fd fbc8 	bl	8000704 <LCD_Command>
		Idle_Mode_Display(); // idle모드 화면으로 이동한다.
 8002f74:	f000 fa32 	bl	80033dc <Idle_Mode_Display>
	}
	/************************END 버튼 입력 인터럽트 부분************************/
}
 8002f78:	bf00      	nop
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000f8f 	.word	0x20000f8f
 8002f84:	2000100a 	.word	0x2000100a
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	20000f90 	.word	0x20000f90
 8002f90:	20000fc4 	.word	0x20000fc4
 8002f94:	20000fe0 	.word	0x20000fe0
 8002f98:	20000444 	.word	0x20000444
 8002f9c:	91a2b3c5 	.word	0x91a2b3c5
 8002fa0:	88888889 	.word	0x88888889
 8002fa4:	40020400 	.word	0x40020400

08002fa8 <Spin_Mode_Laundry>:

/*
 * desc: "세탁/헹굼/탈수" 중 "탈수"에 관련된 동작을 실행하는 함수이다.
 */
static void Spin_Mode_Laundry(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af02      	add	r7, sp, #8
	static uint8_t spin_mode_start_stop_flag = STOP;
	static uint16_t dcmotor_duty_cycle = 30;


	/************************BEGIN 기본 동작 부분************************/
	Mode_Complete_Alarm();
 8002fae:	f7fd fca7 	bl	8000900 <Mode_Complete_Alarm>

	// 뚜껑이 열려있으면 동작을 중지하고 idle 화면으로 이동
	if (Check_Lid_Open())
 8002fb2:	f000 f9d3 	bl	800335c <Check_Lid_Open>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d007      	beq.n	8002fcc <Spin_Mode_Laundry+0x24>
	{
		WashingMachine_curr_status = 0;
 8002fbc:	4b28      	ldr	r3, [pc, #160]	; (8003060 <Spin_Mode_Laundry+0xb8>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY);
 8002fc2:	2001      	movs	r0, #1
 8002fc4:	f7fd fb9e 	bl	8000704 <LCD_Command>
		Idle_Mode_Display();
 8002fc8:	f000 fa08 	bl	80033dc <Idle_Mode_Display>
	}


	if (spin_mode_start_stop_flag == STOP)
 8002fcc:	4b25      	ldr	r3, [pc, #148]	; (8003064 <Spin_Mode_Laundry+0xbc>)
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d108      	bne.n	8002fe6 <Spin_Mode_Laundry+0x3e>
	{
		DCmotor_Break();
 8002fd4:	f7fd fd14 	bl	8000a00 <DCmotor_Break>
		LEDbar_All_Off();
 8002fd8:	f7fd fea8 	bl	8000d2c <LEDbar_All_Off>
		FND4digit_off();
 8002fdc:	f7fd fd34 	bl	8000a48 <FND4digit_off>
		open_WashingMachine_Lid();
 8002fe0:	f7fe fcf4 	bl	80019cc <open_WashingMachine_Lid>
 8002fe4:	e05e      	b.n	80030a4 <Spin_Mode_Laundry+0xfc>
	}
	else if (spin_mode_start_stop_flag == START && spin_remain_time > 0)
 8002fe6:	4b1f      	ldr	r3, [pc, #124]	; (8003064 <Spin_Mode_Laundry+0xbc>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d144      	bne.n	8003078 <Spin_Mode_Laundry+0xd0>
 8002fee:	4b1e      	ldr	r3, [pc, #120]	; (8003068 <Spin_Mode_Laundry+0xc0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	dd40      	ble.n	8003078 <Spin_Mode_Laundry+0xd0>
	{
		// 완료부저가 실행중이더라도, 다시 모드가 시작되면 당연히 부저는 꺼져야함
		mode_complete_alarm_stop_start_flag = STOP;
 8002ff6:	4b1d      	ldr	r3, [pc, #116]	; (800306c <Spin_Mode_Laundry+0xc4>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	701a      	strb	r2, [r3, #0]

		// 남은시간은 자동으로 1초씩 감소
		if (TIM10_10ms_WM_spin_timer > 100)
 8002ffc:	4b1c      	ldr	r3, [pc, #112]	; (8003070 <Spin_Mode_Laundry+0xc8>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b64      	cmp	r3, #100	; 0x64
 8003002:	d920      	bls.n	8003046 <Spin_Mode_Laundry+0x9e>
		{
			TIM10_10ms_WM_spin_timer = 0;
 8003004:	4b1a      	ldr	r3, [pc, #104]	; (8003070 <Spin_Mode_Laundry+0xc8>)
 8003006:	2200      	movs	r2, #0
 8003008:	601a      	str	r2, [r3, #0]
			spin_remain_time--;
 800300a:	4b17      	ldr	r3, [pc, #92]	; (8003068 <Spin_Mode_Laundry+0xc0>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3b01      	subs	r3, #1
 8003010:	4a15      	ldr	r2, [pc, #84]	; (8003068 <Spin_Mode_Laundry+0xc0>)
 8003012:	6013      	str	r3, [r2, #0]
			if (spin_remain_time < 0) {spin_remain_time = 0;}
 8003014:	4b14      	ldr	r3, [pc, #80]	; (8003068 <Spin_Mode_Laundry+0xc0>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2b00      	cmp	r3, #0
 800301a:	da02      	bge.n	8003022 <Spin_Mode_Laundry+0x7a>
 800301c:	4b12      	ldr	r3, [pc, #72]	; (8003068 <Spin_Mode_Laundry+0xc0>)
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]

			dcmotor_duty_cycle += 3;
 8003022:	4b14      	ldr	r3, [pc, #80]	; (8003074 <Spin_Mode_Laundry+0xcc>)
 8003024:	881b      	ldrh	r3, [r3, #0]
 8003026:	3303      	adds	r3, #3
 8003028:	b29a      	uxth	r2, r3
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <Spin_Mode_Laundry+0xcc>)
 800302c:	801a      	strh	r2, [r3, #0]
			if (dcmotor_duty_cycle > 100)
 800302e:	4b11      	ldr	r3, [pc, #68]	; (8003074 <Spin_Mode_Laundry+0xcc>)
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	2b64      	cmp	r3, #100	; 0x64
 8003034:	d902      	bls.n	800303c <Spin_Mode_Laundry+0x94>
			{
				dcmotor_duty_cycle = 100;
 8003036:	4b0f      	ldr	r3, [pc, #60]	; (8003074 <Spin_Mode_Laundry+0xcc>)
 8003038:	2264      	movs	r2, #100	; 0x64
 800303a:	801a      	strh	r2, [r3, #0]
			}

			DCmotor_Set_DutyCycle(dcmotor_duty_cycle);
 800303c:	4b0d      	ldr	r3, [pc, #52]	; (8003074 <Spin_Mode_Laundry+0xcc>)
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	4618      	mov	r0, r3
 8003042:	f7fd fcef 	bl	8000a24 <DCmotor_Set_DutyCycle>
		}

		DCmotor_Forward_Rotate();
 8003046:	f7fd fcb7 	bl	80009b8 <DCmotor_Forward_Rotate>

		LEDbar_Keepon_Up();
 800304a:	f7fd fea5 	bl	8000d98 <LEDbar_Keepon_Up>
		FND4digit_time_display(spin_remain_time);
 800304e:	4b06      	ldr	r3, [pc, #24]	; (8003068 <Spin_Mode_Laundry+0xc0>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4618      	mov	r0, r3
 8003054:	f7fd fd16 	bl	8000a84 <FND4digit_time_display>
		close_WashingMachine_Lid();
 8003058:	f7fe fcc6 	bl	80019e8 <close_WashingMachine_Lid>
 800305c:	e022      	b.n	80030a4 <Spin_Mode_Laundry+0xfc>
 800305e:	bf00      	nop
 8003060:	20000f90 	.word	0x20000f90
 8003064:	2000100b 	.word	0x2000100b
 8003068:	20000fc8 	.word	0x20000fc8
 800306c:	20000f8f 	.word	0x20000f8f
 8003070:	20000c24 	.word	0x20000c24
 8003074:	2000011c 	.word	0x2000011c
	}
	else // 플래그는 start이지만 남은시간이 0이하가 된 경우 여기로 빠짐
	{
		mode_complete_alarm_stop_start_flag = START;
 8003078:	4bad      	ldr	r3, [pc, #692]	; (8003330 <Spin_Mode_Laundry+0x388>)
 800307a:	2201      	movs	r2, #1
 800307c:	701a      	strb	r2, [r3, #0]
		spin_mode_start_stop_flag = STOP;
 800307e:	4bad      	ldr	r3, [pc, #692]	; (8003334 <Spin_Mode_Laundry+0x38c>)
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
		dcmotor_duty_cycle = 30;
 8003084:	4bac      	ldr	r3, [pc, #688]	; (8003338 <Spin_Mode_Laundry+0x390>)
 8003086:	221e      	movs	r2, #30
 8003088:	801a      	strh	r2, [r3, #0]

		DCmotor_Break();
 800308a:	f7fd fcb9 	bl	8000a00 <DCmotor_Break>
		LEDbar_All_Off();
 800308e:	f7fd fe4d 	bl	8000d2c <LEDbar_All_Off>
		FND4digit_off();
 8003092:	f7fd fcd9 	bl	8000a48 <FND4digit_off>
		open_WashingMachine_Lid();
 8003096:	f7fe fc99 	bl	80019cc <open_WashingMachine_Lid>

		// 완료가 되었다면 그냥 탈수 셋팅 화면을 다시 출력
		LCD_Command(CLEAR_DISPLAY);
 800309a:	2001      	movs	r0, #1
 800309c:	f7fd fb32 	bl	8000704 <LCD_Command>
		Spin_Mode_Setting_display();
 80030a0:	f000 faea 	bl	8003678 <Spin_Mode_Setting_display>
//		Mode_Complete_Alarm();
	}
	/************************END 기본 동작 부분************************/

	/************************BEGIN 버튼 입력 인터럽트 부분************************/
	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 80030a4:	2200      	movs	r2, #0
 80030a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030aa:	48a4      	ldr	r0, [pc, #656]	; (800333c <Spin_Mode_Laundry+0x394>)
 80030ac:	f7fd fbd8 	bl	8000860 <Get_Button>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d114      	bne.n	80030e0 <Spin_Mode_Laundry+0x138>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 80030b6:	4b9e      	ldr	r3, [pc, #632]	; (8003330 <Spin_Mode_Laundry+0x388>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status++;
 80030bc:	4ba0      	ldr	r3, [pc, #640]	; (8003340 <Spin_Mode_Laundry+0x398>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	3301      	adds	r3, #1
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	4b9e      	ldr	r3, [pc, #632]	; (8003340 <Spin_Mode_Laundry+0x398>)
 80030c6:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 80030c8:	4b9d      	ldr	r3, [pc, #628]	; (8003340 <Spin_Mode_Laundry+0x398>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	f003 0303 	and.w	r3, r3, #3
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	4b9b      	ldr	r3, [pc, #620]	; (8003340 <Spin_Mode_Laundry+0x398>)
 80030d4:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80030d6:	2001      	movs	r0, #1
 80030d8:	f7fd fb14 	bl	8000704 <LCD_Command>
		Idle_Mode_Display();
 80030dc:	f000 f97e 	bl	80033dc <Idle_Mode_Display>
	}

	// 탈수 횟수를 1회 증가시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 80030e0:	2201      	movs	r2, #1
 80030e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80030e6:	4895      	ldr	r0, [pc, #596]	; (800333c <Spin_Mode_Laundry+0x394>)
 80030e8:	f7fd fbba 	bl	8000860 <Get_Button>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d109      	bne.n	8003106 <Spin_Mode_Laundry+0x15e>
	{
		spin_remain_time += 7;
 80030f2:	4b94      	ldr	r3, [pc, #592]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	3307      	adds	r3, #7
 80030f8:	4a92      	ldr	r2, [pc, #584]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 80030fa:	6013      	str	r3, [r2, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80030fc:	2001      	movs	r0, #1
 80030fe:	f7fd fb01 	bl	8000704 <LCD_Command>
		Spin_Mode_Setting_display();
 8003102:	f000 fab9 	bl	8003678 <Spin_Mode_Setting_display>
	}

	// 헹굼 횟수를 1회 감소시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 8003106:	2202      	movs	r2, #2
 8003108:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800310c:	488b      	ldr	r0, [pc, #556]	; (800333c <Spin_Mode_Laundry+0x394>)
 800310e:	f7fd fba7 	bl	8000860 <Get_Button>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d110      	bne.n	800313a <Spin_Mode_Laundry+0x192>
	{
		spin_remain_time -= 7;
 8003118:	4b8a      	ldr	r3, [pc, #552]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	3b07      	subs	r3, #7
 800311e:	4a89      	ldr	r2, [pc, #548]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 8003120:	6013      	str	r3, [r2, #0]
		if (spin_remain_time < 0) {spin_remain_time = 0;}
 8003122:	4b88      	ldr	r3, [pc, #544]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	da02      	bge.n	8003130 <Spin_Mode_Laundry+0x188>
 800312a:	4b86      	ldr	r3, [pc, #536]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003130:	2001      	movs	r0, #1
 8003132:	f7fd fae7 	bl	8000704 <LCD_Command>
		Spin_Mode_Setting_display();
 8003136:	f000 fa9f 	bl	8003678 <Spin_Mode_Setting_display>
	}

	// 동작 시간을 설정 완료했다면, 세탁기 구동을 시작한다.
	if (Get_Button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 800313a:	2203      	movs	r2, #3
 800313c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003140:	487e      	ldr	r0, [pc, #504]	; (800333c <Spin_Mode_Laundry+0x394>)
 8003142:	f7fd fb8d 	bl	8000860 <Get_Button>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	f040 80bc 	bne.w	80032c6 <Spin_Mode_Laundry+0x31e>
	{
		spin_mode_start_stop_flag = START;
 800314e:	4b79      	ldr	r3, [pc, #484]	; (8003334 <Spin_Mode_Laundry+0x38c>)
 8003150:	2201      	movs	r2, #1
 8003152:	701a      	strb	r2, [r3, #0]

		HAL_RTC_GetTime(&hrtc, &spin_complete_time, RTC_FORMAT_BCD);
 8003154:	2201      	movs	r2, #1
 8003156:	497c      	ldr	r1, [pc, #496]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003158:	487c      	ldr	r0, [pc, #496]	; (800334c <Spin_Mode_Laundry+0x3a4>)
 800315a:	f002 ffbd 	bl	80060d8 <HAL_RTC_GetTime>
		spin_complete_time.Hours += dec2bcd(spin_remain_time / 3600);
 800315e:	4b79      	ldr	r3, [pc, #484]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a7b      	ldr	r2, [pc, #492]	; (8003350 <Spin_Mode_Laundry+0x3a8>)
 8003164:	fb82 1203 	smull	r1, r2, r2, r3
 8003168:	441a      	add	r2, r3
 800316a:	12d2      	asrs	r2, r2, #11
 800316c:	17db      	asrs	r3, r3, #31
 800316e:	1ad3      	subs	r3, r2, r3
 8003170:	b2db      	uxtb	r3, r3
 8003172:	4618      	mov	r0, r3
 8003174:	f7fd fdb6 	bl	8000ce4 <dec2bcd>
 8003178:	4603      	mov	r3, r0
 800317a:	461a      	mov	r2, r3
 800317c:	4b72      	ldr	r3, [pc, #456]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	4413      	add	r3, r2
 8003182:	b2da      	uxtb	r2, r3
 8003184:	4b70      	ldr	r3, [pc, #448]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003186:	701a      	strb	r2, [r3, #0]
		spin_complete_time.Minutes += dec2bcd((spin_remain_time % 3600) / 60);
 8003188:	4b6e      	ldr	r3, [pc, #440]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4b70      	ldr	r3, [pc, #448]	; (8003350 <Spin_Mode_Laundry+0x3a8>)
 800318e:	fb83 1302 	smull	r1, r3, r3, r2
 8003192:	4413      	add	r3, r2
 8003194:	12d9      	asrs	r1, r3, #11
 8003196:	17d3      	asrs	r3, r2, #31
 8003198:	1acb      	subs	r3, r1, r3
 800319a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800319e:	fb01 f303 	mul.w	r3, r1, r3
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	4a6b      	ldr	r2, [pc, #428]	; (8003354 <Spin_Mode_Laundry+0x3ac>)
 80031a6:	fb82 1203 	smull	r1, r2, r2, r3
 80031aa:	441a      	add	r2, r3
 80031ac:	1152      	asrs	r2, r2, #5
 80031ae:	17db      	asrs	r3, r3, #31
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	4618      	mov	r0, r3
 80031b6:	f7fd fd95 	bl	8000ce4 <dec2bcd>
 80031ba:	4603      	mov	r3, r0
 80031bc:	461a      	mov	r2, r3
 80031be:	4b62      	ldr	r3, [pc, #392]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 80031c0:	785b      	ldrb	r3, [r3, #1]
 80031c2:	4413      	add	r3, r2
 80031c4:	b2da      	uxtb	r2, r3
 80031c6:	4b60      	ldr	r3, [pc, #384]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 80031c8:	705a      	strb	r2, [r3, #1]
		spin_complete_time.Seconds += dec2bcd((spin_remain_time % 3600) % 60);
 80031ca:	4b5e      	ldr	r3, [pc, #376]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a60      	ldr	r2, [pc, #384]	; (8003350 <Spin_Mode_Laundry+0x3a8>)
 80031d0:	fb82 1203 	smull	r1, r2, r2, r3
 80031d4:	441a      	add	r2, r3
 80031d6:	12d1      	asrs	r1, r2, #11
 80031d8:	17da      	asrs	r2, r3, #31
 80031da:	1a8a      	subs	r2, r1, r2
 80031dc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80031e0:	fb01 f202 	mul.w	r2, r1, r2
 80031e4:	1a9a      	subs	r2, r3, r2
 80031e6:	4b5b      	ldr	r3, [pc, #364]	; (8003354 <Spin_Mode_Laundry+0x3ac>)
 80031e8:	fb83 1302 	smull	r1, r3, r3, r2
 80031ec:	4413      	add	r3, r2
 80031ee:	1159      	asrs	r1, r3, #5
 80031f0:	17d3      	asrs	r3, r2, #31
 80031f2:	1ac9      	subs	r1, r1, r3
 80031f4:	460b      	mov	r3, r1
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	1a5b      	subs	r3, r3, r1
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	1ad1      	subs	r1, r2, r3
 80031fe:	b2cb      	uxtb	r3, r1
 8003200:	4618      	mov	r0, r3
 8003202:	f7fd fd6f 	bl	8000ce4 <dec2bcd>
 8003206:	4603      	mov	r3, r0
 8003208:	461a      	mov	r2, r3
 800320a:	4b4f      	ldr	r3, [pc, #316]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 800320c:	789b      	ldrb	r3, [r3, #2]
 800320e:	4413      	add	r3, r2
 8003210:	b2da      	uxtb	r2, r3
 8003212:	4b4d      	ldr	r3, [pc, #308]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003214:	709a      	strb	r2, [r3, #2]

		if (bcd2dec(spin_complete_time.Seconds) >= 60)
 8003216:	4b4c      	ldr	r3, [pc, #304]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003218:	789b      	ldrb	r3, [r3, #2]
 800321a:	4618      	mov	r0, r3
 800321c:	f7fd fd46 	bl	8000cac <bcd2dec>
 8003220:	4603      	mov	r3, r0
 8003222:	2b3b      	cmp	r3, #59	; 0x3b
 8003224:	d915      	bls.n	8003252 <Spin_Mode_Laundry+0x2aa>
		{
			spin_complete_time.Minutes += dec2bcd(1);
 8003226:	2001      	movs	r0, #1
 8003228:	f7fd fd5c 	bl	8000ce4 <dec2bcd>
 800322c:	4603      	mov	r3, r0
 800322e:	461a      	mov	r2, r3
 8003230:	4b45      	ldr	r3, [pc, #276]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003232:	785b      	ldrb	r3, [r3, #1]
 8003234:	4413      	add	r3, r2
 8003236:	b2da      	uxtb	r2, r3
 8003238:	4b43      	ldr	r3, [pc, #268]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 800323a:	705a      	strb	r2, [r3, #1]
			spin_complete_time.Seconds -= dec2bcd(60);
 800323c:	203c      	movs	r0, #60	; 0x3c
 800323e:	f7fd fd51 	bl	8000ce4 <dec2bcd>
 8003242:	4603      	mov	r3, r0
 8003244:	461a      	mov	r2, r3
 8003246:	4b40      	ldr	r3, [pc, #256]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003248:	789b      	ldrb	r3, [r3, #2]
 800324a:	1a9b      	subs	r3, r3, r2
 800324c:	b2da      	uxtb	r2, r3
 800324e:	4b3e      	ldr	r3, [pc, #248]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003250:	709a      	strb	r2, [r3, #2]
		}
		if (bcd2dec(spin_complete_time.Minutes) >= 60)
 8003252:	4b3d      	ldr	r3, [pc, #244]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003254:	785b      	ldrb	r3, [r3, #1]
 8003256:	4618      	mov	r0, r3
 8003258:	f7fd fd28 	bl	8000cac <bcd2dec>
 800325c:	4603      	mov	r3, r0
 800325e:	2b3b      	cmp	r3, #59	; 0x3b
 8003260:	d915      	bls.n	800328e <Spin_Mode_Laundry+0x2e6>
		{
			spin_complete_time.Hours += dec2bcd(1);
 8003262:	2001      	movs	r0, #1
 8003264:	f7fd fd3e 	bl	8000ce4 <dec2bcd>
 8003268:	4603      	mov	r3, r0
 800326a:	461a      	mov	r2, r3
 800326c:	4b36      	ldr	r3, [pc, #216]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	4413      	add	r3, r2
 8003272:	b2da      	uxtb	r2, r3
 8003274:	4b34      	ldr	r3, [pc, #208]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003276:	701a      	strb	r2, [r3, #0]
			spin_complete_time.Minutes -= dec2bcd(60);
 8003278:	203c      	movs	r0, #60	; 0x3c
 800327a:	f7fd fd33 	bl	8000ce4 <dec2bcd>
 800327e:	4603      	mov	r3, r0
 8003280:	461a      	mov	r2, r3
 8003282:	4b31      	ldr	r3, [pc, #196]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003284:	785b      	ldrb	r3, [r3, #1]
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	b2da      	uxtb	r2, r3
 800328a:	4b2f      	ldr	r3, [pc, #188]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 800328c:	705a      	strb	r2, [r3, #1]
		}
		if (bcd2dec(spin_complete_time.Hours) >= 24)
 800328e:	4b2e      	ldr	r3, [pc, #184]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd fd0a 	bl	8000cac <bcd2dec>
 8003298:	4603      	mov	r3, r0
 800329a:	2b17      	cmp	r3, #23
 800329c:	d90a      	bls.n	80032b4 <Spin_Mode_Laundry+0x30c>
		{
			// DATE를 1 올려야 하지만, 현재 해당 프로그램에서 date는 고려하고 있지 않음
			spin_complete_time.Hours -= dec2bcd(24);
 800329e:	2018      	movs	r0, #24
 80032a0:	f7fd fd20 	bl	8000ce4 <dec2bcd>
 80032a4:	4603      	mov	r3, r0
 80032a6:	461a      	mov	r2, r3
 80032a8:	4b27      	ldr	r3, [pc, #156]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	4b25      	ldr	r3, [pc, #148]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 80032b2:	701a      	strb	r2, [r3, #0]
		}

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80032b4:	2001      	movs	r0, #1
 80032b6:	f7fd fa25 	bl	8000704 <LCD_Command>
		Spin_Mode_Running_display(spin_complete_time);
 80032ba:	4b23      	ldr	r3, [pc, #140]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	9200      	str	r2, [sp, #0]
 80032c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032c2:	f000 fa0d 	bl	80036e0 <Spin_Mode_Running_display>
	}

	// 모터가 과열 되었거나, 버튼4를 눌렀을 때, 탈수 모드를 즉시 중지하고 세탁모드를 초기화해준다.
	if (Get_Button(BUTTON4_GPIO_Port, BUTTON4_Pin, 4) == BUTTON_PRESS)
 80032c6:	2204      	movs	r2, #4
 80032c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032cc:	4822      	ldr	r0, [pc, #136]	; (8003358 <Spin_Mode_Laundry+0x3b0>)
 80032ce:	f7fd fac7 	bl	8000860 <Get_Button>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d128      	bne.n	800332a <Spin_Mode_Laundry+0x382>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 80032d8:	4b15      	ldr	r3, [pc, #84]	; (8003330 <Spin_Mode_Laundry+0x388>)
 80032da:	2200      	movs	r2, #0
 80032dc:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status = IDLE_MODE;
 80032de:	4b18      	ldr	r3, [pc, #96]	; (8003340 <Spin_Mode_Laundry+0x398>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	701a      	strb	r2, [r3, #0]
		spin_mode_start_stop_flag = STOP;
 80032e4:	4b13      	ldr	r3, [pc, #76]	; (8003334 <Spin_Mode_Laundry+0x38c>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	701a      	strb	r2, [r3, #0]
		dcmotor_duty_cycle = 30;
 80032ea:	4b13      	ldr	r3, [pc, #76]	; (8003338 <Spin_Mode_Laundry+0x390>)
 80032ec:	221e      	movs	r2, #30
 80032ee:	801a      	strh	r2, [r3, #0]
		spin_remain_time = 0;
 80032f0:	4b14      	ldr	r3, [pc, #80]	; (8003344 <Spin_Mode_Laundry+0x39c>)
 80032f2:	2200      	movs	r2, #0
 80032f4:	601a      	str	r2, [r3, #0]
		spin_complete_time.Hours = dec2bcd(0);
 80032f6:	2000      	movs	r0, #0
 80032f8:	f7fd fcf4 	bl	8000ce4 <dec2bcd>
 80032fc:	4603      	mov	r3, r0
 80032fe:	461a      	mov	r2, r3
 8003300:	4b11      	ldr	r3, [pc, #68]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003302:	701a      	strb	r2, [r3, #0]
		spin_complete_time.Minutes = dec2bcd(0);
 8003304:	2000      	movs	r0, #0
 8003306:	f7fd fced 	bl	8000ce4 <dec2bcd>
 800330a:	4603      	mov	r3, r0
 800330c:	461a      	mov	r2, r3
 800330e:	4b0e      	ldr	r3, [pc, #56]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 8003310:	705a      	strb	r2, [r3, #1]
		spin_complete_time.Seconds = dec2bcd(0);
 8003312:	2000      	movs	r0, #0
 8003314:	f7fd fce6 	bl	8000ce4 <dec2bcd>
 8003318:	4603      	mov	r3, r0
 800331a:	461a      	mov	r2, r3
 800331c:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <Spin_Mode_Laundry+0x3a0>)
 800331e:	709a      	strb	r2, [r3, #2]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003320:	2001      	movs	r0, #1
 8003322:	f7fd f9ef 	bl	8000704 <LCD_Command>
		Idle_Mode_Display();
 8003326:	f000 f859 	bl	80033dc <Idle_Mode_Display>
	}
	/************************END 버튼 입력 인터럽트 부분************************/
}
 800332a:	bf00      	nop
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	20000f8f 	.word	0x20000f8f
 8003334:	2000100b 	.word	0x2000100b
 8003338:	2000011c 	.word	0x2000011c
 800333c:	40021000 	.word	0x40021000
 8003340:	20000f90 	.word	0x20000f90
 8003344:	20000fc8 	.word	0x20000fc8
 8003348:	20000ff4 	.word	0x20000ff4
 800334c:	20000444 	.word	0x20000444
 8003350:	91a2b3c5 	.word	0x91a2b3c5
 8003354:	88888889 	.word	0x88888889
 8003358:	40020400 	.word	0x40020400

0800335c <Check_Lid_Open>:
 * desc: 세탁기의 뚜껑이 열린상태인지 닫힌 상태인지 파악한다. 뚜껑의 개폐 상태는 1초에 한번씩 체크한다.
 *       초음파센서와 뚜껑의 거리가 10cm 이하이면 닫힌 것으로 간주하고, 10cm 초과이면 열린 것으로 간주한다.
 * return: True(뚜껑이 열려있음) False(뚜껑이 닫혀있음)
 */
static bool Check_Lid_Open(void)
{
 800335c:	b480      	push	{r7}
 800335e:	af00      	add	r7, sp, #0
		return false;
	}

#else

	return false;
 8003360:	2300      	movs	r3, #0

#endif
}
 8003362:	4618      	mov	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr

0800336c <Check_Motor_OverHeat>:
 * desc: 세탁기의 모터가 과열 상태인지 파악한다. 세탁기의 과열 상태는 10초에 한번씩 파악한다.
 * 		 DHT11 센서가 리턴한 온도 값이 70도(섭씨) 초과이면 과열된 것으로 간주하고, 70도(섭씨) 미만이면 정상인 것으로 간주한다.
 * return: True(모터가 과열되어 있음) False(모터가 정상온도임)
 */
static bool Check_Motor_OverHeat(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;

	if (TIM10_10ms_counter_DHT11 >= MOTOR_HEAT_CHECK_TERM)
 8003372:	4b18      	ldr	r3, [pc, #96]	; (80033d4 <Check_Motor_OverHeat+0x68>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800337a:	d326      	bcc.n	80033ca <Check_Motor_OverHeat+0x5e>
	{
		TIM10_10ms_counter_DHT11 = 0;
 800337c:	4b15      	ldr	r3, [pc, #84]	; (80033d4 <Check_Motor_OverHeat+0x68>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]

		// 아래 세줄은 DHT11과 MCU의 Hand-shaking과정이다.
		DHT11_Trriger();
 8003382:	f7fd f917 	bl	80005b4 <DHT11_Trriger>
		DHT11_DataLine_Input();
 8003386:	f7fd f94d 	bl	8000624 <DHT11_DataLine_Input>
		DHT11_Dumi_Read();
 800338a:	f7fd f92b 	bl	80005e4 <DHT11_Dumi_Read>

		// 여기부터 DHT11가 수집한 데이터를 읽어오는 것이다.
		i_RH = DHT11_rx_Data();
 800338e:	f7fd f983 	bl	8000698 <DHT11_rx_Data>
 8003392:	4603      	mov	r3, r0
 8003394:	71fb      	strb	r3, [r7, #7]
		d_RH = DHT11_rx_Data();
 8003396:	f7fd f97f 	bl	8000698 <DHT11_rx_Data>
 800339a:	4603      	mov	r3, r0
 800339c:	71bb      	strb	r3, [r7, #6]
		i_Tmp = DHT11_rx_Data();
 800339e:	f7fd f97b 	bl	8000698 <DHT11_rx_Data>
 80033a2:	4603      	mov	r3, r0
 80033a4:	717b      	strb	r3, [r7, #5]
		d_Tmp = DHT11_rx_Data();
 80033a6:	f7fd f977 	bl	8000698 <DHT11_rx_Data>
 80033aa:	4603      	mov	r3, r0
 80033ac:	713b      	strb	r3, [r7, #4]

		DHT11_DataLine_Output();
 80033ae:	f7fd f955 	bl	800065c <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 80033b2:	2201      	movs	r2, #1
 80033b4:	2101      	movs	r1, #1
 80033b6:	4808      	ldr	r0, [pc, #32]	; (80033d8 <Check_Motor_OverHeat+0x6c>)
 80033b8:	f001 f928 	bl	800460c <HAL_GPIO_WritePin>

		if (i_Tmp > MOTOTR_HEAT_SAFTY_LIMIT)
 80033bc:	797b      	ldrb	r3, [r7, #5]
 80033be:	2b46      	cmp	r3, #70	; 0x46
 80033c0:	d901      	bls.n	80033c6 <Check_Motor_OverHeat+0x5a>
		{
			return true;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e002      	b.n	80033cc <Check_Motor_OverHeat+0x60>
		}
		else
		{
			return false;
 80033c6:	2300      	movs	r3, #0
 80033c8:	e000      	b.n	80033cc <Check_Motor_OverHeat+0x60>
		}
	}
	else
	{
		return false;
 80033ca:	2300      	movs	r3, #0
	}
}
 80033cc:	4618      	mov	r0, r3
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	20000c04 	.word	0x20000c04
 80033d8:	40020000 	.word	0x40020000

080033dc <Idle_Mode_Display>:

/*
 * desc: 세탁기가 IDLE 모드 일때의 화면을 I2C_LCD에 출력한다.
 */
static void Idle_Mode_Display(void)
{
 80033dc:	b5b0      	push	{r4, r5, r7, lr}
 80033de:	b08c      	sub	sp, #48	; 0x30
 80033e0:	af02      	add	r7, sp, #8
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	HAL_RTC_GetTime(&hrtc, &current_time, RTC_FORMAT_BCD);
 80033e2:	2201      	movs	r2, #1
 80033e4:	4924      	ldr	r1, [pc, #144]	; (8003478 <Idle_Mode_Display+0x9c>)
 80033e6:	4825      	ldr	r0, [pc, #148]	; (800347c <Idle_Mode_Display+0xa0>)
 80033e8:	f002 fe76 	bl	80060d8 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &current_date, RTC_FORMAT_BCD);
 80033ec:	2201      	movs	r2, #1
 80033ee:	4924      	ldr	r1, [pc, #144]	; (8003480 <Idle_Mode_Display+0xa4>)
 80033f0:	4822      	ldr	r0, [pc, #136]	; (800347c <Idle_Mode_Display+0xa0>)
 80033f2:	f002 ff53 	bl	800629c <HAL_RTC_GetDate>

	sprintf(lcd_buff_1, "select [MODE]");
 80033f6:	f107 0314 	add.w	r3, r7, #20
 80033fa:	4922      	ldr	r1, [pc, #136]	; (8003484 <Idle_Mode_Display+0xa8>)
 80033fc:	4618      	mov	r0, r3
 80033fe:	f006 f93b 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 8003402:	2100      	movs	r1, #0
 8003404:	2000      	movs	r0, #0
 8003406:	f7fd fa13 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 800340a:	f107 0314 	add.w	r3, r7, #20
 800340e:	4618      	mov	r0, r3
 8003410:	f7fd f9f9 	bl	8000806 <LCD_String>

	if (old_time.Seconds != current_time.Seconds)
 8003414:	4b1c      	ldr	r3, [pc, #112]	; (8003488 <Idle_Mode_Display+0xac>)
 8003416:	789a      	ldrb	r2, [r3, #2]
 8003418:	4b17      	ldr	r3, [pc, #92]	; (8003478 <Idle_Mode_Display+0x9c>)
 800341a:	789b      	ldrb	r3, [r3, #2]
 800341c:	429a      	cmp	r2, r3
 800341e:	d022      	beq.n	8003466 <Idle_Mode_Display+0x8a>
	{
		sprintf(lcd_buff_2, "Now>> %02d:%02d:%02d", bcd2dec(current_time.Hours), bcd2dec(current_time.Minutes), bcd2dec(current_time.Seconds));
 8003420:	4b15      	ldr	r3, [pc, #84]	; (8003478 <Idle_Mode_Display+0x9c>)
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7fd fc41 	bl	8000cac <bcd2dec>
 800342a:	4603      	mov	r3, r0
 800342c:	461c      	mov	r4, r3
 800342e:	4b12      	ldr	r3, [pc, #72]	; (8003478 <Idle_Mode_Display+0x9c>)
 8003430:	785b      	ldrb	r3, [r3, #1]
 8003432:	4618      	mov	r0, r3
 8003434:	f7fd fc3a 	bl	8000cac <bcd2dec>
 8003438:	4603      	mov	r3, r0
 800343a:	461d      	mov	r5, r3
 800343c:	4b0e      	ldr	r3, [pc, #56]	; (8003478 <Idle_Mode_Display+0x9c>)
 800343e:	789b      	ldrb	r3, [r3, #2]
 8003440:	4618      	mov	r0, r3
 8003442:	f7fd fc33 	bl	8000cac <bcd2dec>
 8003446:	4603      	mov	r3, r0
 8003448:	4638      	mov	r0, r7
 800344a:	9300      	str	r3, [sp, #0]
 800344c:	462b      	mov	r3, r5
 800344e:	4622      	mov	r2, r4
 8003450:	490e      	ldr	r1, [pc, #56]	; (800348c <Idle_Mode_Display+0xb0>)
 8003452:	f006 f911 	bl	8009678 <siprintf>
		Move_Cursor(1, 0);
 8003456:	2100      	movs	r1, #0
 8003458:	2001      	movs	r0, #1
 800345a:	f7fd f9e9 	bl	8000830 <Move_Cursor>
		LCD_String(lcd_buff_2);
 800345e:	463b      	mov	r3, r7
 8003460:	4618      	mov	r0, r3
 8003462:	f7fd f9d0 	bl	8000806 <LCD_String>
	}
	old_time.Seconds = current_time.Seconds;
 8003466:	4b04      	ldr	r3, [pc, #16]	; (8003478 <Idle_Mode_Display+0x9c>)
 8003468:	789a      	ldrb	r2, [r3, #2]
 800346a:	4b07      	ldr	r3, [pc, #28]	; (8003488 <Idle_Mode_Display+0xac>)
 800346c:	709a      	strb	r2, [r3, #2]
}
 800346e:	bf00      	nop
 8003470:	3728      	adds	r7, #40	; 0x28
 8003472:	46bd      	mov	sp, r7
 8003474:	bdb0      	pop	{r4, r5, r7, pc}
 8003476:	bf00      	nop
 8003478:	20000fa8 	.word	0x20000fa8
 800347c:	20000444 	.word	0x20000444
 8003480:	20000fbc 	.word	0x20000fbc
 8003484:	0800a760 	.word	0x0800a760
 8003488:	20000f94 	.word	0x20000f94
 800348c:	0800a770 	.word	0x0800a770

08003490 <Wash_Mode_Setting_display>:

/*
 * desc: 세탁기가 세탁모드 일때, 세탁을 몇회 시행할 예정인지 대한 정보를 I2C_LCD에 출력한다.
 */
static void Wash_Mode_Setting_display(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b08a      	sub	sp, #40	; 0x28
 8003494:	af00      	add	r7, sp, #0
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Wash]");
 8003496:	f107 0314 	add.w	r3, r7, #20
 800349a:	4913      	ldr	r1, [pc, #76]	; (80034e8 <Wash_Mode_Setting_display+0x58>)
 800349c:	4618      	mov	r0, r3
 800349e:	f006 f8eb 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 80034a2:	2100      	movs	r1, #0
 80034a4:	2000      	movs	r0, #0
 80034a6:	f7fd f9c3 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 80034aa:	f107 0314 	add.w	r3, r7, #20
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fd f9a9 	bl	8000806 <LCD_String>

	sprintf(lcd_buff_2, "Repeat [%d]times", wash_remain_time / 10);
 80034b4:	4b0d      	ldr	r3, [pc, #52]	; (80034ec <Wash_Mode_Setting_display+0x5c>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a0d      	ldr	r2, [pc, #52]	; (80034f0 <Wash_Mode_Setting_display+0x60>)
 80034ba:	fb82 1203 	smull	r1, r2, r2, r3
 80034be:	1092      	asrs	r2, r2, #2
 80034c0:	17db      	asrs	r3, r3, #31
 80034c2:	1ad2      	subs	r2, r2, r3
 80034c4:	463b      	mov	r3, r7
 80034c6:	490b      	ldr	r1, [pc, #44]	; (80034f4 <Wash_Mode_Setting_display+0x64>)
 80034c8:	4618      	mov	r0, r3
 80034ca:	f006 f8d5 	bl	8009678 <siprintf>
	Move_Cursor(1, 0);
 80034ce:	2100      	movs	r1, #0
 80034d0:	2001      	movs	r0, #1
 80034d2:	f7fd f9ad 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_2);
 80034d6:	463b      	mov	r3, r7
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fd f994 	bl	8000806 <LCD_String>
}
 80034de:	bf00      	nop
 80034e0:	3728      	adds	r7, #40	; 0x28
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	0800a788 	.word	0x0800a788
 80034ec:	20000fc0 	.word	0x20000fc0
 80034f0:	66666667 	.word	0x66666667
 80034f4:	0800a798 	.word	0x0800a798

080034f8 <Wash_Mode_Running_display>:
/*
 * desc: 세탁기가 세탁모드 일때, 예정된 세탁을 모두 시행할 경우 예상 완료시간이 언제인지에 대한 정보를 I2C_LCD에 출력한다.
 * param1: 예상 완료시간에 대한 정보를 담고 있는 RTC_Time 구조체
 */
static void Wash_Mode_Running_display(RTC_TimeTypeDef complete_time)
{
 80034f8:	b084      	sub	sp, #16
 80034fa:	b5b0      	push	{r4, r5, r7, lr}
 80034fc:	b08c      	sub	sp, #48	; 0x30
 80034fe:	af02      	add	r7, sp, #8
 8003500:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003504:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Wash]");
 8003508:	f107 0314 	add.w	r3, r7, #20
 800350c:	491b      	ldr	r1, [pc, #108]	; (800357c <Wash_Mode_Running_display+0x84>)
 800350e:	4618      	mov	r0, r3
 8003510:	f006 f8b2 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 8003514:	2100      	movs	r1, #0
 8003516:	2000      	movs	r0, #0
 8003518:	f7fd f98a 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4618      	mov	r0, r3
 8003522:	f7fd f970 	bl	8000806 <LCD_String>

	sprintf(lcd_buff_2, "Cplt>> %02d:%02d:%02d", bcd2dec(complete_time.Hours), bcd2dec(complete_time.Minutes), bcd2dec(complete_time.Seconds));
 8003526:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800352a:	4618      	mov	r0, r3
 800352c:	f7fd fbbe 	bl	8000cac <bcd2dec>
 8003530:	4603      	mov	r3, r0
 8003532:	461c      	mov	r4, r3
 8003534:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8003538:	4618      	mov	r0, r3
 800353a:	f7fd fbb7 	bl	8000cac <bcd2dec>
 800353e:	4603      	mov	r3, r0
 8003540:	461d      	mov	r5, r3
 8003542:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd fbb0 	bl	8000cac <bcd2dec>
 800354c:	4603      	mov	r3, r0
 800354e:	4638      	mov	r0, r7
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	462b      	mov	r3, r5
 8003554:	4622      	mov	r2, r4
 8003556:	490a      	ldr	r1, [pc, #40]	; (8003580 <Wash_Mode_Running_display+0x88>)
 8003558:	f006 f88e 	bl	8009678 <siprintf>
	Move_Cursor(1, 0);
 800355c:	2100      	movs	r1, #0
 800355e:	2001      	movs	r0, #1
 8003560:	f7fd f966 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003564:	463b      	mov	r3, r7
 8003566:	4618      	mov	r0, r3
 8003568:	f7fd f94d 	bl	8000806 <LCD_String>
}
 800356c:	bf00      	nop
 800356e:	3728      	adds	r7, #40	; 0x28
 8003570:	46bd      	mov	sp, r7
 8003572:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003576:	b004      	add	sp, #16
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	0800a788 	.word	0x0800a788
 8003580:	0800a7ac 	.word	0x0800a7ac

08003584 <Rinse_Mode_Setting_display>:

/*
 * desc: 세탁기가 헹굼모드 일때, 헹굼을 몇회 시행할 예정인지 대한 정보를 I2C_LCD에 출력한다.
 */
static void Rinse_Mode_Setting_display(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08a      	sub	sp, #40	; 0x28
 8003588:	af00      	add	r7, sp, #0
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Rinse]");
 800358a:	f107 0314 	add.w	r3, r7, #20
 800358e:	4913      	ldr	r1, [pc, #76]	; (80035dc <Rinse_Mode_Setting_display+0x58>)
 8003590:	4618      	mov	r0, r3
 8003592:	f006 f871 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 8003596:	2100      	movs	r1, #0
 8003598:	2000      	movs	r0, #0
 800359a:	f7fd f949 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 800359e:	f107 0314 	add.w	r3, r7, #20
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fd f92f 	bl	8000806 <LCD_String>

	sprintf(lcd_buff_2, "Repeat [%d]times", rinse_remain_time / 10);
 80035a8:	4b0d      	ldr	r3, [pc, #52]	; (80035e0 <Rinse_Mode_Setting_display+0x5c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a0d      	ldr	r2, [pc, #52]	; (80035e4 <Rinse_Mode_Setting_display+0x60>)
 80035ae:	fb82 1203 	smull	r1, r2, r2, r3
 80035b2:	1092      	asrs	r2, r2, #2
 80035b4:	17db      	asrs	r3, r3, #31
 80035b6:	1ad2      	subs	r2, r2, r3
 80035b8:	463b      	mov	r3, r7
 80035ba:	490b      	ldr	r1, [pc, #44]	; (80035e8 <Rinse_Mode_Setting_display+0x64>)
 80035bc:	4618      	mov	r0, r3
 80035be:	f006 f85b 	bl	8009678 <siprintf>
	Move_Cursor(1, 0);
 80035c2:	2100      	movs	r1, #0
 80035c4:	2001      	movs	r0, #1
 80035c6:	f7fd f933 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_2);
 80035ca:	463b      	mov	r3, r7
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7fd f91a 	bl	8000806 <LCD_String>
}
 80035d2:	bf00      	nop
 80035d4:	3728      	adds	r7, #40	; 0x28
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	0800a7c4 	.word	0x0800a7c4
 80035e0:	20000fc4 	.word	0x20000fc4
 80035e4:	66666667 	.word	0x66666667
 80035e8:	0800a798 	.word	0x0800a798

080035ec <Rinse_Mode_Running_display>:
/*
 * desc: 세탁기가 헹굼모드 일때, 예정된 헹굼을 모두 시행할 경우 예상 완료시간이 언제인지에 대한 정보를 I2C_LCD에 출력한다.
 * param1: 예상 완료시간에 대한 정보를 담고 있는 RTC_Time 구조체
 */
static void Rinse_Mode_Running_display(RTC_TimeTypeDef complete_time)
{
 80035ec:	b084      	sub	sp, #16
 80035ee:	b5b0      	push	{r4, r5, r7, lr}
 80035f0:	b08c      	sub	sp, #48	; 0x30
 80035f2:	af02      	add	r7, sp, #8
 80035f4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80035f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Rinse]");
 80035fc:	f107 0314 	add.w	r3, r7, #20
 8003600:	491b      	ldr	r1, [pc, #108]	; (8003670 <Rinse_Mode_Running_display+0x84>)
 8003602:	4618      	mov	r0, r3
 8003604:	f006 f838 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 8003608:	2100      	movs	r1, #0
 800360a:	2000      	movs	r0, #0
 800360c:	f7fd f910 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003610:	f107 0314 	add.w	r3, r7, #20
 8003614:	4618      	mov	r0, r3
 8003616:	f7fd f8f6 	bl	8000806 <LCD_String>

	sprintf(lcd_buff_2, "Cplt>> %02d:%02d:%02d", bcd2dec(complete_time.Hours), bcd2dec(complete_time.Minutes), bcd2dec(complete_time.Seconds));
 800361a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800361e:	4618      	mov	r0, r3
 8003620:	f7fd fb44 	bl	8000cac <bcd2dec>
 8003624:	4603      	mov	r3, r0
 8003626:	461c      	mov	r4, r3
 8003628:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800362c:	4618      	mov	r0, r3
 800362e:	f7fd fb3d 	bl	8000cac <bcd2dec>
 8003632:	4603      	mov	r3, r0
 8003634:	461d      	mov	r5, r3
 8003636:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800363a:	4618      	mov	r0, r3
 800363c:	f7fd fb36 	bl	8000cac <bcd2dec>
 8003640:	4603      	mov	r3, r0
 8003642:	4638      	mov	r0, r7
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	462b      	mov	r3, r5
 8003648:	4622      	mov	r2, r4
 800364a:	490a      	ldr	r1, [pc, #40]	; (8003674 <Rinse_Mode_Running_display+0x88>)
 800364c:	f006 f814 	bl	8009678 <siprintf>
	Move_Cursor(1, 0);
 8003650:	2100      	movs	r1, #0
 8003652:	2001      	movs	r0, #1
 8003654:	f7fd f8ec 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003658:	463b      	mov	r3, r7
 800365a:	4618      	mov	r0, r3
 800365c:	f7fd f8d3 	bl	8000806 <LCD_String>
}
 8003660:	bf00      	nop
 8003662:	3728      	adds	r7, #40	; 0x28
 8003664:	46bd      	mov	sp, r7
 8003666:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800366a:	b004      	add	sp, #16
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	0800a7c4 	.word	0x0800a7c4
 8003674:	0800a7ac 	.word	0x0800a7ac

08003678 <Spin_Mode_Setting_display>:

/*
 * desc: 세탁기가 탈수모드 일때, 탈수를 몇회 시행할 예정인지 대한 정보를 I2C_LCD에 출력한다.
 */
static void Spin_Mode_Setting_display(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08a      	sub	sp, #40	; 0x28
 800367c:	af00      	add	r7, sp, #0
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Spin]");
 800367e:	f107 0314 	add.w	r3, r7, #20
 8003682:	4913      	ldr	r1, [pc, #76]	; (80036d0 <Spin_Mode_Setting_display+0x58>)
 8003684:	4618      	mov	r0, r3
 8003686:	f005 fff7 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 800368a:	2100      	movs	r1, #0
 800368c:	2000      	movs	r0, #0
 800368e:	f7fd f8cf 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003692:	f107 0314 	add.w	r3, r7, #20
 8003696:	4618      	mov	r0, r3
 8003698:	f7fd f8b5 	bl	8000806 <LCD_String>

	sprintf(lcd_buff_2, "Repeat [%d]times", spin_remain_time / 10);
 800369c:	4b0d      	ldr	r3, [pc, #52]	; (80036d4 <Spin_Mode_Setting_display+0x5c>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0d      	ldr	r2, [pc, #52]	; (80036d8 <Spin_Mode_Setting_display+0x60>)
 80036a2:	fb82 1203 	smull	r1, r2, r2, r3
 80036a6:	1092      	asrs	r2, r2, #2
 80036a8:	17db      	asrs	r3, r3, #31
 80036aa:	1ad2      	subs	r2, r2, r3
 80036ac:	463b      	mov	r3, r7
 80036ae:	490b      	ldr	r1, [pc, #44]	; (80036dc <Spin_Mode_Setting_display+0x64>)
 80036b0:	4618      	mov	r0, r3
 80036b2:	f005 ffe1 	bl	8009678 <siprintf>
	Move_Cursor(1, 0);
 80036b6:	2100      	movs	r1, #0
 80036b8:	2001      	movs	r0, #1
 80036ba:	f7fd f8b9 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_2);
 80036be:	463b      	mov	r3, r7
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7fd f8a0 	bl	8000806 <LCD_String>
}
 80036c6:	bf00      	nop
 80036c8:	3728      	adds	r7, #40	; 0x28
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	0800a7d8 	.word	0x0800a7d8
 80036d4:	20000fc8 	.word	0x20000fc8
 80036d8:	66666667 	.word	0x66666667
 80036dc:	0800a798 	.word	0x0800a798

080036e0 <Spin_Mode_Running_display>:
/*
 * desc: 세탁기가 탈수모드 일때, 예정된 탈수를 모두 시행할 경우 예상 완료시간이 언제인지에 대한 정보를 I2C_LCD에 출력한다.
 * param1: 예상 완료시간에 대한 정보를 담고 있는 RTC_Time 구조체
 */
static void Spin_Mode_Running_display(RTC_TimeTypeDef complete_time)
{
 80036e0:	b084      	sub	sp, #16
 80036e2:	b5b0      	push	{r4, r5, r7, lr}
 80036e4:	b08c      	sub	sp, #48	; 0x30
 80036e6:	af02      	add	r7, sp, #8
 80036e8:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80036ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Spin]");
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	491b      	ldr	r1, [pc, #108]	; (8003764 <Spin_Mode_Running_display+0x84>)
 80036f6:	4618      	mov	r0, r3
 80036f8:	f005 ffbe 	bl	8009678 <siprintf>
	Move_Cursor(0, 0);
 80036fc:	2100      	movs	r1, #0
 80036fe:	2000      	movs	r0, #0
 8003700:	f7fd f896 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	4618      	mov	r0, r3
 800370a:	f7fd f87c 	bl	8000806 <LCD_String>

	sprintf(lcd_buff_2, "Cplt>> %02d:%02d:%02d", bcd2dec(complete_time.Hours), bcd2dec(complete_time.Minutes), bcd2dec(complete_time.Seconds));
 800370e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003712:	4618      	mov	r0, r3
 8003714:	f7fd faca 	bl	8000cac <bcd2dec>
 8003718:	4603      	mov	r3, r0
 800371a:	461c      	mov	r4, r3
 800371c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8003720:	4618      	mov	r0, r3
 8003722:	f7fd fac3 	bl	8000cac <bcd2dec>
 8003726:	4603      	mov	r3, r0
 8003728:	461d      	mov	r5, r3
 800372a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800372e:	4618      	mov	r0, r3
 8003730:	f7fd fabc 	bl	8000cac <bcd2dec>
 8003734:	4603      	mov	r3, r0
 8003736:	4638      	mov	r0, r7
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	462b      	mov	r3, r5
 800373c:	4622      	mov	r2, r4
 800373e:	490a      	ldr	r1, [pc, #40]	; (8003768 <Spin_Mode_Running_display+0x88>)
 8003740:	f005 ff9a 	bl	8009678 <siprintf>
	Move_Cursor(1, 0);
 8003744:	2100      	movs	r1, #0
 8003746:	2001      	movs	r0, #1
 8003748:	f7fd f872 	bl	8000830 <Move_Cursor>
	LCD_String(lcd_buff_2);
 800374c:	463b      	mov	r3, r7
 800374e:	4618      	mov	r0, r3
 8003750:	f7fd f859 	bl	8000806 <LCD_String>
}
 8003754:	bf00      	nop
 8003756:	3728      	adds	r7, #40	; 0x28
 8003758:	46bd      	mov	sp, r7
 800375a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800375e:	b004      	add	sp, #16
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	0800a7d8 	.word	0x0800a7d8
 8003768:	0800a7ac 	.word	0x0800a7ac

0800376c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800376c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037a4 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003770:	480d      	ldr	r0, [pc, #52]	; (80037a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003772:	490e      	ldr	r1, [pc, #56]	; (80037ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003774:	4a0e      	ldr	r2, [pc, #56]	; (80037b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003776:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003778:	e002      	b.n	8003780 <LoopCopyDataInit>

0800377a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800377a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800377c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800377e:	3304      	adds	r3, #4

08003780 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003780:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003782:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003784:	d3f9      	bcc.n	800377a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003786:	4a0b      	ldr	r2, [pc, #44]	; (80037b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003788:	4c0b      	ldr	r4, [pc, #44]	; (80037b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800378a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800378c:	e001      	b.n	8003792 <LoopFillZerobss>

0800378e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800378e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003790:	3204      	adds	r2, #4

08003792 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003792:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003794:	d3fb      	bcc.n	800378e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003796:	f7fe fe59 	bl	800244c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800379a:	f005 fecb 	bl	8009534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800379e:	f7fd fb79 	bl	8000e94 <main>
  bx  lr    
 80037a2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80037a4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80037a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037ac:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 80037b0:	0800a8a8 	.word	0x0800a8a8
  ldr r2, =_sbss
 80037b4:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 80037b8:	20001020 	.word	0x20001020

080037bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80037bc:	e7fe      	b.n	80037bc <ADC_IRQHandler>
	...

080037c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80037c4:	4b0e      	ldr	r3, [pc, #56]	; (8003800 <HAL_Init+0x40>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0d      	ldr	r2, [pc, #52]	; (8003800 <HAL_Init+0x40>)
 80037ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80037d0:	4b0b      	ldr	r3, [pc, #44]	; (8003800 <HAL_Init+0x40>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a0a      	ldr	r2, [pc, #40]	; (8003800 <HAL_Init+0x40>)
 80037d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <HAL_Init+0x40>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a07      	ldr	r2, [pc, #28]	; (8003800 <HAL_Init+0x40>)
 80037e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037e8:	2003      	movs	r0, #3
 80037ea:	f000 f94f 	bl	8003a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80037ee:	2000      	movs	r0, #0
 80037f0:	f000 f808 	bl	8003804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037f4:	f7fe f906 	bl	8001a04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	40023c00 	.word	0x40023c00

08003804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800380c:	4b12      	ldr	r3, [pc, #72]	; (8003858 <HAL_InitTick+0x54>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	4b12      	ldr	r3, [pc, #72]	; (800385c <HAL_InitTick+0x58>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	4619      	mov	r1, r3
 8003816:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800381a:	fbb3 f3f1 	udiv	r3, r3, r1
 800381e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003822:	4618      	mov	r0, r3
 8003824:	f000 f967 	bl	8003af6 <HAL_SYSTICK_Config>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e00e      	b.n	8003850 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2b0f      	cmp	r3, #15
 8003836:	d80a      	bhi.n	800384e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003838:	2200      	movs	r2, #0
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	f04f 30ff 	mov.w	r0, #4294967295
 8003840:	f000 f92f 	bl	8003aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003844:	4a06      	ldr	r2, [pc, #24]	; (8003860 <HAL_InitTick+0x5c>)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	e000      	b.n	8003850 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
}
 8003850:	4618      	mov	r0, r3
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	20000118 	.word	0x20000118
 800385c:	20000124 	.word	0x20000124
 8003860:	20000120 	.word	0x20000120

08003864 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003868:	4b06      	ldr	r3, [pc, #24]	; (8003884 <HAL_IncTick+0x20>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	461a      	mov	r2, r3
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <HAL_IncTick+0x24>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4413      	add	r3, r2
 8003874:	4a04      	ldr	r2, [pc, #16]	; (8003888 <HAL_IncTick+0x24>)
 8003876:	6013      	str	r3, [r2, #0]
}
 8003878:	bf00      	nop
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	20000124 	.word	0x20000124
 8003888:	2000100c 	.word	0x2000100c

0800388c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return uwTick;
 8003890:	4b03      	ldr	r3, [pc, #12]	; (80038a0 <HAL_GetTick+0x14>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	2000100c 	.word	0x2000100c

080038a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038ac:	f7ff ffee 	bl	800388c <HAL_GetTick>
 80038b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038bc:	d005      	beq.n	80038ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80038be:	4b0a      	ldr	r3, [pc, #40]	; (80038e8 <HAL_Delay+0x44>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	4413      	add	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038ca:	bf00      	nop
 80038cc:	f7ff ffde 	bl	800388c <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	68bb      	ldr	r3, [r7, #8]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	68fa      	ldr	r2, [r7, #12]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d8f7      	bhi.n	80038cc <HAL_Delay+0x28>
  {
  }
}
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20000124 	.word	0x20000124

080038ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f003 0307 	and.w	r3, r3, #7
 80038fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80038fc:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <__NVIC_SetPriorityGrouping+0x44>)
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003908:	4013      	ands	r3, r2
 800390a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003914:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003918:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800391c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800391e:	4a04      	ldr	r2, [pc, #16]	; (8003930 <__NVIC_SetPriorityGrouping+0x44>)
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	60d3      	str	r3, [r2, #12]
}
 8003924:	bf00      	nop
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	e000ed00 	.word	0xe000ed00

08003934 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003938:	4b04      	ldr	r3, [pc, #16]	; (800394c <__NVIC_GetPriorityGrouping+0x18>)
 800393a:	68db      	ldr	r3, [r3, #12]
 800393c:	0a1b      	lsrs	r3, r3, #8
 800393e:	f003 0307 	and.w	r3, r3, #7
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000ed00 	.word	0xe000ed00

08003950 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800395a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800395e:	2b00      	cmp	r3, #0
 8003960:	db0b      	blt.n	800397a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	f003 021f 	and.w	r2, r3, #31
 8003968:	4907      	ldr	r1, [pc, #28]	; (8003988 <__NVIC_EnableIRQ+0x38>)
 800396a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	2001      	movs	r0, #1
 8003972:	fa00 f202 	lsl.w	r2, r0, r2
 8003976:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	e000e100 	.word	0xe000e100

0800398c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800398c:	b480      	push	{r7}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	4603      	mov	r3, r0
 8003994:	6039      	str	r1, [r7, #0]
 8003996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800399c:	2b00      	cmp	r3, #0
 800399e:	db0a      	blt.n	80039b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	b2da      	uxtb	r2, r3
 80039a4:	490c      	ldr	r1, [pc, #48]	; (80039d8 <__NVIC_SetPriority+0x4c>)
 80039a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039aa:	0112      	lsls	r2, r2, #4
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	440b      	add	r3, r1
 80039b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039b4:	e00a      	b.n	80039cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	b2da      	uxtb	r2, r3
 80039ba:	4908      	ldr	r1, [pc, #32]	; (80039dc <__NVIC_SetPriority+0x50>)
 80039bc:	79fb      	ldrb	r3, [r7, #7]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	3b04      	subs	r3, #4
 80039c4:	0112      	lsls	r2, r2, #4
 80039c6:	b2d2      	uxtb	r2, r2
 80039c8:	440b      	add	r3, r1
 80039ca:	761a      	strb	r2, [r3, #24]
}
 80039cc:	bf00      	nop
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	e000e100 	.word	0xe000e100
 80039dc:	e000ed00 	.word	0xe000ed00

080039e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b089      	sub	sp, #36	; 0x24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 0307 	and.w	r3, r3, #7
 80039f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	f1c3 0307 	rsb	r3, r3, #7
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	bf28      	it	cs
 80039fe:	2304      	movcs	r3, #4
 8003a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	3304      	adds	r3, #4
 8003a06:	2b06      	cmp	r3, #6
 8003a08:	d902      	bls.n	8003a10 <NVIC_EncodePriority+0x30>
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	3b03      	subs	r3, #3
 8003a0e:	e000      	b.n	8003a12 <NVIC_EncodePriority+0x32>
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a14:	f04f 32ff 	mov.w	r2, #4294967295
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	43da      	mvns	r2, r3
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	401a      	ands	r2, r3
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a28:	f04f 31ff 	mov.w	r1, #4294967295
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a32:	43d9      	mvns	r1, r3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a38:	4313      	orrs	r3, r2
         );
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3724      	adds	r7, #36	; 0x24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
	...

08003a48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a58:	d301      	bcc.n	8003a5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e00f      	b.n	8003a7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a5e:	4a0a      	ldr	r2, [pc, #40]	; (8003a88 <SysTick_Config+0x40>)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a66:	210f      	movs	r1, #15
 8003a68:	f04f 30ff 	mov.w	r0, #4294967295
 8003a6c:	f7ff ff8e 	bl	800398c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a70:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <SysTick_Config+0x40>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a76:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <SysTick_Config+0x40>)
 8003a78:	2207      	movs	r2, #7
 8003a7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	e000e010 	.word	0xe000e010

08003a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7ff ff29 	bl	80038ec <__NVIC_SetPriorityGrouping>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b086      	sub	sp, #24
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	607a      	str	r2, [r7, #4]
 8003aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ab4:	f7ff ff3e 	bl	8003934 <__NVIC_GetPriorityGrouping>
 8003ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	6978      	ldr	r0, [r7, #20]
 8003ac0:	f7ff ff8e 	bl	80039e0 <NVIC_EncodePriority>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aca:	4611      	mov	r1, r2
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff5d 	bl	800398c <__NVIC_SetPriority>
}
 8003ad2:	bf00      	nop
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ff31 	bl	8003950 <__NVIC_EnableIRQ>
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff ffa2 	bl	8003a48 <SysTick_Config>
 8003b04:	4603      	mov	r3, r0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b084      	sub	sp, #16
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b1a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b1c:	f7ff feb6 	bl	800388c <HAL_GetTick>
 8003b20:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	2b02      	cmp	r3, #2
 8003b2c:	d008      	beq.n	8003b40 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2280      	movs	r2, #128	; 0x80
 8003b32:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e052      	b.n	8003be6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f022 0216 	bic.w	r2, r2, #22
 8003b4e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695a      	ldr	r2, [r3, #20]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b5e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d103      	bne.n	8003b70 <HAL_DMA_Abort+0x62>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f022 0208 	bic.w	r2, r2, #8
 8003b7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003b90:	e013      	b.n	8003bba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003b92:	f7ff fe7b 	bl	800388c <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b05      	cmp	r3, #5
 8003b9e:	d90c      	bls.n	8003bba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2203      	movs	r2, #3
 8003baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	e015      	b.n	8003be6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1e4      	bne.n	8003b92 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bcc:	223f      	movs	r2, #63	; 0x3f
 8003bce:	409a      	lsls	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}

08003bee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d004      	beq.n	8003c0c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e00c      	b.n	8003c26 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2205      	movs	r2, #5
 8003c10:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d101      	bne.n	8003c46 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e06c      	b.n	8003d20 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d106      	bne.n	8003c5e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2223      	movs	r2, #35	; 0x23
 8003c54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f7fd fefb 	bl	8001a54 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60bb      	str	r3, [r7, #8]
 8003c62:	4b31      	ldr	r3, [pc, #196]	; (8003d28 <HAL_ETH_Init+0xf4>)
 8003c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c66:	4a30      	ldr	r2, [pc, #192]	; (8003d28 <HAL_ETH_Init+0xf4>)
 8003c68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c6c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c6e:	4b2e      	ldr	r3, [pc, #184]	; (8003d28 <HAL_ETH_Init+0xf4>)
 8003c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c76:	60bb      	str	r3, [r7, #8]
 8003c78:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003c7a:	4b2c      	ldr	r3, [pc, #176]	; (8003d2c <HAL_ETH_Init+0xf8>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	4a2b      	ldr	r2, [pc, #172]	; (8003d2c <HAL_ETH_Init+0xf8>)
 8003c80:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003c84:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003c86:	4b29      	ldr	r3, [pc, #164]	; (8003d2c <HAL_ETH_Init+0xf8>)
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	4927      	ldr	r1, [pc, #156]	; (8003d2c <HAL_ETH_Init+0xf8>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003c94:	4b25      	ldr	r3, [pc, #148]	; (8003d2c <HAL_ETH_Init+0xf8>)
 8003c96:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	6812      	ldr	r2, [r2, #0]
 8003ca6:	f043 0301 	orr.w	r3, r3, #1
 8003caa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003cae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cb0:	f7ff fdec 	bl	800388c <HAL_GetTick>
 8003cb4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003cb6:	e011      	b.n	8003cdc <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003cb8:	f7ff fde8 	bl	800388c <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003cc6:	d909      	bls.n	8003cdc <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2204      	movs	r2, #4
 8003ccc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	22e0      	movs	r2, #224	; 0xe0
 8003cd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e021      	b.n	8003d20 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d1e4      	bne.n	8003cb8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 f958 	bl	8003fa4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f000 f9ff 	bl	80040f8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 fa55 	bl	80041aa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	461a      	mov	r2, r3
 8003d06:	2100      	movs	r1, #0
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f000 f9bd 	bl	8004088 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2210      	movs	r2, #16
 8003d1a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40023800 	.word	0x40023800
 8003d2c:	40013800 	.word	0x40013800

08003d30 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	4b51      	ldr	r3, [pc, #324]	; (8003e8c <ETH_SetMACConfig+0x15c>)
 8003d46:	4013      	ands	r3, r2
 8003d48:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	7c1b      	ldrb	r3, [r3, #16]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d102      	bne.n	8003d58 <ETH_SetMACConfig+0x28>
 8003d52:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003d56:	e000      	b.n	8003d5a <ETH_SetMACConfig+0x2a>
 8003d58:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	7c5b      	ldrb	r3, [r3, #17]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d102      	bne.n	8003d68 <ETH_SetMACConfig+0x38>
 8003d62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003d66:	e000      	b.n	8003d6a <ETH_SetMACConfig+0x3a>
 8003d68:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003d6a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003d70:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	7fdb      	ldrb	r3, [r3, #31]
 8003d76:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003d78:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003d7e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	7f92      	ldrb	r2, [r2, #30]
 8003d84:	2a00      	cmp	r2, #0
 8003d86:	d102      	bne.n	8003d8e <ETH_SetMACConfig+0x5e>
 8003d88:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d8c:	e000      	b.n	8003d90 <ETH_SetMACConfig+0x60>
 8003d8e:	2200      	movs	r2, #0
                        macconf->Speed |
 8003d90:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	7f1b      	ldrb	r3, [r3, #28]
 8003d96:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003d98:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003d9e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	791b      	ldrb	r3, [r3, #4]
 8003da4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003da6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003dae:	2a00      	cmp	r2, #0
 8003db0:	d102      	bne.n	8003db8 <ETH_SetMACConfig+0x88>
 8003db2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003db6:	e000      	b.n	8003dba <ETH_SetMACConfig+0x8a>
 8003db8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003dba:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	7bdb      	ldrb	r3, [r3, #15]
 8003dc0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003dc2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003dc8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003dd0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003dea:	2001      	movs	r0, #1
 8003dec:	f7ff fd5a 	bl	80038a4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	68fa      	ldr	r2, [r7, #12]
 8003df6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003e00:	68fa      	ldr	r2, [r7, #12]
 8003e02:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003e06:	4013      	ands	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e0e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003e10:	683a      	ldr	r2, [r7, #0]
 8003e12:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003e16:	2a00      	cmp	r2, #0
 8003e18:	d101      	bne.n	8003e1e <ETH_SetMACConfig+0xee>
 8003e1a:	2280      	movs	r2, #128	; 0x80
 8003e1c:	e000      	b.n	8003e20 <ETH_SetMACConfig+0xf0>
 8003e1e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003e20:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003e26:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8003e2e:	2a01      	cmp	r2, #1
 8003e30:	d101      	bne.n	8003e36 <ETH_SetMACConfig+0x106>
 8003e32:	2208      	movs	r2, #8
 8003e34:	e000      	b.n	8003e38 <ETH_SetMACConfig+0x108>
 8003e36:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003e38:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8003e40:	2a01      	cmp	r2, #1
 8003e42:	d101      	bne.n	8003e48 <ETH_SetMACConfig+0x118>
 8003e44:	2204      	movs	r2, #4
 8003e46:	e000      	b.n	8003e4a <ETH_SetMACConfig+0x11a>
 8003e48:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003e4a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8003e52:	2a01      	cmp	r2, #1
 8003e54:	d101      	bne.n	8003e5a <ETH_SetMACConfig+0x12a>
 8003e56:	2202      	movs	r2, #2
 8003e58:	e000      	b.n	8003e5c <ETH_SetMACConfig+0x12c>
 8003e5a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003e74:	2001      	movs	r0, #1
 8003e76:	f7ff fd15 	bl	80038a4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	619a      	str	r2, [r3, #24]
}
 8003e82:	bf00      	nop
 8003e84:	3710      	adds	r7, #16
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	ff20810f 	.word	0xff20810f

08003e90 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	4b3d      	ldr	r3, [pc, #244]	; (8003fa0 <ETH_SetDMAConfig+0x110>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	7b1b      	ldrb	r3, [r3, #12]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <ETH_SetDMAConfig+0x2c>
 8003eb6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003eba:	e000      	b.n	8003ebe <ETH_SetDMAConfig+0x2e>
 8003ebc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	7b5b      	ldrb	r3, [r3, #13]
 8003ec2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003ec4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	7f52      	ldrb	r2, [r2, #29]
 8003eca:	2a00      	cmp	r2, #0
 8003ecc:	d102      	bne.n	8003ed4 <ETH_SetDMAConfig+0x44>
 8003ece:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ed2:	e000      	b.n	8003ed6 <ETH_SetDMAConfig+0x46>
 8003ed4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8003ed6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	7b9b      	ldrb	r3, [r3, #14]
 8003edc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8003ede:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8003ee4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	7f1b      	ldrb	r3, [r3, #28]
 8003eea:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8003eec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	7f9b      	ldrb	r3, [r3, #30]
 8003ef2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8003ef4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8003efa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f02:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8003f04:	4313      	orrs	r3, r2
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f14:	461a      	mov	r2, r3
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f22:	699b      	ldr	r3, [r3, #24]
 8003f24:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f26:	2001      	movs	r0, #1
 8003f28:	f7ff fcbc 	bl	80038a4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f34:	461a      	mov	r2, r3
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	791b      	ldrb	r3, [r3, #4]
 8003f3e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003f44:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003f4a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003f50:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f58:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003f5a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f60:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8003f62:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003f68:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	6812      	ldr	r2, [r2, #0]
 8003f6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003f76:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f84:	2001      	movs	r0, #1
 8003f86:	f7ff fc8d 	bl	80038a4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f92:	461a      	mov	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6013      	str	r3, [r2, #0]
}
 8003f98:	bf00      	nop
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	f8de3f23 	.word	0xf8de3f23

08003fa4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b0a6      	sub	sp, #152	; 0x98
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8003fac:	2301      	movs	r3, #1
 8003fae:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8003fc8:	2300      	movs	r3, #0
 8003fca:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004000:	2300      	movs	r3, #0
 8004002:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8004006:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800400a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800400c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004010:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8004012:	2300      	movs	r3, #0
 8004014:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004018:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800401c:	4619      	mov	r1, r3
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7ff fe86 	bl	8003d30 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004024:	2301      	movs	r3, #1
 8004026:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004028:	2301      	movs	r3, #1
 800402a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800402c:	2301      	movs	r3, #1
 800402e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004032:	2301      	movs	r3, #1
 8004034:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004036:	2300      	movs	r3, #0
 8004038:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800403a:	2300      	movs	r3, #0
 800403c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004040:	2300      	movs	r3, #0
 8004042:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004046:	2300      	movs	r3, #0
 8004048:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800404a:	2301      	movs	r3, #1
 800404c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004050:	2301      	movs	r3, #1
 8004052:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004054:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004058:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800405a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800405e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004060:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004064:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004066:	2301      	movs	r3, #1
 8004068:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800406c:	2300      	movs	r3, #0
 800406e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004070:	2300      	movs	r3, #0
 8004072:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004074:	f107 0308 	add.w	r3, r7, #8
 8004078:	4619      	mov	r1, r3
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff ff08 	bl	8003e90 <ETH_SetDMAConfig>
}
 8004080:	bf00      	nop
 8004082:	3798      	adds	r7, #152	; 0x98
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	3305      	adds	r3, #5
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	021b      	lsls	r3, r3, #8
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	3204      	adds	r2, #4
 80040a0:	7812      	ldrb	r2, [r2, #0]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <ETH_MACAddressConfig+0x68>)
 80040aa:	4413      	add	r3, r2
 80040ac:	461a      	mov	r2, r3
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	3303      	adds	r3, #3
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	061a      	lsls	r2, r3, #24
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	3302      	adds	r3, #2
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	041b      	lsls	r3, r3, #16
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3301      	adds	r3, #1
 80040c8:	781b      	ldrb	r3, [r3, #0]
 80040ca:	021b      	lsls	r3, r3, #8
 80040cc:	4313      	orrs	r3, r2
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	7812      	ldrb	r2, [r2, #0]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	4b06      	ldr	r3, [pc, #24]	; (80040f4 <ETH_MACAddressConfig+0x6c>)
 80040da:	4413      	add	r3, r2
 80040dc:	461a      	mov	r2, r3
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	6013      	str	r3, [r2, #0]
}
 80040e2:	bf00      	nop
 80040e4:	371c      	adds	r7, #28
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40028040 	.word	0x40028040
 80040f4:	40028044 	.word	0x40028044

080040f8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b085      	sub	sp, #20
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004100:	2300      	movs	r3, #0
 8004102:	60fb      	str	r3, [r7, #12]
 8004104:	e03e      	b.n	8004184 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68d9      	ldr	r1, [r3, #12]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	4613      	mov	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4413      	add	r3, r2
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	440b      	add	r3, r1
 8004116:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	2200      	movs	r2, #0
 800411c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	2200      	movs	r2, #0
 8004122:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	2200      	movs	r2, #0
 8004128:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2200      	movs	r2, #0
 800412e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004130:	68b9      	ldr	r1, [r7, #8]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	3206      	adds	r2, #6
 8004138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b02      	cmp	r3, #2
 800414c:	d80c      	bhi.n	8004168 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	68d9      	ldr	r1, [r3, #12]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	4613      	mov	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	4413      	add	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	440b      	add	r3, r1
 8004160:	461a      	mov	r2, r3
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	60da      	str	r2, [r3, #12]
 8004166:	e004      	b.n	8004172 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	461a      	mov	r2, r3
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	3301      	adds	r3, #1
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2b03      	cmp	r3, #3
 8004188:	d9bd      	bls.n	8004106 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68da      	ldr	r2, [r3, #12]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800419c:	611a      	str	r2, [r3, #16]
}
 800419e:	bf00      	nop
 80041a0:	3714      	adds	r7, #20
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr

080041aa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b085      	sub	sp, #20
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80041b2:	2300      	movs	r3, #0
 80041b4:	60fb      	str	r3, [r7, #12]
 80041b6:	e046      	b.n	8004246 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6919      	ldr	r1, [r3, #16]
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	4613      	mov	r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	4413      	add	r3, r2
 80041c4:	00db      	lsls	r3, r3, #3
 80041c6:	440b      	add	r3, r1
 80041c8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2200      	movs	r2, #0
 80041d4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	2200      	movs	r2, #0
 80041da:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	2200      	movs	r2, #0
 80041e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	2200      	movs	r2, #0
 80041e6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	2200      	movs	r2, #0
 80041ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80041f4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80041fc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800420a:	68b9      	ldr	r1, [r7, #8]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	3212      	adds	r2, #18
 8004212:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2b02      	cmp	r3, #2
 800421a:	d80c      	bhi.n	8004236 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6919      	ldr	r1, [r3, #16]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	1c5a      	adds	r2, r3, #1
 8004224:	4613      	mov	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	440b      	add	r3, r1
 800422e:	461a      	mov	r2, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	60da      	str	r2, [r3, #12]
 8004234:	e004      	b.n	8004240 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	461a      	mov	r2, r3
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	3301      	adds	r3, #1
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2b03      	cmp	r3, #3
 800424a:	d9b5      	bls.n	80041b8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691a      	ldr	r2, [r3, #16]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004276:	60da      	str	r2, [r3, #12]
}
 8004278:	bf00      	nop
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004284:	b480      	push	{r7}
 8004286:	b089      	sub	sp, #36	; 0x24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800428e:	2300      	movs	r3, #0
 8004290:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004292:	2300      	movs	r3, #0
 8004294:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004296:	2300      	movs	r3, #0
 8004298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800429a:	2300      	movs	r3, #0
 800429c:	61fb      	str	r3, [r7, #28]
 800429e:	e177      	b.n	8004590 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042a0:	2201      	movs	r2, #1
 80042a2:	69fb      	ldr	r3, [r7, #28]
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	697a      	ldr	r2, [r7, #20]
 80042b0:	4013      	ands	r3, r2
 80042b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	429a      	cmp	r2, r3
 80042ba:	f040 8166 	bne.w	800458a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	f003 0303 	and.w	r3, r3, #3
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d005      	beq.n	80042d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d130      	bne.n	8004338 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	005b      	lsls	r3, r3, #1
 80042e0:	2203      	movs	r2, #3
 80042e2:	fa02 f303 	lsl.w	r3, r2, r3
 80042e6:	43db      	mvns	r3, r3
 80042e8:	69ba      	ldr	r2, [r7, #24]
 80042ea:	4013      	ands	r3, r2
 80042ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	68da      	ldr	r2, [r3, #12]
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	fa02 f303 	lsl.w	r3, r2, r3
 80042fa:	69ba      	ldr	r2, [r7, #24]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	69ba      	ldr	r2, [r7, #24]
 8004304:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800430c:	2201      	movs	r2, #1
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	fa02 f303 	lsl.w	r3, r2, r3
 8004314:	43db      	mvns	r3, r3
 8004316:	69ba      	ldr	r2, [r7, #24]
 8004318:	4013      	ands	r3, r2
 800431a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	091b      	lsrs	r3, r3, #4
 8004322:	f003 0201 	and.w	r2, r3, #1
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	fa02 f303 	lsl.w	r3, r2, r3
 800432c:	69ba      	ldr	r2, [r7, #24]
 800432e:	4313      	orrs	r3, r2
 8004330:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f003 0303 	and.w	r3, r3, #3
 8004340:	2b03      	cmp	r3, #3
 8004342:	d017      	beq.n	8004374 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	2203      	movs	r2, #3
 8004350:	fa02 f303 	lsl.w	r3, r2, r3
 8004354:	43db      	mvns	r3, r3
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	4013      	ands	r3, r2
 800435a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689a      	ldr	r2, [r3, #8]
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	005b      	lsls	r3, r3, #1
 8004364:	fa02 f303 	lsl.w	r3, r2, r3
 8004368:	69ba      	ldr	r2, [r7, #24]
 800436a:	4313      	orrs	r3, r2
 800436c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f003 0303 	and.w	r3, r3, #3
 800437c:	2b02      	cmp	r3, #2
 800437e:	d123      	bne.n	80043c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	08da      	lsrs	r2, r3, #3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3208      	adds	r2, #8
 8004388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800438c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	f003 0307 	and.w	r3, r3, #7
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	220f      	movs	r2, #15
 8004398:	fa02 f303 	lsl.w	r3, r2, r3
 800439c:	43db      	mvns	r3, r3
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4013      	ands	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	691a      	ldr	r2, [r3, #16]
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	08da      	lsrs	r2, r3, #3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	3208      	adds	r2, #8
 80043c2:	69b9      	ldr	r1, [r7, #24]
 80043c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	2203      	movs	r2, #3
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43db      	mvns	r3, r3
 80043da:	69ba      	ldr	r2, [r7, #24]
 80043dc:	4013      	ands	r3, r2
 80043de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	f003 0203 	and.w	r2, r3, #3
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	69ba      	ldr	r2, [r7, #24]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	685b      	ldr	r3, [r3, #4]
 8004400:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 80c0 	beq.w	800458a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800440a:	2300      	movs	r3, #0
 800440c:	60fb      	str	r3, [r7, #12]
 800440e:	4b66      	ldr	r3, [pc, #408]	; (80045a8 <HAL_GPIO_Init+0x324>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	4a65      	ldr	r2, [pc, #404]	; (80045a8 <HAL_GPIO_Init+0x324>)
 8004414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004418:	6453      	str	r3, [r2, #68]	; 0x44
 800441a:	4b63      	ldr	r3, [pc, #396]	; (80045a8 <HAL_GPIO_Init+0x324>)
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004422:	60fb      	str	r3, [r7, #12]
 8004424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004426:	4a61      	ldr	r2, [pc, #388]	; (80045ac <HAL_GPIO_Init+0x328>)
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	089b      	lsrs	r3, r3, #2
 800442c:	3302      	adds	r3, #2
 800442e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004432:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	220f      	movs	r2, #15
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	43db      	mvns	r3, r3
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	4013      	ands	r3, r2
 8004448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a58      	ldr	r2, [pc, #352]	; (80045b0 <HAL_GPIO_Init+0x32c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d037      	beq.n	80044c2 <HAL_GPIO_Init+0x23e>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a57      	ldr	r2, [pc, #348]	; (80045b4 <HAL_GPIO_Init+0x330>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d031      	beq.n	80044be <HAL_GPIO_Init+0x23a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a56      	ldr	r2, [pc, #344]	; (80045b8 <HAL_GPIO_Init+0x334>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d02b      	beq.n	80044ba <HAL_GPIO_Init+0x236>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a55      	ldr	r2, [pc, #340]	; (80045bc <HAL_GPIO_Init+0x338>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d025      	beq.n	80044b6 <HAL_GPIO_Init+0x232>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a54      	ldr	r2, [pc, #336]	; (80045c0 <HAL_GPIO_Init+0x33c>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d01f      	beq.n	80044b2 <HAL_GPIO_Init+0x22e>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a53      	ldr	r2, [pc, #332]	; (80045c4 <HAL_GPIO_Init+0x340>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d019      	beq.n	80044ae <HAL_GPIO_Init+0x22a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a52      	ldr	r2, [pc, #328]	; (80045c8 <HAL_GPIO_Init+0x344>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d013      	beq.n	80044aa <HAL_GPIO_Init+0x226>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a51      	ldr	r2, [pc, #324]	; (80045cc <HAL_GPIO_Init+0x348>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d00d      	beq.n	80044a6 <HAL_GPIO_Init+0x222>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a50      	ldr	r2, [pc, #320]	; (80045d0 <HAL_GPIO_Init+0x34c>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d007      	beq.n	80044a2 <HAL_GPIO_Init+0x21e>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a4f      	ldr	r2, [pc, #316]	; (80045d4 <HAL_GPIO_Init+0x350>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d101      	bne.n	800449e <HAL_GPIO_Init+0x21a>
 800449a:	2309      	movs	r3, #9
 800449c:	e012      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 800449e:	230a      	movs	r3, #10
 80044a0:	e010      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044a2:	2308      	movs	r3, #8
 80044a4:	e00e      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044a6:	2307      	movs	r3, #7
 80044a8:	e00c      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044aa:	2306      	movs	r3, #6
 80044ac:	e00a      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044ae:	2305      	movs	r3, #5
 80044b0:	e008      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044b2:	2304      	movs	r3, #4
 80044b4:	e006      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044b6:	2303      	movs	r3, #3
 80044b8:	e004      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e002      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <HAL_GPIO_Init+0x240>
 80044c2:	2300      	movs	r3, #0
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	f002 0203 	and.w	r2, r2, #3
 80044ca:	0092      	lsls	r2, r2, #2
 80044cc:	4093      	lsls	r3, r2
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044d4:	4935      	ldr	r1, [pc, #212]	; (80045ac <HAL_GPIO_Init+0x328>)
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	089b      	lsrs	r3, r3, #2
 80044da:	3302      	adds	r3, #2
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044e2:	4b3d      	ldr	r3, [pc, #244]	; (80045d8 <HAL_GPIO_Init+0x354>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	43db      	mvns	r3, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4013      	ands	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	4313      	orrs	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004506:	4a34      	ldr	r2, [pc, #208]	; (80045d8 <HAL_GPIO_Init+0x354>)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800450c:	4b32      	ldr	r3, [pc, #200]	; (80045d8 <HAL_GPIO_Init+0x354>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	43db      	mvns	r3, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4013      	ands	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004530:	4a29      	ldr	r2, [pc, #164]	; (80045d8 <HAL_GPIO_Init+0x354>)
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004536:	4b28      	ldr	r3, [pc, #160]	; (80045d8 <HAL_GPIO_Init+0x354>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	43db      	mvns	r3, r3
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	4013      	ands	r3, r2
 8004544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800455a:	4a1f      	ldr	r2, [pc, #124]	; (80045d8 <HAL_GPIO_Init+0x354>)
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004560:	4b1d      	ldr	r3, [pc, #116]	; (80045d8 <HAL_GPIO_Init+0x354>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	43db      	mvns	r3, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4013      	ands	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004584:	4a14      	ldr	r2, [pc, #80]	; (80045d8 <HAL_GPIO_Init+0x354>)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	3301      	adds	r3, #1
 800458e:	61fb      	str	r3, [r7, #28]
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	2b0f      	cmp	r3, #15
 8004594:	f67f ae84 	bls.w	80042a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	3724      	adds	r7, #36	; 0x24
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	40013800 	.word	0x40013800
 80045b0:	40020000 	.word	0x40020000
 80045b4:	40020400 	.word	0x40020400
 80045b8:	40020800 	.word	0x40020800
 80045bc:	40020c00 	.word	0x40020c00
 80045c0:	40021000 	.word	0x40021000
 80045c4:	40021400 	.word	0x40021400
 80045c8:	40021800 	.word	0x40021800
 80045cc:	40021c00 	.word	0x40021c00
 80045d0:	40022000 	.word	0x40022000
 80045d4:	40022400 	.word	0x40022400
 80045d8:	40013c00 	.word	0x40013c00

080045dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	460b      	mov	r3, r1
 80045e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	691a      	ldr	r2, [r3, #16]
 80045ec:	887b      	ldrh	r3, [r7, #2]
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d002      	beq.n	80045fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045f4:	2301      	movs	r3, #1
 80045f6:	73fb      	strb	r3, [r7, #15]
 80045f8:	e001      	b.n	80045fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045fa:	2300      	movs	r3, #0
 80045fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004600:	4618      	mov	r0, r3
 8004602:	3714      	adds	r7, #20
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	460b      	mov	r3, r1
 8004616:	807b      	strh	r3, [r7, #2]
 8004618:	4613      	mov	r3, r2
 800461a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800461c:	787b      	ldrb	r3, [r7, #1]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004622:	887a      	ldrh	r2, [r7, #2]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004628:	e003      	b.n	8004632 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800462a:	887b      	ldrh	r3, [r7, #2]
 800462c:	041a      	lsls	r2, r3, #16
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	619a      	str	r2, [r3, #24]
}
 8004632:	bf00      	nop
 8004634:	370c      	adds	r7, #12
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr
	...

08004640 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d101      	bne.n	8004652 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e12b      	b.n	80048aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d106      	bne.n	800466c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fd faba 	bl	8001be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2224      	movs	r2, #36	; 0x24
 8004670:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 0201 	bic.w	r2, r2, #1
 8004682:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004692:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80046a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046a4:	f001 fa20 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 80046a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	4a81      	ldr	r2, [pc, #516]	; (80048b4 <HAL_I2C_Init+0x274>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d807      	bhi.n	80046c4 <HAL_I2C_Init+0x84>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4a80      	ldr	r2, [pc, #512]	; (80048b8 <HAL_I2C_Init+0x278>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	bf94      	ite	ls
 80046bc:	2301      	movls	r3, #1
 80046be:	2300      	movhi	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	e006      	b.n	80046d2 <HAL_I2C_Init+0x92>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4a7d      	ldr	r2, [pc, #500]	; (80048bc <HAL_I2C_Init+0x27c>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	bf94      	ite	ls
 80046cc:	2301      	movls	r3, #1
 80046ce:	2300      	movhi	r3, #0
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e0e7      	b.n	80048aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	4a78      	ldr	r2, [pc, #480]	; (80048c0 <HAL_I2C_Init+0x280>)
 80046de:	fba2 2303 	umull	r2, r3, r2, r3
 80046e2:	0c9b      	lsrs	r3, r3, #18
 80046e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	6a1b      	ldr	r3, [r3, #32]
 8004700:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	4a6a      	ldr	r2, [pc, #424]	; (80048b4 <HAL_I2C_Init+0x274>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d802      	bhi.n	8004714 <HAL_I2C_Init+0xd4>
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	3301      	adds	r3, #1
 8004712:	e009      	b.n	8004728 <HAL_I2C_Init+0xe8>
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800471a:	fb02 f303 	mul.w	r3, r2, r3
 800471e:	4a69      	ldr	r2, [pc, #420]	; (80048c4 <HAL_I2C_Init+0x284>)
 8004720:	fba2 2303 	umull	r2, r3, r2, r3
 8004724:	099b      	lsrs	r3, r3, #6
 8004726:	3301      	adds	r3, #1
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6812      	ldr	r2, [r2, #0]
 800472c:	430b      	orrs	r3, r1
 800472e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800473a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	495c      	ldr	r1, [pc, #368]	; (80048b4 <HAL_I2C_Init+0x274>)
 8004744:	428b      	cmp	r3, r1
 8004746:	d819      	bhi.n	800477c <HAL_I2C_Init+0x13c>
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	1e59      	subs	r1, r3, #1
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	fbb1 f3f3 	udiv	r3, r1, r3
 8004756:	1c59      	adds	r1, r3, #1
 8004758:	f640 73fc 	movw	r3, #4092	; 0xffc
 800475c:	400b      	ands	r3, r1
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00a      	beq.n	8004778 <HAL_I2C_Init+0x138>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	1e59      	subs	r1, r3, #1
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	005b      	lsls	r3, r3, #1
 800476c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004770:	3301      	adds	r3, #1
 8004772:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004776:	e051      	b.n	800481c <HAL_I2C_Init+0x1dc>
 8004778:	2304      	movs	r3, #4
 800477a:	e04f      	b.n	800481c <HAL_I2C_Init+0x1dc>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d111      	bne.n	80047a8 <HAL_I2C_Init+0x168>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	1e58      	subs	r0, r3, #1
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6859      	ldr	r1, [r3, #4]
 800478c:	460b      	mov	r3, r1
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	440b      	add	r3, r1
 8004792:	fbb0 f3f3 	udiv	r3, r0, r3
 8004796:	3301      	adds	r3, #1
 8004798:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479c:	2b00      	cmp	r3, #0
 800479e:	bf0c      	ite	eq
 80047a0:	2301      	moveq	r3, #1
 80047a2:	2300      	movne	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	e012      	b.n	80047ce <HAL_I2C_Init+0x18e>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	1e58      	subs	r0, r3, #1
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6859      	ldr	r1, [r3, #4]
 80047b0:	460b      	mov	r3, r1
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	440b      	add	r3, r1
 80047b6:	0099      	lsls	r1, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80047be:	3301      	adds	r3, #1
 80047c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	bf0c      	ite	eq
 80047c8:	2301      	moveq	r3, #1
 80047ca:	2300      	movne	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <HAL_I2C_Init+0x196>
 80047d2:	2301      	movs	r3, #1
 80047d4:	e022      	b.n	800481c <HAL_I2C_Init+0x1dc>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689b      	ldr	r3, [r3, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10e      	bne.n	80047fc <HAL_I2C_Init+0x1bc>
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	1e58      	subs	r0, r3, #1
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6859      	ldr	r1, [r3, #4]
 80047e6:	460b      	mov	r3, r1
 80047e8:	005b      	lsls	r3, r3, #1
 80047ea:	440b      	add	r3, r1
 80047ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80047f0:	3301      	adds	r3, #1
 80047f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80047fa:	e00f      	b.n	800481c <HAL_I2C_Init+0x1dc>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	1e58      	subs	r0, r3, #1
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6859      	ldr	r1, [r3, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	0099      	lsls	r1, r3, #2
 800480c:	440b      	add	r3, r1
 800480e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004812:	3301      	adds	r3, #1
 8004814:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004818:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800481c:	6879      	ldr	r1, [r7, #4]
 800481e:	6809      	ldr	r1, [r1, #0]
 8004820:	4313      	orrs	r3, r2
 8004822:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	431a      	orrs	r2, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800484a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	6911      	ldr	r1, [r2, #16]
 8004852:	687a      	ldr	r2, [r7, #4]
 8004854:	68d2      	ldr	r2, [r2, #12]
 8004856:	4311      	orrs	r1, r2
 8004858:	687a      	ldr	r2, [r7, #4]
 800485a:	6812      	ldr	r2, [r2, #0]
 800485c:	430b      	orrs	r3, r1
 800485e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695a      	ldr	r2, [r3, #20]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	431a      	orrs	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0201 	orr.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2220      	movs	r2, #32
 8004896:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	000186a0 	.word	0x000186a0
 80048b8:	001e847f 	.word	0x001e847f
 80048bc:	003d08ff 	.word	0x003d08ff
 80048c0:	431bde83 	.word	0x431bde83
 80048c4:	10624dd3 	.word	0x10624dd3

080048c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b088      	sub	sp, #32
 80048cc:	af02      	add	r7, sp, #8
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	607a      	str	r2, [r7, #4]
 80048d2:	461a      	mov	r2, r3
 80048d4:	460b      	mov	r3, r1
 80048d6:	817b      	strh	r3, [r7, #10]
 80048d8:	4613      	mov	r3, r2
 80048da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80048dc:	f7fe ffd6 	bl	800388c <HAL_GetTick>
 80048e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b20      	cmp	r3, #32
 80048ec:	f040 80e0 	bne.w	8004ab0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	2319      	movs	r3, #25
 80048f6:	2201      	movs	r2, #1
 80048f8:	4970      	ldr	r1, [pc, #448]	; (8004abc <HAL_I2C_Master_Transmit+0x1f4>)
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f000 f964 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004906:	2302      	movs	r3, #2
 8004908:	e0d3      	b.n	8004ab2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004910:	2b01      	cmp	r3, #1
 8004912:	d101      	bne.n	8004918 <HAL_I2C_Master_Transmit+0x50>
 8004914:	2302      	movs	r3, #2
 8004916:	e0cc      	b.n	8004ab2 <HAL_I2C_Master_Transmit+0x1ea>
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b01      	cmp	r3, #1
 800492c:	d007      	beq.n	800493e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f042 0201 	orr.w	r2, r2, #1
 800493c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800494c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2221      	movs	r2, #33	; 0x21
 8004952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2210      	movs	r2, #16
 800495a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	687a      	ldr	r2, [r7, #4]
 8004968:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	893a      	ldrh	r2, [r7, #8]
 800496e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004974:	b29a      	uxth	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	4a50      	ldr	r2, [pc, #320]	; (8004ac0 <HAL_I2C_Master_Transmit+0x1f8>)
 800497e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004980:	8979      	ldrh	r1, [r7, #10]
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	6a3a      	ldr	r2, [r7, #32]
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f89c 	bl	8004ac4 <I2C_MasterRequestWrite>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e08d      	b.n	8004ab2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004996:	2300      	movs	r3, #0
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	695b      	ldr	r3, [r3, #20]
 80049a0:	613b      	str	r3, [r7, #16]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80049ac:	e066      	b.n	8004a7c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ae:	697a      	ldr	r2, [r7, #20]
 80049b0:	6a39      	ldr	r1, [r7, #32]
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 f9de 	bl	8004d74 <I2C_WaitOnTXEFlagUntilTimeout>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00d      	beq.n	80049da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d107      	bne.n	80049d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e06b      	b.n	8004ab2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049de:	781a      	ldrb	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b29a      	uxth	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a02:	3b01      	subs	r3, #1
 8004a04:	b29a      	uxth	r2, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	2b04      	cmp	r3, #4
 8004a16:	d11b      	bne.n	8004a50 <HAL_I2C_Master_Transmit+0x188>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d017      	beq.n	8004a50 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a24:	781a      	ldrb	r2, [r3, #0]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a30:	1c5a      	adds	r2, r3, #1
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a48:	3b01      	subs	r3, #1
 8004a4a:	b29a      	uxth	r2, r3
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a50:	697a      	ldr	r2, [r7, #20]
 8004a52:	6a39      	ldr	r1, [r7, #32]
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f000 f9ce 	bl	8004df6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00d      	beq.n	8004a7c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d107      	bne.n	8004a78 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a76:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e01a      	b.n	8004ab2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d194      	bne.n	80049ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2220      	movs	r2, #32
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	e000      	b.n	8004ab2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004ab0:	2302      	movs	r3, #2
  }
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3718      	adds	r7, #24
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	00100002 	.word	0x00100002
 8004ac0:	ffff0000 	.word	0xffff0000

08004ac4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b088      	sub	sp, #32
 8004ac8:	af02      	add	r7, sp, #8
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	607a      	str	r2, [r7, #4]
 8004ace:	603b      	str	r3, [r7, #0]
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	2b08      	cmp	r3, #8
 8004ade:	d006      	beq.n	8004aee <I2C_MasterRequestWrite+0x2a>
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d003      	beq.n	8004aee <I2C_MasterRequestWrite+0x2a>
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004aec:	d108      	bne.n	8004b00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004afc:	601a      	str	r2, [r3, #0]
 8004afe:	e00b      	b.n	8004b18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b04:	2b12      	cmp	r3, #18
 8004b06:	d107      	bne.n	8004b18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	9300      	str	r3, [sp, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 f84f 	bl	8004bc8 <I2C_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00d      	beq.n	8004b4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b3e:	d103      	bne.n	8004b48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e035      	b.n	8004bb8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	691b      	ldr	r3, [r3, #16]
 8004b50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004b54:	d108      	bne.n	8004b68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004b56:	897b      	ldrh	r3, [r7, #10]
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004b64:	611a      	str	r2, [r3, #16]
 8004b66:	e01b      	b.n	8004ba0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004b68:	897b      	ldrh	r3, [r7, #10]
 8004b6a:	11db      	asrs	r3, r3, #7
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	f003 0306 	and.w	r3, r3, #6
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	f063 030f 	orn	r3, r3, #15
 8004b78:	b2da      	uxtb	r2, r3
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	490e      	ldr	r1, [pc, #56]	; (8004bc0 <I2C_MasterRequestWrite+0xfc>)
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f000 f875 	bl	8004c76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e010      	b.n	8004bb8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004b96:	897b      	ldrh	r3, [r7, #10]
 8004b98:	b2da      	uxtb	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	4907      	ldr	r1, [pc, #28]	; (8004bc4 <I2C_MasterRequestWrite+0x100>)
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 f865 	bl	8004c76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e000      	b.n	8004bb8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	00010008 	.word	0x00010008
 8004bc4:	00010002 	.word	0x00010002

08004bc8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	603b      	str	r3, [r7, #0]
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004bd8:	e025      	b.n	8004c26 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d021      	beq.n	8004c26 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fe fe53 	bl	800388c <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d116      	bne.n	8004c26 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2220      	movs	r2, #32
 8004c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	f043 0220 	orr.w	r2, r3, #32
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e023      	b.n	8004c6e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	0c1b      	lsrs	r3, r3, #16
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d10d      	bne.n	8004c4c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	43da      	mvns	r2, r3
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	bf0c      	ite	eq
 8004c42:	2301      	moveq	r3, #1
 8004c44:	2300      	movne	r3, #0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	461a      	mov	r2, r3
 8004c4a:	e00c      	b.n	8004c66 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	699b      	ldr	r3, [r3, #24]
 8004c52:	43da      	mvns	r2, r3
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4013      	ands	r3, r2
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	bf0c      	ite	eq
 8004c5e:	2301      	moveq	r3, #1
 8004c60:	2300      	movne	r3, #0
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	461a      	mov	r2, r3
 8004c66:	79fb      	ldrb	r3, [r7, #7]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d0b6      	beq.n	8004bda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b084      	sub	sp, #16
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	60f8      	str	r0, [r7, #12]
 8004c7e:	60b9      	str	r1, [r7, #8]
 8004c80:	607a      	str	r2, [r7, #4]
 8004c82:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004c84:	e051      	b.n	8004d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	695b      	ldr	r3, [r3, #20]
 8004c8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c94:	d123      	bne.n	8004cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ca4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cca:	f043 0204 	orr.w	r2, r3, #4
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	e046      	b.n	8004d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce4:	d021      	beq.n	8004d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce6:	f7fe fdd1 	bl	800388c <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d302      	bcc.n	8004cfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d116      	bne.n	8004d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2220      	movs	r2, #32
 8004d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d16:	f043 0220 	orr.w	r2, r3, #32
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e020      	b.n	8004d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	0c1b      	lsrs	r3, r3, #16
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d10c      	bne.n	8004d4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	43da      	mvns	r2, r3
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	bf14      	ite	ne
 8004d46:	2301      	movne	r3, #1
 8004d48:	2300      	moveq	r3, #0
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	e00b      	b.n	8004d66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	699b      	ldr	r3, [r3, #24]
 8004d54:	43da      	mvns	r2, r3
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	bf14      	ite	ne
 8004d60:	2301      	movne	r3, #1
 8004d62:	2300      	moveq	r3, #0
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d18d      	bne.n	8004c86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3710      	adds	r7, #16
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004d80:	e02d      	b.n	8004dde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004d82:	68f8      	ldr	r0, [r7, #12]
 8004d84:	f000 f878 	bl	8004e78 <I2C_IsAcknowledgeFailed>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d001      	beq.n	8004d92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e02d      	b.n	8004dee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d98:	d021      	beq.n	8004dde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d9a:	f7fe fd77 	bl	800388c <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d302      	bcc.n	8004db0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d116      	bne.n	8004dde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dca:	f043 0220 	orr.w	r2, r3, #32
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e007      	b.n	8004dee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	695b      	ldr	r3, [r3, #20]
 8004de4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de8:	2b80      	cmp	r3, #128	; 0x80
 8004dea:	d1ca      	bne.n	8004d82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b084      	sub	sp, #16
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	60f8      	str	r0, [r7, #12]
 8004dfe:	60b9      	str	r1, [r7, #8]
 8004e00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e02:	e02d      	b.n	8004e60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f837 	bl	8004e78 <I2C_IsAcknowledgeFailed>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d001      	beq.n	8004e14 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e02d      	b.n	8004e70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1a:	d021      	beq.n	8004e60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e1c:	f7fe fd36 	bl	800388c <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d302      	bcc.n	8004e32 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d116      	bne.n	8004e60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2220      	movs	r2, #32
 8004e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4c:	f043 0220 	orr.w	r2, r3, #32
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e007      	b.n	8004e70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d1ca      	bne.n	8004e04 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e6e:	2300      	movs	r3, #0
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	3710      	adds	r7, #16
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}

08004e78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e8e:	d11b      	bne.n	8004ec8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004e98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb4:	f043 0204 	orr.w	r2, r3, #4
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	370c      	adds	r7, #12
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr

08004ed6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ed6:	b480      	push	{r7}
 8004ed8:	b083      	sub	sp, #12
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
 8004ede:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	d129      	bne.n	8004f40 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2224      	movs	r2, #36	; 0x24
 8004ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f022 0201 	bic.w	r2, r2, #1
 8004f02:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0210 	bic.w	r2, r2, #16
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	683a      	ldr	r2, [r7, #0]
 8004f20:	430a      	orrs	r2, r1
 8004f22:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0201 	orr.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2220      	movs	r2, #32
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	e000      	b.n	8004f42 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004f40:	2302      	movs	r3, #2
  }
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr

08004f4e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004f4e:	b480      	push	{r7}
 8004f50:	b085      	sub	sp, #20
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	6078      	str	r0, [r7, #4]
 8004f56:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b20      	cmp	r3, #32
 8004f66:	d12a      	bne.n	8004fbe <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2224      	movs	r2, #36	; 0x24
 8004f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0201 	bic.w	r2, r2, #1
 8004f7e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f86:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8004f88:	89fb      	ldrh	r3, [r7, #14]
 8004f8a:	f023 030f 	bic.w	r3, r3, #15
 8004f8e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	89fb      	ldrh	r3, [r7, #14]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	89fa      	ldrh	r2, [r7, #14]
 8004fa0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0201 	orr.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e000      	b.n	8004fc0 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8004fbe:	2302      	movs	r3, #2
  }
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fce:	b08f      	sub	sp, #60	; 0x3c
 8004fd0:	af0a      	add	r7, sp, #40	; 0x28
 8004fd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e10f      	b.n	80051fe <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8004fea:	b2db      	uxtb	r3, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d106      	bne.n	8004ffe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f7fd f8ad 	bl	8002158 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2203      	movs	r2, #3
 8005002:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800500a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800500e:	2b00      	cmp	r3, #0
 8005010:	d102      	bne.n	8005018 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4618      	mov	r0, r3
 800501e:	f003 ffe2 	bl	8008fe6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	603b      	str	r3, [r7, #0]
 8005028:	687e      	ldr	r6, [r7, #4]
 800502a:	466d      	mov	r5, sp
 800502c:	f106 0410 	add.w	r4, r6, #16
 8005030:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005032:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005034:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005036:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005038:	e894 0003 	ldmia.w	r4, {r0, r1}
 800503c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005040:	1d33      	adds	r3, r6, #4
 8005042:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005044:	6838      	ldr	r0, [r7, #0]
 8005046:	f003 ff6d 	bl	8008f24 <USB_CoreInit>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2202      	movs	r2, #2
 8005054:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e0d0      	b.n	80051fe <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2100      	movs	r1, #0
 8005062:	4618      	mov	r0, r3
 8005064:	f003 ffd0 	bl	8009008 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005068:	2300      	movs	r3, #0
 800506a:	73fb      	strb	r3, [r7, #15]
 800506c:	e04a      	b.n	8005104 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800506e:	7bfa      	ldrb	r2, [r7, #15]
 8005070:	6879      	ldr	r1, [r7, #4]
 8005072:	4613      	mov	r3, r2
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	4413      	add	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	440b      	add	r3, r1
 800507c:	333d      	adds	r3, #61	; 0x3d
 800507e:	2201      	movs	r2, #1
 8005080:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005082:	7bfa      	ldrb	r2, [r7, #15]
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	4613      	mov	r3, r2
 8005088:	00db      	lsls	r3, r3, #3
 800508a:	4413      	add	r3, r2
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	440b      	add	r3, r1
 8005090:	333c      	adds	r3, #60	; 0x3c
 8005092:	7bfa      	ldrb	r2, [r7, #15]
 8005094:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005096:	7bfa      	ldrb	r2, [r7, #15]
 8005098:	7bfb      	ldrb	r3, [r7, #15]
 800509a:	b298      	uxth	r0, r3
 800509c:	6879      	ldr	r1, [r7, #4]
 800509e:	4613      	mov	r3, r2
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	4413      	add	r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	440b      	add	r3, r1
 80050a8:	3344      	adds	r3, #68	; 0x44
 80050aa:	4602      	mov	r2, r0
 80050ac:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80050ae:	7bfa      	ldrb	r2, [r7, #15]
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	4413      	add	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	440b      	add	r3, r1
 80050bc:	3340      	adds	r3, #64	; 0x40
 80050be:	2200      	movs	r2, #0
 80050c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80050c2:	7bfa      	ldrb	r2, [r7, #15]
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	4613      	mov	r3, r2
 80050c8:	00db      	lsls	r3, r3, #3
 80050ca:	4413      	add	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	440b      	add	r3, r1
 80050d0:	3348      	adds	r3, #72	; 0x48
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80050d6:	7bfa      	ldrb	r2, [r7, #15]
 80050d8:	6879      	ldr	r1, [r7, #4]
 80050da:	4613      	mov	r3, r2
 80050dc:	00db      	lsls	r3, r3, #3
 80050de:	4413      	add	r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	440b      	add	r3, r1
 80050e4:	334c      	adds	r3, #76	; 0x4c
 80050e6:	2200      	movs	r2, #0
 80050e8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80050ea:	7bfa      	ldrb	r2, [r7, #15]
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	4613      	mov	r3, r2
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	4413      	add	r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	440b      	add	r3, r1
 80050f8:	3354      	adds	r3, #84	; 0x54
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050fe:	7bfb      	ldrb	r3, [r7, #15]
 8005100:	3301      	adds	r3, #1
 8005102:	73fb      	strb	r3, [r7, #15]
 8005104:	7bfa      	ldrb	r2, [r7, #15]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	429a      	cmp	r2, r3
 800510c:	d3af      	bcc.n	800506e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800510e:	2300      	movs	r3, #0
 8005110:	73fb      	strb	r3, [r7, #15]
 8005112:	e044      	b.n	800519e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005114:	7bfa      	ldrb	r2, [r7, #15]
 8005116:	6879      	ldr	r1, [r7, #4]
 8005118:	4613      	mov	r3, r2
 800511a:	00db      	lsls	r3, r3, #3
 800511c:	4413      	add	r3, r2
 800511e:	009b      	lsls	r3, r3, #2
 8005120:	440b      	add	r3, r1
 8005122:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005126:	2200      	movs	r2, #0
 8005128:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800512a:	7bfa      	ldrb	r2, [r7, #15]
 800512c:	6879      	ldr	r1, [r7, #4]
 800512e:	4613      	mov	r3, r2
 8005130:	00db      	lsls	r3, r3, #3
 8005132:	4413      	add	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	440b      	add	r3, r1
 8005138:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800513c:	7bfa      	ldrb	r2, [r7, #15]
 800513e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005140:	7bfa      	ldrb	r2, [r7, #15]
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	4613      	mov	r3, r2
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	4413      	add	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	440b      	add	r3, r1
 800514e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005152:	2200      	movs	r2, #0
 8005154:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005156:	7bfa      	ldrb	r2, [r7, #15]
 8005158:	6879      	ldr	r1, [r7, #4]
 800515a:	4613      	mov	r3, r2
 800515c:	00db      	lsls	r3, r3, #3
 800515e:	4413      	add	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	440b      	add	r3, r1
 8005164:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800516c:	7bfa      	ldrb	r2, [r7, #15]
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	4613      	mov	r3, r2
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	4413      	add	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	440b      	add	r3, r1
 800517a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800517e:	2200      	movs	r2, #0
 8005180:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005182:	7bfa      	ldrb	r2, [r7, #15]
 8005184:	6879      	ldr	r1, [r7, #4]
 8005186:	4613      	mov	r3, r2
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	4413      	add	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	440b      	add	r3, r1
 8005190:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005198:	7bfb      	ldrb	r3, [r7, #15]
 800519a:	3301      	adds	r3, #1
 800519c:	73fb      	strb	r3, [r7, #15]
 800519e:	7bfa      	ldrb	r2, [r7, #15]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d3b5      	bcc.n	8005114 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	603b      	str	r3, [r7, #0]
 80051ae:	687e      	ldr	r6, [r7, #4]
 80051b0:	466d      	mov	r5, sp
 80051b2:	f106 0410 	add.w	r4, r6, #16
 80051b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80051c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80051c6:	1d33      	adds	r3, r6, #4
 80051c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051ca:	6838      	ldr	r0, [r7, #0]
 80051cc:	f003 ff68 	bl	80090a0 <USB_DevInit>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2202      	movs	r2, #2
 80051da:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e00d      	b.n	80051fe <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f004 f933 	bl	8009462 <USB_DevDisconnect>

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3714      	adds	r7, #20
 8005202:	46bd      	mov	sp, r7
 8005204:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005208 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b086      	sub	sp, #24
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e267      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0301 	and.w	r3, r3, #1
 8005222:	2b00      	cmp	r3, #0
 8005224:	d075      	beq.n	8005312 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005226:	4b88      	ldr	r3, [pc, #544]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 030c 	and.w	r3, r3, #12
 800522e:	2b04      	cmp	r3, #4
 8005230:	d00c      	beq.n	800524c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005232:	4b85      	ldr	r3, [pc, #532]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800523a:	2b08      	cmp	r3, #8
 800523c:	d112      	bne.n	8005264 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800523e:	4b82      	ldr	r3, [pc, #520]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005246:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800524a:	d10b      	bne.n	8005264 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800524c:	4b7e      	ldr	r3, [pc, #504]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d05b      	beq.n	8005310 <HAL_RCC_OscConfig+0x108>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d157      	bne.n	8005310 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e242      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800526c:	d106      	bne.n	800527c <HAL_RCC_OscConfig+0x74>
 800526e:	4b76      	ldr	r3, [pc, #472]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a75      	ldr	r2, [pc, #468]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005278:	6013      	str	r3, [r2, #0]
 800527a:	e01d      	b.n	80052b8 <HAL_RCC_OscConfig+0xb0>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005284:	d10c      	bne.n	80052a0 <HAL_RCC_OscConfig+0x98>
 8005286:	4b70      	ldr	r3, [pc, #448]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a6f      	ldr	r2, [pc, #444]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800528c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005290:	6013      	str	r3, [r2, #0]
 8005292:	4b6d      	ldr	r3, [pc, #436]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a6c      	ldr	r2, [pc, #432]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800529c:	6013      	str	r3, [r2, #0]
 800529e:	e00b      	b.n	80052b8 <HAL_RCC_OscConfig+0xb0>
 80052a0:	4b69      	ldr	r3, [pc, #420]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a68      	ldr	r2, [pc, #416]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80052a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052aa:	6013      	str	r3, [r2, #0]
 80052ac:	4b66      	ldr	r3, [pc, #408]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a65      	ldr	r2, [pc, #404]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80052b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d013      	beq.n	80052e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052c0:	f7fe fae4 	bl	800388c <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052c8:	f7fe fae0 	bl	800388c <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b64      	cmp	r3, #100	; 0x64
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e207      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052da:	4b5b      	ldr	r3, [pc, #364]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d0f0      	beq.n	80052c8 <HAL_RCC_OscConfig+0xc0>
 80052e6:	e014      	b.n	8005312 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052e8:	f7fe fad0 	bl	800388c <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052f0:	f7fe facc 	bl	800388c <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b64      	cmp	r3, #100	; 0x64
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e1f3      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005302:	4b51      	ldr	r3, [pc, #324]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f0      	bne.n	80052f0 <HAL_RCC_OscConfig+0xe8>
 800530e:	e000      	b.n	8005312 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005310:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d063      	beq.n	80053e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800531e:	4b4a      	ldr	r3, [pc, #296]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005320:	689b      	ldr	r3, [r3, #8]
 8005322:	f003 030c 	and.w	r3, r3, #12
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00b      	beq.n	8005342 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800532a:	4b47      	ldr	r3, [pc, #284]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005332:	2b08      	cmp	r3, #8
 8005334:	d11c      	bne.n	8005370 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005336:	4b44      	ldr	r3, [pc, #272]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d116      	bne.n	8005370 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005342:	4b41      	ldr	r3, [pc, #260]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d005      	beq.n	800535a <HAL_RCC_OscConfig+0x152>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d001      	beq.n	800535a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e1c7      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800535a:	4b3b      	ldr	r3, [pc, #236]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	4937      	ldr	r1, [pc, #220]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800536a:	4313      	orrs	r3, r2
 800536c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800536e:	e03a      	b.n	80053e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d020      	beq.n	80053ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005378:	4b34      	ldr	r3, [pc, #208]	; (800544c <HAL_RCC_OscConfig+0x244>)
 800537a:	2201      	movs	r2, #1
 800537c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800537e:	f7fe fa85 	bl	800388c <HAL_GetTick>
 8005382:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005384:	e008      	b.n	8005398 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005386:	f7fe fa81 	bl	800388c <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	2b02      	cmp	r3, #2
 8005392:	d901      	bls.n	8005398 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005394:	2303      	movs	r3, #3
 8005396:	e1a8      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005398:	4b2b      	ldr	r3, [pc, #172]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0f0      	beq.n	8005386 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053a4:	4b28      	ldr	r3, [pc, #160]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	691b      	ldr	r3, [r3, #16]
 80053b0:	00db      	lsls	r3, r3, #3
 80053b2:	4925      	ldr	r1, [pc, #148]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80053b4:	4313      	orrs	r3, r2
 80053b6:	600b      	str	r3, [r1, #0]
 80053b8:	e015      	b.n	80053e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ba:	4b24      	ldr	r3, [pc, #144]	; (800544c <HAL_RCC_OscConfig+0x244>)
 80053bc:	2200      	movs	r2, #0
 80053be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053c0:	f7fe fa64 	bl	800388c <HAL_GetTick>
 80053c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053c6:	e008      	b.n	80053da <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053c8:	f7fe fa60 	bl	800388c <HAL_GetTick>
 80053cc:	4602      	mov	r2, r0
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e187      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053da:	4b1b      	ldr	r3, [pc, #108]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1f0      	bne.n	80053c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0308 	and.w	r3, r3, #8
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d036      	beq.n	8005460 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d016      	beq.n	8005428 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053fa:	4b15      	ldr	r3, [pc, #84]	; (8005450 <HAL_RCC_OscConfig+0x248>)
 80053fc:	2201      	movs	r2, #1
 80053fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005400:	f7fe fa44 	bl	800388c <HAL_GetTick>
 8005404:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005406:	e008      	b.n	800541a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005408:	f7fe fa40 	bl	800388c <HAL_GetTick>
 800540c:	4602      	mov	r2, r0
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	2b02      	cmp	r3, #2
 8005414:	d901      	bls.n	800541a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e167      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800541a:	4b0b      	ldr	r3, [pc, #44]	; (8005448 <HAL_RCC_OscConfig+0x240>)
 800541c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d0f0      	beq.n	8005408 <HAL_RCC_OscConfig+0x200>
 8005426:	e01b      	b.n	8005460 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005428:	4b09      	ldr	r3, [pc, #36]	; (8005450 <HAL_RCC_OscConfig+0x248>)
 800542a:	2200      	movs	r2, #0
 800542c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800542e:	f7fe fa2d 	bl	800388c <HAL_GetTick>
 8005432:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005434:	e00e      	b.n	8005454 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005436:	f7fe fa29 	bl	800388c <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d907      	bls.n	8005454 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e150      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
 8005448:	40023800 	.word	0x40023800
 800544c:	42470000 	.word	0x42470000
 8005450:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005454:	4b88      	ldr	r3, [pc, #544]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005456:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005458:	f003 0302 	and.w	r3, r3, #2
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1ea      	bne.n	8005436 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0304 	and.w	r3, r3, #4
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 8097 	beq.w	800559c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800546e:	2300      	movs	r3, #0
 8005470:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005472:	4b81      	ldr	r3, [pc, #516]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10f      	bne.n	800549e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800547e:	2300      	movs	r3, #0
 8005480:	60bb      	str	r3, [r7, #8]
 8005482:	4b7d      	ldr	r3, [pc, #500]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005486:	4a7c      	ldr	r2, [pc, #496]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800548c:	6413      	str	r3, [r2, #64]	; 0x40
 800548e:	4b7a      	ldr	r3, [pc, #488]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005496:	60bb      	str	r3, [r7, #8]
 8005498:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800549a:	2301      	movs	r3, #1
 800549c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800549e:	4b77      	ldr	r3, [pc, #476]	; (800567c <HAL_RCC_OscConfig+0x474>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d118      	bne.n	80054dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054aa:	4b74      	ldr	r3, [pc, #464]	; (800567c <HAL_RCC_OscConfig+0x474>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a73      	ldr	r2, [pc, #460]	; (800567c <HAL_RCC_OscConfig+0x474>)
 80054b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054b6:	f7fe f9e9 	bl	800388c <HAL_GetTick>
 80054ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054bc:	e008      	b.n	80054d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054be:	f7fe f9e5 	bl	800388c <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d901      	bls.n	80054d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e10c      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d0:	4b6a      	ldr	r3, [pc, #424]	; (800567c <HAL_RCC_OscConfig+0x474>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d0f0      	beq.n	80054be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d106      	bne.n	80054f2 <HAL_RCC_OscConfig+0x2ea>
 80054e4:	4b64      	ldr	r3, [pc, #400]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 80054e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054e8:	4a63      	ldr	r2, [pc, #396]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 80054ea:	f043 0301 	orr.w	r3, r3, #1
 80054ee:	6713      	str	r3, [r2, #112]	; 0x70
 80054f0:	e01c      	b.n	800552c <HAL_RCC_OscConfig+0x324>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	2b05      	cmp	r3, #5
 80054f8:	d10c      	bne.n	8005514 <HAL_RCC_OscConfig+0x30c>
 80054fa:	4b5f      	ldr	r3, [pc, #380]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 80054fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054fe:	4a5e      	ldr	r2, [pc, #376]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005500:	f043 0304 	orr.w	r3, r3, #4
 8005504:	6713      	str	r3, [r2, #112]	; 0x70
 8005506:	4b5c      	ldr	r3, [pc, #368]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550a:	4a5b      	ldr	r2, [pc, #364]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 800550c:	f043 0301 	orr.w	r3, r3, #1
 8005510:	6713      	str	r3, [r2, #112]	; 0x70
 8005512:	e00b      	b.n	800552c <HAL_RCC_OscConfig+0x324>
 8005514:	4b58      	ldr	r3, [pc, #352]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005518:	4a57      	ldr	r2, [pc, #348]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 800551a:	f023 0301 	bic.w	r3, r3, #1
 800551e:	6713      	str	r3, [r2, #112]	; 0x70
 8005520:	4b55      	ldr	r3, [pc, #340]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005524:	4a54      	ldr	r2, [pc, #336]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005526:	f023 0304 	bic.w	r3, r3, #4
 800552a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d015      	beq.n	8005560 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005534:	f7fe f9aa 	bl	800388c <HAL_GetTick>
 8005538:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800553a:	e00a      	b.n	8005552 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800553c:	f7fe f9a6 	bl	800388c <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	f241 3288 	movw	r2, #5000	; 0x1388
 800554a:	4293      	cmp	r3, r2
 800554c:	d901      	bls.n	8005552 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e0cb      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005552:	4b49      	ldr	r3, [pc, #292]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d0ee      	beq.n	800553c <HAL_RCC_OscConfig+0x334>
 800555e:	e014      	b.n	800558a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005560:	f7fe f994 	bl	800388c <HAL_GetTick>
 8005564:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005566:	e00a      	b.n	800557e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005568:	f7fe f990 	bl	800388c <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	f241 3288 	movw	r2, #5000	; 0x1388
 8005576:	4293      	cmp	r3, r2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e0b5      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800557e:	4b3e      	ldr	r3, [pc, #248]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1ee      	bne.n	8005568 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800558a:	7dfb      	ldrb	r3, [r7, #23]
 800558c:	2b01      	cmp	r3, #1
 800558e:	d105      	bne.n	800559c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005590:	4b39      	ldr	r3, [pc, #228]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005594:	4a38      	ldr	r2, [pc, #224]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005596:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800559a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	f000 80a1 	beq.w	80056e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055a6:	4b34      	ldr	r3, [pc, #208]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
 80055ae:	2b08      	cmp	r3, #8
 80055b0:	d05c      	beq.n	800566c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d141      	bne.n	800563e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ba:	4b31      	ldr	r3, [pc, #196]	; (8005680 <HAL_RCC_OscConfig+0x478>)
 80055bc:	2200      	movs	r2, #0
 80055be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c0:	f7fe f964 	bl	800388c <HAL_GetTick>
 80055c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055c6:	e008      	b.n	80055da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055c8:	f7fe f960 	bl	800388c <HAL_GetTick>
 80055cc:	4602      	mov	r2, r0
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	2b02      	cmp	r3, #2
 80055d4:	d901      	bls.n	80055da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80055d6:	2303      	movs	r3, #3
 80055d8:	e087      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055da:	4b27      	ldr	r3, [pc, #156]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1f0      	bne.n	80055c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	69da      	ldr	r2, [r3, #28]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6a1b      	ldr	r3, [r3, #32]
 80055ee:	431a      	orrs	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f4:	019b      	lsls	r3, r3, #6
 80055f6:	431a      	orrs	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055fc:	085b      	lsrs	r3, r3, #1
 80055fe:	3b01      	subs	r3, #1
 8005600:	041b      	lsls	r3, r3, #16
 8005602:	431a      	orrs	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005608:	061b      	lsls	r3, r3, #24
 800560a:	491b      	ldr	r1, [pc, #108]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 800560c:	4313      	orrs	r3, r2
 800560e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005610:	4b1b      	ldr	r3, [pc, #108]	; (8005680 <HAL_RCC_OscConfig+0x478>)
 8005612:	2201      	movs	r2, #1
 8005614:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005616:	f7fe f939 	bl	800388c <HAL_GetTick>
 800561a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800561c:	e008      	b.n	8005630 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800561e:	f7fe f935 	bl	800388c <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d901      	bls.n	8005630 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e05c      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005630:	4b11      	ldr	r3, [pc, #68]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d0f0      	beq.n	800561e <HAL_RCC_OscConfig+0x416>
 800563c:	e054      	b.n	80056e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800563e:	4b10      	ldr	r3, [pc, #64]	; (8005680 <HAL_RCC_OscConfig+0x478>)
 8005640:	2200      	movs	r2, #0
 8005642:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005644:	f7fe f922 	bl	800388c <HAL_GetTick>
 8005648:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800564a:	e008      	b.n	800565e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800564c:	f7fe f91e 	bl	800388c <HAL_GetTick>
 8005650:	4602      	mov	r2, r0
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	2b02      	cmp	r3, #2
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e045      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800565e:	4b06      	ldr	r3, [pc, #24]	; (8005678 <HAL_RCC_OscConfig+0x470>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1f0      	bne.n	800564c <HAL_RCC_OscConfig+0x444>
 800566a:	e03d      	b.n	80056e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	699b      	ldr	r3, [r3, #24]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d107      	bne.n	8005684 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e038      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
 8005678:	40023800 	.word	0x40023800
 800567c:	40007000 	.word	0x40007000
 8005680:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005684:	4b1b      	ldr	r3, [pc, #108]	; (80056f4 <HAL_RCC_OscConfig+0x4ec>)
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	2b01      	cmp	r3, #1
 8005690:	d028      	beq.n	80056e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800569c:	429a      	cmp	r2, r3
 800569e:	d121      	bne.n	80056e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d11a      	bne.n	80056e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80056b4:	4013      	ands	r3, r2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80056ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056bc:	4293      	cmp	r3, r2
 80056be:	d111      	bne.n	80056e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ca:	085b      	lsrs	r3, r3, #1
 80056cc:	3b01      	subs	r3, #1
 80056ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d107      	bne.n	80056e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d001      	beq.n	80056e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e000      	b.n	80056ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3718      	adds	r7, #24
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40023800 	.word	0x40023800

080056f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
 8005700:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e0cc      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800570c:	4b68      	ldr	r3, [pc, #416]	; (80058b0 <HAL_RCC_ClockConfig+0x1b8>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 030f 	and.w	r3, r3, #15
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d90c      	bls.n	8005734 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b65      	ldr	r3, [pc, #404]	; (80058b0 <HAL_RCC_ClockConfig+0x1b8>)
 800571c:	683a      	ldr	r2, [r7, #0]
 800571e:	b2d2      	uxtb	r2, r2
 8005720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005722:	4b63      	ldr	r3, [pc, #396]	; (80058b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f003 030f 	and.w	r3, r3, #15
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	429a      	cmp	r2, r3
 800572e:	d001      	beq.n	8005734 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e0b8      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0302 	and.w	r3, r3, #2
 800573c:	2b00      	cmp	r3, #0
 800573e:	d020      	beq.n	8005782 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0304 	and.w	r3, r3, #4
 8005748:	2b00      	cmp	r3, #0
 800574a:	d005      	beq.n	8005758 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800574c:	4b59      	ldr	r3, [pc, #356]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	4a58      	ldr	r2, [pc, #352]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005752:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005756:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b00      	cmp	r3, #0
 8005762:	d005      	beq.n	8005770 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005764:	4b53      	ldr	r3, [pc, #332]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	4a52      	ldr	r2, [pc, #328]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800576a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800576e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005770:	4b50      	ldr	r3, [pc, #320]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	494d      	ldr	r1, [pc, #308]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800577e:	4313      	orrs	r3, r2
 8005780:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d044      	beq.n	8005818 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d107      	bne.n	80057a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005796:	4b47      	ldr	r3, [pc, #284]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d119      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e07f      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	2b02      	cmp	r3, #2
 80057ac:	d003      	beq.n	80057b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057b2:	2b03      	cmp	r3, #3
 80057b4:	d107      	bne.n	80057c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057b6:	4b3f      	ldr	r3, [pc, #252]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d109      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e06f      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c6:	4b3b      	ldr	r3, [pc, #236]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 0302 	and.w	r3, r3, #2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e067      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80057d6:	4b37      	ldr	r3, [pc, #220]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f023 0203 	bic.w	r2, r3, #3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	4934      	ldr	r1, [pc, #208]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 80057e4:	4313      	orrs	r3, r2
 80057e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80057e8:	f7fe f850 	bl	800388c <HAL_GetTick>
 80057ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ee:	e00a      	b.n	8005806 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057f0:	f7fe f84c 	bl	800388c <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80057fe:	4293      	cmp	r3, r2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e04f      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005806:	4b2b      	ldr	r3, [pc, #172]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 020c 	and.w	r2, r3, #12
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	429a      	cmp	r2, r3
 8005816:	d1eb      	bne.n	80057f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005818:	4b25      	ldr	r3, [pc, #148]	; (80058b0 <HAL_RCC_ClockConfig+0x1b8>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 030f 	and.w	r3, r3, #15
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d20c      	bcs.n	8005840 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005826:	4b22      	ldr	r3, [pc, #136]	; (80058b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005828:	683a      	ldr	r2, [r7, #0]
 800582a:	b2d2      	uxtb	r2, r2
 800582c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800582e:	4b20      	ldr	r3, [pc, #128]	; (80058b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 030f 	and.w	r3, r3, #15
 8005836:	683a      	ldr	r2, [r7, #0]
 8005838:	429a      	cmp	r2, r3
 800583a:	d001      	beq.n	8005840 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e032      	b.n	80058a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0304 	and.w	r3, r3, #4
 8005848:	2b00      	cmp	r3, #0
 800584a:	d008      	beq.n	800585e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800584c:	4b19      	ldr	r3, [pc, #100]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800584e:	689b      	ldr	r3, [r3, #8]
 8005850:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	4916      	ldr	r1, [pc, #88]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800585a:	4313      	orrs	r3, r2
 800585c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b00      	cmp	r3, #0
 8005868:	d009      	beq.n	800587e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800586a:	4b12      	ldr	r3, [pc, #72]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	00db      	lsls	r3, r3, #3
 8005878:	490e      	ldr	r1, [pc, #56]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 800587a:	4313      	orrs	r3, r2
 800587c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800587e:	f000 f821 	bl	80058c4 <HAL_RCC_GetSysClockFreq>
 8005882:	4602      	mov	r2, r0
 8005884:	4b0b      	ldr	r3, [pc, #44]	; (80058b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	091b      	lsrs	r3, r3, #4
 800588a:	f003 030f 	and.w	r3, r3, #15
 800588e:	490a      	ldr	r1, [pc, #40]	; (80058b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005890:	5ccb      	ldrb	r3, [r1, r3]
 8005892:	fa22 f303 	lsr.w	r3, r2, r3
 8005896:	4a09      	ldr	r2, [pc, #36]	; (80058bc <HAL_RCC_ClockConfig+0x1c4>)
 8005898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800589a:	4b09      	ldr	r3, [pc, #36]	; (80058c0 <HAL_RCC_ClockConfig+0x1c8>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4618      	mov	r0, r3
 80058a0:	f7fd ffb0 	bl	8003804 <HAL_InitTick>

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	40023c00 	.word	0x40023c00
 80058b4:	40023800 	.word	0x40023800
 80058b8:	0800a7e8 	.word	0x0800a7e8
 80058bc:	20000118 	.word	0x20000118
 80058c0:	20000120 	.word	0x20000120

080058c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058c8:	b094      	sub	sp, #80	; 0x50
 80058ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80058cc:	2300      	movs	r3, #0
 80058ce:	647b      	str	r3, [r7, #68]	; 0x44
 80058d0:	2300      	movs	r3, #0
 80058d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058d4:	2300      	movs	r3, #0
 80058d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80058d8:	2300      	movs	r3, #0
 80058da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058dc:	4b79      	ldr	r3, [pc, #484]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d00d      	beq.n	8005904 <HAL_RCC_GetSysClockFreq+0x40>
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	f200 80e1 	bhi.w	8005ab0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d002      	beq.n	80058f8 <HAL_RCC_GetSysClockFreq+0x34>
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d003      	beq.n	80058fe <HAL_RCC_GetSysClockFreq+0x3a>
 80058f6:	e0db      	b.n	8005ab0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80058f8:	4b73      	ldr	r3, [pc, #460]	; (8005ac8 <HAL_RCC_GetSysClockFreq+0x204>)
 80058fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80058fc:	e0db      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80058fe:	4b73      	ldr	r3, [pc, #460]	; (8005acc <HAL_RCC_GetSysClockFreq+0x208>)
 8005900:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005902:	e0d8      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005904:	4b6f      	ldr	r3, [pc, #444]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800590c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800590e:	4b6d      	ldr	r3, [pc, #436]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d063      	beq.n	80059e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800591a:	4b6a      	ldr	r3, [pc, #424]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	099b      	lsrs	r3, r3, #6
 8005920:	2200      	movs	r2, #0
 8005922:	63bb      	str	r3, [r7, #56]	; 0x38
 8005924:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005928:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800592c:	633b      	str	r3, [r7, #48]	; 0x30
 800592e:	2300      	movs	r3, #0
 8005930:	637b      	str	r3, [r7, #52]	; 0x34
 8005932:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005936:	4622      	mov	r2, r4
 8005938:	462b      	mov	r3, r5
 800593a:	f04f 0000 	mov.w	r0, #0
 800593e:	f04f 0100 	mov.w	r1, #0
 8005942:	0159      	lsls	r1, r3, #5
 8005944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005948:	0150      	lsls	r0, r2, #5
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	4621      	mov	r1, r4
 8005950:	1a51      	subs	r1, r2, r1
 8005952:	6139      	str	r1, [r7, #16]
 8005954:	4629      	mov	r1, r5
 8005956:	eb63 0301 	sbc.w	r3, r3, r1
 800595a:	617b      	str	r3, [r7, #20]
 800595c:	f04f 0200 	mov.w	r2, #0
 8005960:	f04f 0300 	mov.w	r3, #0
 8005964:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005968:	4659      	mov	r1, fp
 800596a:	018b      	lsls	r3, r1, #6
 800596c:	4651      	mov	r1, sl
 800596e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005972:	4651      	mov	r1, sl
 8005974:	018a      	lsls	r2, r1, #6
 8005976:	4651      	mov	r1, sl
 8005978:	ebb2 0801 	subs.w	r8, r2, r1
 800597c:	4659      	mov	r1, fp
 800597e:	eb63 0901 	sbc.w	r9, r3, r1
 8005982:	f04f 0200 	mov.w	r2, #0
 8005986:	f04f 0300 	mov.w	r3, #0
 800598a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800598e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005996:	4690      	mov	r8, r2
 8005998:	4699      	mov	r9, r3
 800599a:	4623      	mov	r3, r4
 800599c:	eb18 0303 	adds.w	r3, r8, r3
 80059a0:	60bb      	str	r3, [r7, #8]
 80059a2:	462b      	mov	r3, r5
 80059a4:	eb49 0303 	adc.w	r3, r9, r3
 80059a8:	60fb      	str	r3, [r7, #12]
 80059aa:	f04f 0200 	mov.w	r2, #0
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80059b6:	4629      	mov	r1, r5
 80059b8:	024b      	lsls	r3, r1, #9
 80059ba:	4621      	mov	r1, r4
 80059bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80059c0:	4621      	mov	r1, r4
 80059c2:	024a      	lsls	r2, r1, #9
 80059c4:	4610      	mov	r0, r2
 80059c6:	4619      	mov	r1, r3
 80059c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ca:	2200      	movs	r2, #0
 80059cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80059ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80059d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80059d4:	f7fa fc5c 	bl	8000290 <__aeabi_uldivmod>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	4613      	mov	r3, r2
 80059de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059e0:	e058      	b.n	8005a94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059e2:	4b38      	ldr	r3, [pc, #224]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	099b      	lsrs	r3, r3, #6
 80059e8:	2200      	movs	r2, #0
 80059ea:	4618      	mov	r0, r3
 80059ec:	4611      	mov	r1, r2
 80059ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80059f2:	623b      	str	r3, [r7, #32]
 80059f4:	2300      	movs	r3, #0
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
 80059f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80059fc:	4642      	mov	r2, r8
 80059fe:	464b      	mov	r3, r9
 8005a00:	f04f 0000 	mov.w	r0, #0
 8005a04:	f04f 0100 	mov.w	r1, #0
 8005a08:	0159      	lsls	r1, r3, #5
 8005a0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a0e:	0150      	lsls	r0, r2, #5
 8005a10:	4602      	mov	r2, r0
 8005a12:	460b      	mov	r3, r1
 8005a14:	4641      	mov	r1, r8
 8005a16:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a1a:	4649      	mov	r1, r9
 8005a1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a20:	f04f 0200 	mov.w	r2, #0
 8005a24:	f04f 0300 	mov.w	r3, #0
 8005a28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a34:	ebb2 040a 	subs.w	r4, r2, sl
 8005a38:	eb63 050b 	sbc.w	r5, r3, fp
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	f04f 0300 	mov.w	r3, #0
 8005a44:	00eb      	lsls	r3, r5, #3
 8005a46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a4a:	00e2      	lsls	r2, r4, #3
 8005a4c:	4614      	mov	r4, r2
 8005a4e:	461d      	mov	r5, r3
 8005a50:	4643      	mov	r3, r8
 8005a52:	18e3      	adds	r3, r4, r3
 8005a54:	603b      	str	r3, [r7, #0]
 8005a56:	464b      	mov	r3, r9
 8005a58:	eb45 0303 	adc.w	r3, r5, r3
 8005a5c:	607b      	str	r3, [r7, #4]
 8005a5e:	f04f 0200 	mov.w	r2, #0
 8005a62:	f04f 0300 	mov.w	r3, #0
 8005a66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	028b      	lsls	r3, r1, #10
 8005a6e:	4621      	mov	r1, r4
 8005a70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a74:	4621      	mov	r1, r4
 8005a76:	028a      	lsls	r2, r1, #10
 8005a78:	4610      	mov	r0, r2
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a7e:	2200      	movs	r2, #0
 8005a80:	61bb      	str	r3, [r7, #24]
 8005a82:	61fa      	str	r2, [r7, #28]
 8005a84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a88:	f7fa fc02 	bl	8000290 <__aeabi_uldivmod>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	460b      	mov	r3, r1
 8005a90:	4613      	mov	r3, r2
 8005a92:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a94:	4b0b      	ldr	r3, [pc, #44]	; (8005ac4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	0c1b      	lsrs	r3, r3, #16
 8005a9a:	f003 0303 	and.w	r3, r3, #3
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	005b      	lsls	r3, r3, #1
 8005aa2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005aa4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005aa6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005aae:	e002      	b.n	8005ab6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ab0:	4b05      	ldr	r3, [pc, #20]	; (8005ac8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005ab2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3750      	adds	r7, #80	; 0x50
 8005abc:	46bd      	mov	sp, r7
 8005abe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	00f42400 	.word	0x00f42400
 8005acc:	007a1200 	.word	0x007a1200

08005ad0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ad4:	4b03      	ldr	r3, [pc, #12]	; (8005ae4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	20000118 	.word	0x20000118

08005ae8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005aec:	f7ff fff0 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 8005af0:	4602      	mov	r2, r0
 8005af2:	4b05      	ldr	r3, [pc, #20]	; (8005b08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	0a9b      	lsrs	r3, r3, #10
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	4903      	ldr	r1, [pc, #12]	; (8005b0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005afe:	5ccb      	ldrb	r3, [r1, r3]
 8005b00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	40023800 	.word	0x40023800
 8005b0c:	0800a7f8 	.word	0x0800a7f8

08005b10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b14:	f7ff ffdc 	bl	8005ad0 <HAL_RCC_GetHCLKFreq>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	4b05      	ldr	r3, [pc, #20]	; (8005b30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	0b5b      	lsrs	r3, r3, #13
 8005b20:	f003 0307 	and.w	r3, r3, #7
 8005b24:	4903      	ldr	r1, [pc, #12]	; (8005b34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b26:	5ccb      	ldrb	r3, [r1, r3]
 8005b28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	40023800 	.word	0x40023800
 8005b34:	0800a7f8 	.word	0x0800a7f8

08005b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b40:	2300      	movs	r3, #0
 8005b42:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005b44:	2300      	movs	r3, #0
 8005b46:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0301 	and.w	r3, r3, #1
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d10b      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d105      	bne.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d075      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005b6c:	4b91      	ldr	r3, [pc, #580]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005b6e:	2200      	movs	r2, #0
 8005b70:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b72:	f7fd fe8b 	bl	800388c <HAL_GetTick>
 8005b76:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b78:	e008      	b.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b7a:	f7fd fe87 	bl	800388c <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d901      	bls.n	8005b8c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e189      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b8c:	4b8a      	ldr	r3, [pc, #552]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d1f0      	bne.n	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d009      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	019a      	lsls	r2, r3, #6
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	071b      	lsls	r3, r3, #28
 8005bb0:	4981      	ldr	r1, [pc, #516]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01f      	beq.n	8005c04 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005bc4:	4b7c      	ldr	r3, [pc, #496]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bca:	0f1b      	lsrs	r3, r3, #28
 8005bcc:	f003 0307 	and.w	r3, r3, #7
 8005bd0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	019a      	lsls	r2, r3, #6
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	061b      	lsls	r3, r3, #24
 8005bde:	431a      	orrs	r2, r3
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	071b      	lsls	r3, r3, #28
 8005be4:	4974      	ldr	r1, [pc, #464]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005bec:	4b72      	ldr	r3, [pc, #456]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bf2:	f023 021f 	bic.w	r2, r3, #31
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69db      	ldr	r3, [r3, #28]
 8005bfa:	3b01      	subs	r3, #1
 8005bfc:	496e      	ldr	r1, [pc, #440]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d00d      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	019a      	lsls	r2, r3, #6
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	061b      	lsls	r3, r3, #24
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	071b      	lsls	r3, r3, #28
 8005c24:	4964      	ldr	r1, [pc, #400]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c2c:	4b61      	ldr	r3, [pc, #388]	; (8005db4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005c2e:	2201      	movs	r2, #1
 8005c30:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c32:	f7fd fe2b 	bl	800388c <HAL_GetTick>
 8005c36:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c38:	e008      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c3a:	f7fd fe27 	bl	800388c <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b02      	cmp	r3, #2
 8005c46:	d901      	bls.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e129      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c4c:	4b5a      	ldr	r3, [pc, #360]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0f0      	beq.n	8005c3a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0304 	and.w	r3, r3, #4
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d105      	bne.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d079      	beq.n	8005d64 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005c70:	4b52      	ldr	r3, [pc, #328]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c76:	f7fd fe09 	bl	800388c <HAL_GetTick>
 8005c7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c7c:	e008      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005c7e:	f7fd fe05 	bl	800388c <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d901      	bls.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c8c:	2303      	movs	r3, #3
 8005c8e:	e107      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005c90:	4b49      	ldr	r3, [pc, #292]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c9c:	d0ef      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0304 	and.w	r3, r3, #4
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d020      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005caa:	4b43      	ldr	r3, [pc, #268]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cb0:	0f1b      	lsrs	r3, r3, #28
 8005cb2:	f003 0307 	and.w	r3, r3, #7
 8005cb6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	691b      	ldr	r3, [r3, #16]
 8005cbc:	019a      	lsls	r2, r3, #6
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	061b      	lsls	r3, r3, #24
 8005cc4:	431a      	orrs	r2, r3
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	071b      	lsls	r3, r3, #28
 8005cca:	493b      	ldr	r1, [pc, #236]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005cd2:	4b39      	ldr	r3, [pc, #228]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005cd8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	021b      	lsls	r3, r3, #8
 8005ce4:	4934      	ldr	r1, [pc, #208]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d01e      	beq.n	8005d36 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005cf8:	4b2f      	ldr	r3, [pc, #188]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cfe:	0e1b      	lsrs	r3, r3, #24
 8005d00:	f003 030f 	and.w	r3, r3, #15
 8005d04:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	019a      	lsls	r2, r3, #6
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	061b      	lsls	r3, r3, #24
 8005d10:	431a      	orrs	r2, r3
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	699b      	ldr	r3, [r3, #24]
 8005d16:	071b      	lsls	r3, r3, #28
 8005d18:	4927      	ldr	r1, [pc, #156]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005d20:	4b25      	ldr	r3, [pc, #148]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	4922      	ldr	r1, [pc, #136]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d30:	4313      	orrs	r3, r2
 8005d32:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005d36:	4b21      	ldr	r3, [pc, #132]	; (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d3c:	f7fd fda6 	bl	800388c <HAL_GetTick>
 8005d40:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d42:	e008      	b.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005d44:	f7fd fda2 	bl	800388c <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e0a4      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005d56:	4b18      	ldr	r3, [pc, #96]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d62:	d1ef      	bne.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0320 	and.w	r3, r3, #32
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f000 808b 	beq.w	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005d72:	2300      	movs	r3, #0
 8005d74:	60fb      	str	r3, [r7, #12]
 8005d76:	4b10      	ldr	r3, [pc, #64]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d7a:	4a0f      	ldr	r2, [pc, #60]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d80:	6413      	str	r3, [r2, #64]	; 0x40
 8005d82:	4b0d      	ldr	r3, [pc, #52]	; (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d8a:	60fb      	str	r3, [r7, #12]
 8005d8c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005d8e:	4b0c      	ldr	r3, [pc, #48]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a0b      	ldr	r2, [pc, #44]	; (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d98:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005d9a:	f7fd fd77 	bl	800388c <HAL_GetTick>
 8005d9e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005da0:	e010      	b.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005da2:	f7fd fd73 	bl	800388c <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d909      	bls.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e075      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005db4:	42470068 	.word	0x42470068
 8005db8:	40023800 	.word	0x40023800
 8005dbc:	42470070 	.word	0x42470070
 8005dc0:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005dc4:	4b38      	ldr	r3, [pc, #224]	; (8005ea8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d0e8      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005dd0:	4b36      	ldr	r3, [pc, #216]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dd8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d02f      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d028      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005dee:	4b2f      	ldr	r3, [pc, #188]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005df6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005df8:	4b2d      	ldr	r3, [pc, #180]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005dfe:	4b2c      	ldr	r3, [pc, #176]	; (8005eb0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005e00:	2200      	movs	r2, #0
 8005e02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005e04:	4a29      	ldr	r2, [pc, #164]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005e0a:	4b28      	ldr	r3, [pc, #160]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d114      	bne.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005e16:	f7fd fd39 	bl	800388c <HAL_GetTick>
 8005e1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e1c:	e00a      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e1e:	f7fd fd35 	bl	800388c <HAL_GetTick>
 8005e22:	4602      	mov	r2, r0
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d901      	bls.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	e035      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e34:	4b1d      	ldr	r3, [pc, #116]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d0ee      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e48:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e4c:	d10d      	bne.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005e4e:	4b17      	ldr	r3, [pc, #92]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e62:	4912      	ldr	r1, [pc, #72]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	608b      	str	r3, [r1, #8]
 8005e68:	e005      	b.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005e6a:	4b10      	ldr	r3, [pc, #64]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	4a0f      	ldr	r2, [pc, #60]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e70:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005e74:	6093      	str	r3, [r2, #8]
 8005e76:	4b0d      	ldr	r3, [pc, #52]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e78:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e82:	490a      	ldr	r1, [pc, #40]	; (8005eac <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005e84:	4313      	orrs	r3, r2
 8005e86:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0310 	and.w	r3, r3, #16
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d004      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005e9a:	4b06      	ldr	r3, [pc, #24]	; (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005e9c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005e9e:	2300      	movs	r3, #0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3718      	adds	r7, #24
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}
 8005ea8:	40007000 	.word	0x40007000
 8005eac:	40023800 	.word	0x40023800
 8005eb0:	42470e40 	.word	0x42470e40
 8005eb4:	424711e0 	.word	0x424711e0

08005eb8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d101      	bne.n	8005ece <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e066      	b.n	8005f9c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	7f5b      	ldrb	r3, [r3, #29]
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d105      	bne.n	8005ee4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7fb fec6 	bl	8001c70 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	22ca      	movs	r2, #202	; 0xca
 8005ef0:	625a      	str	r2, [r3, #36]	; 0x24
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2253      	movs	r2, #83	; 0x53
 8005ef8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fa45 	bl	800638a <RTC_EnterInitMode>
 8005f00:	4603      	mov	r3, r0
 8005f02:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d12c      	bne.n	8005f64 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	689b      	ldr	r3, [r3, #8]
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	6812      	ldr	r2, [r2, #0]
 8005f14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005f18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f1c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	6899      	ldr	r1, [r3, #8]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685a      	ldr	r2, [r3, #4]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	431a      	orrs	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	695b      	ldr	r3, [r3, #20]
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	68d2      	ldr	r2, [r2, #12]
 8005f44:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	6919      	ldr	r1, [r3, #16]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	041a      	lsls	r2, r3, #16
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa4c 	bl	80063f8 <RTC_ExitInitMode>
 8005f60:	4603      	mov	r3, r0
 8005f62:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005f64:	7bfb      	ldrb	r3, [r7, #15]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d113      	bne.n	8005f92 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005f78:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	699a      	ldr	r2, [r3, #24]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	22ff      	movs	r2, #255	; 0xff
 8005f98:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8005f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005fa4:	b590      	push	{r4, r7, lr}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	7f1b      	ldrb	r3, [r3, #28]
 8005fb8:	2b01      	cmp	r3, #1
 8005fba:	d101      	bne.n	8005fc0 <HAL_RTC_SetTime+0x1c>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	e087      	b.n	80060d0 <HAL_RTC_SetTime+0x12c>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2201      	movs	r2, #1
 8005fc4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d126      	bne.n	8006020 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	689b      	ldr	r3, [r3, #8]
 8005fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d102      	bne.n	8005fe6 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 fa29 	bl	8006442 <RTC_ByteToBcd2>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	785b      	ldrb	r3, [r3, #1]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f000 fa22 	bl	8006442 <RTC_ByteToBcd2>
 8005ffe:	4603      	mov	r3, r0
 8006000:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006002:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	789b      	ldrb	r3, [r3, #2]
 8006008:	4618      	mov	r0, r3
 800600a:	f000 fa1a 	bl	8006442 <RTC_ByteToBcd2>
 800600e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006010:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	78db      	ldrb	r3, [r3, #3]
 8006018:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800601a:	4313      	orrs	r3, r2
 800601c:	617b      	str	r3, [r7, #20]
 800601e:	e018      	b.n	8006052 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800602a:	2b00      	cmp	r3, #0
 800602c:	d102      	bne.n	8006034 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800602e:	68bb      	ldr	r3, [r7, #8]
 8006030:	2200      	movs	r2, #0
 8006032:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	781b      	ldrb	r3, [r3, #0]
 8006038:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	785b      	ldrb	r3, [r3, #1]
 800603e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006040:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006042:	68ba      	ldr	r2, [r7, #8]
 8006044:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006046:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	78db      	ldrb	r3, [r3, #3]
 800604c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800604e:	4313      	orrs	r3, r2
 8006050:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	22ca      	movs	r2, #202	; 0xca
 8006058:	625a      	str	r2, [r3, #36]	; 0x24
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2253      	movs	r2, #83	; 0x53
 8006060:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006062:	68f8      	ldr	r0, [r7, #12]
 8006064:	f000 f991 	bl	800638a <RTC_EnterInitMode>
 8006068:	4603      	mov	r3, r0
 800606a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800606c:	7cfb      	ldrb	r3, [r7, #19]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d120      	bne.n	80060b4 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800607c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006080:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006090:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	6899      	ldr	r1, [r3, #8]
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	68da      	ldr	r2, [r3, #12]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	431a      	orrs	r2, r3
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80060aa:	68f8      	ldr	r0, [r7, #12]
 80060ac:	f000 f9a4 	bl	80063f8 <RTC_ExitInitMode>
 80060b0:	4603      	mov	r3, r0
 80060b2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80060b4:	7cfb      	ldrb	r3, [r7, #19]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d102      	bne.n	80060c0 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2201      	movs	r2, #1
 80060be:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	22ff      	movs	r2, #255	; 0xff
 80060c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	771a      	strb	r2, [r3, #28]

  return status;
 80060ce:	7cfb      	ldrb	r3, [r7, #19]
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	371c      	adds	r7, #28
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd90      	pop	{r4, r7, pc}

080060d8 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b086      	sub	sp, #24
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80060ee:	68bb      	ldr	r3, [r7, #8]
 80060f0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	691b      	ldr	r3, [r3, #16]
 80060f8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800610a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800610e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	0c1b      	lsrs	r3, r3, #16
 8006114:	b2db      	uxtb	r3, r3
 8006116:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800611a:	b2da      	uxtb	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	b2db      	uxtb	r3, r3
 8006126:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800612a:	b2da      	uxtb	r2, r3
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	b2db      	uxtb	r3, r3
 8006134:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006138:	b2da      	uxtb	r2, r3
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	0d9b      	lsrs	r3, r3, #22
 8006142:	b2db      	uxtb	r3, r3
 8006144:	f003 0301 	and.w	r3, r3, #1
 8006148:	b2da      	uxtb	r2, r3
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d11a      	bne.n	800618a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	4618      	mov	r0, r3
 800615a:	f000 f98f 	bl	800647c <RTC_Bcd2ToByte>
 800615e:	4603      	mov	r3, r0
 8006160:	461a      	mov	r2, r3
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	785b      	ldrb	r3, [r3, #1]
 800616a:	4618      	mov	r0, r3
 800616c:	f000 f986 	bl	800647c <RTC_Bcd2ToByte>
 8006170:	4603      	mov	r3, r0
 8006172:	461a      	mov	r2, r3
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	789b      	ldrb	r3, [r3, #2]
 800617c:	4618      	mov	r0, r3
 800617e:	f000 f97d 	bl	800647c <RTC_Bcd2ToByte>
 8006182:	4603      	mov	r3, r0
 8006184:	461a      	mov	r2, r3
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800618a:	2300      	movs	r3, #0
}
 800618c:	4618      	mov	r0, r3
 800618e:	3718      	adds	r7, #24
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006194:	b590      	push	{r4, r7, lr}
 8006196:	b087      	sub	sp, #28
 8006198:	af00      	add	r7, sp, #0
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80061a0:	2300      	movs	r3, #0
 80061a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	7f1b      	ldrb	r3, [r3, #28]
 80061a8:	2b01      	cmp	r3, #1
 80061aa:	d101      	bne.n	80061b0 <HAL_RTC_SetDate+0x1c>
 80061ac:	2302      	movs	r3, #2
 80061ae:	e071      	b.n	8006294 <HAL_RTC_SetDate+0x100>
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2201      	movs	r2, #1
 80061b4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2202      	movs	r2, #2
 80061ba:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10e      	bne.n	80061e0 <HAL_RTC_SetDate+0x4c>
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	785b      	ldrb	r3, [r3, #1]
 80061c6:	f003 0310 	and.w	r3, r3, #16
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d008      	beq.n	80061e0 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	785b      	ldrb	r3, [r3, #1]
 80061d2:	f023 0310 	bic.w	r3, r3, #16
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	330a      	adds	r3, #10
 80061da:	b2da      	uxtb	r2, r3
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d11c      	bne.n	8006220 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	78db      	ldrb	r3, [r3, #3]
 80061ea:	4618      	mov	r0, r3
 80061ec:	f000 f929 	bl	8006442 <RTC_ByteToBcd2>
 80061f0:	4603      	mov	r3, r0
 80061f2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	785b      	ldrb	r3, [r3, #1]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f000 f922 	bl	8006442 <RTC_ByteToBcd2>
 80061fe:	4603      	mov	r3, r0
 8006200:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006202:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	789b      	ldrb	r3, [r3, #2]
 8006208:	4618      	mov	r0, r3
 800620a:	f000 f91a 	bl	8006442 <RTC_ByteToBcd2>
 800620e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006210:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800621a:	4313      	orrs	r3, r2
 800621c:	617b      	str	r3, [r7, #20]
 800621e:	e00e      	b.n	800623e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	78db      	ldrb	r3, [r3, #3]
 8006224:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800622c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006232:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	22ca      	movs	r2, #202	; 0xca
 8006244:	625a      	str	r2, [r3, #36]	; 0x24
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2253      	movs	r2, #83	; 0x53
 800624c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 f89b 	bl	800638a <RTC_EnterInitMode>
 8006254:	4603      	mov	r3, r0
 8006256:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006258:	7cfb      	ldrb	r3, [r7, #19]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10c      	bne.n	8006278 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006268:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800626c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 f8c2 	bl	80063f8 <RTC_ExitInitMode>
 8006274:	4603      	mov	r3, r0
 8006276:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006278:	7cfb      	ldrb	r3, [r7, #19]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d102      	bne.n	8006284 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	22ff      	movs	r2, #255	; 0xff
 800628a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	771a      	strb	r2, [r3, #28]

  return status;
 8006292:	7cfb      	ldrb	r3, [r7, #19]
}
 8006294:	4618      	mov	r0, r3
 8006296:	371c      	adds	r7, #28
 8006298:	46bd      	mov	sp, r7
 800629a:	bd90      	pop	{r4, r7, pc}

0800629c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	60b9      	str	r1, [r7, #8]
 80062a6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80062a8:	2300      	movs	r3, #0
 80062aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80062b6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80062ba:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	0c1b      	lsrs	r3, r3, #16
 80062c0:	b2da      	uxtb	r2, r3
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	0a1b      	lsrs	r3, r3, #8
 80062ca:	b2db      	uxtb	r3, r3
 80062cc:	f003 031f 	and.w	r3, r3, #31
 80062d0:	b2da      	uxtb	r2, r3
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	b2db      	uxtb	r3, r3
 80062da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	0b5b      	lsrs	r3, r3, #13
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 0307 	and.w	r3, r3, #7
 80062ee:	b2da      	uxtb	r2, r3
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d11a      	bne.n	8006330 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	78db      	ldrb	r3, [r3, #3]
 80062fe:	4618      	mov	r0, r3
 8006300:	f000 f8bc 	bl	800647c <RTC_Bcd2ToByte>
 8006304:	4603      	mov	r3, r0
 8006306:	461a      	mov	r2, r3
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	785b      	ldrb	r3, [r3, #1]
 8006310:	4618      	mov	r0, r3
 8006312:	f000 f8b3 	bl	800647c <RTC_Bcd2ToByte>
 8006316:	4603      	mov	r3, r0
 8006318:	461a      	mov	r2, r3
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	789b      	ldrb	r3, [r3, #2]
 8006322:	4618      	mov	r0, r3
 8006324:	f000 f8aa 	bl	800647c <RTC_Bcd2ToByte>
 8006328:	4603      	mov	r3, r0
 800632a:	461a      	mov	r2, r3
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006330:	2300      	movs	r3, #0
}
 8006332:	4618      	mov	r0, r3
 8006334:	3718      	adds	r7, #24
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b084      	sub	sp, #16
 800633e:	af00      	add	r7, sp, #0
 8006340:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006342:	2300      	movs	r3, #0
 8006344:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	68da      	ldr	r2, [r3, #12]
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006354:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006356:	f7fd fa99 	bl	800388c <HAL_GetTick>
 800635a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800635c:	e009      	b.n	8006372 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800635e:	f7fd fa95 	bl	800388c <HAL_GetTick>
 8006362:	4602      	mov	r2, r0
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800636c:	d901      	bls.n	8006372 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e007      	b.n	8006382 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0ee      	beq.n	800635e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	b084      	sub	sp, #16
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006392:	2300      	movs	r3, #0
 8006394:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006396:	2300      	movs	r3, #0
 8006398:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d122      	bne.n	80063ee <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68da      	ldr	r2, [r3, #12]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80063b6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063b8:	f7fd fa68 	bl	800388c <HAL_GetTick>
 80063bc:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80063be:	e00c      	b.n	80063da <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80063c0:	f7fd fa64 	bl	800388c <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063ce:	d904      	bls.n	80063da <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2204      	movs	r2, #4
 80063d4:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d102      	bne.n	80063ee <RTC_EnterInitMode+0x64>
 80063e8:	7bfb      	ldrb	r3, [r7, #15]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d1e8      	bne.n	80063c0 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80063ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006400:	2300      	movs	r3, #0
 8006402:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	68da      	ldr	r2, [r3, #12]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006412:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f003 0320 	and.w	r3, r3, #32
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10a      	bne.n	8006438 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f7ff ff89 	bl	800633a <HAL_RTC_WaitForSynchro>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d004      	beq.n	8006438 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2204      	movs	r2, #4
 8006432:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006434:	2301      	movs	r3, #1
 8006436:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006438:	7bfb      	ldrb	r3, [r7, #15]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006442:	b480      	push	{r7}
 8006444:	b085      	sub	sp, #20
 8006446:	af00      	add	r7, sp, #0
 8006448:	4603      	mov	r3, r0
 800644a:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 800644c:	2300      	movs	r3, #0
 800644e:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006450:	e005      	b.n	800645e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006452:	7bfb      	ldrb	r3, [r7, #15]
 8006454:	3301      	adds	r3, #1
 8006456:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006458:	79fb      	ldrb	r3, [r7, #7]
 800645a:	3b0a      	subs	r3, #10
 800645c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800645e:	79fb      	ldrb	r3, [r7, #7]
 8006460:	2b09      	cmp	r3, #9
 8006462:	d8f6      	bhi.n	8006452 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	b2da      	uxtb	r2, r3
 800646a:	79fb      	ldrb	r3, [r7, #7]
 800646c:	4313      	orrs	r3, r2
 800646e:	b2db      	uxtb	r3, r3
}
 8006470:	4618      	mov	r0, r3
 8006472:	3714      	adds	r7, #20
 8006474:	46bd      	mov	sp, r7
 8006476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647a:	4770      	bx	lr

0800647c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800647c:	b480      	push	{r7}
 800647e:	b085      	sub	sp, #20
 8006480:	af00      	add	r7, sp, #0
 8006482:	4603      	mov	r3, r0
 8006484:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006486:	2300      	movs	r3, #0
 8006488:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800648a:	79fb      	ldrb	r3, [r7, #7]
 800648c:	091b      	lsrs	r3, r3, #4
 800648e:	b2db      	uxtb	r3, r3
 8006490:	461a      	mov	r2, r3
 8006492:	0092      	lsls	r2, r2, #2
 8006494:	4413      	add	r3, r2
 8006496:	005b      	lsls	r3, r3, #1
 8006498:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 800649a:	79fb      	ldrb	r3, [r7, #7]
 800649c:	f003 030f 	and.w	r3, r3, #15
 80064a0:	b2da      	uxtb	r2, r3
 80064a2:	7bfb      	ldrb	r3, [r7, #15]
 80064a4:	4413      	add	r3, r2
 80064a6:	b2db      	uxtb	r3, r3
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3714      	adds	r7, #20
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d101      	bne.n	80064c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064c2:	2301      	movs	r3, #1
 80064c4:	e041      	b.n	800654a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d106      	bne.n	80064e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f7fb fc68 	bl	8001db0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2202      	movs	r2, #2
 80064e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681a      	ldr	r2, [r3, #0]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	3304      	adds	r3, #4
 80064f0:	4619      	mov	r1, r3
 80064f2:	4610      	mov	r0, r2
 80064f4:	f000 ffd4 	bl	80074a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006548:	2300      	movs	r3, #0
}
 800654a:	4618      	mov	r0, r3
 800654c:	3708      	adds	r7, #8
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
	...

08006554 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006562:	b2db      	uxtb	r3, r3
 8006564:	2b01      	cmp	r3, #1
 8006566:	d001      	beq.n	800656c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006568:	2301      	movs	r3, #1
 800656a:	e04e      	b.n	800660a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	68da      	ldr	r2, [r3, #12]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f042 0201 	orr.w	r2, r2, #1
 8006582:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a23      	ldr	r2, [pc, #140]	; (8006618 <HAL_TIM_Base_Start_IT+0xc4>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d022      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006596:	d01d      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a1f      	ldr	r2, [pc, #124]	; (800661c <HAL_TIM_Base_Start_IT+0xc8>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d018      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a1e      	ldr	r2, [pc, #120]	; (8006620 <HAL_TIM_Base_Start_IT+0xcc>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d013      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a1c      	ldr	r2, [pc, #112]	; (8006624 <HAL_TIM_Base_Start_IT+0xd0>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d00e      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a1b      	ldr	r2, [pc, #108]	; (8006628 <HAL_TIM_Base_Start_IT+0xd4>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d009      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a19      	ldr	r2, [pc, #100]	; (800662c <HAL_TIM_Base_Start_IT+0xd8>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d004      	beq.n	80065d4 <HAL_TIM_Base_Start_IT+0x80>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a18      	ldr	r2, [pc, #96]	; (8006630 <HAL_TIM_Base_Start_IT+0xdc>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d111      	bne.n	80065f8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	f003 0307 	and.w	r3, r3, #7
 80065de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2b06      	cmp	r3, #6
 80065e4:	d010      	beq.n	8006608 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0201 	orr.w	r2, r2, #1
 80065f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f6:	e007      	b.n	8006608 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3714      	adds	r7, #20
 800660e:	46bd      	mov	sp, r7
 8006610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	40010000 	.word	0x40010000
 800661c:	40000400 	.word	0x40000400
 8006620:	40000800 	.word	0x40000800
 8006624:	40000c00 	.word	0x40000c00
 8006628:	40010400 	.word	0x40010400
 800662c:	40014000 	.word	0x40014000
 8006630:	40001800 	.word	0x40001800

08006634 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b082      	sub	sp, #8
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d101      	bne.n	8006646 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e041      	b.n	80066ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d106      	bne.n	8006660 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f7fb fb32 	bl	8001cc4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2202      	movs	r2, #2
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	3304      	adds	r3, #4
 8006670:	4619      	mov	r1, r3
 8006672:	4610      	mov	r0, r2
 8006674:	f000 ff14 	bl	80074a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066c8:	2300      	movs	r3, #0
}
 80066ca:	4618      	mov	r0, r3
 80066cc:	3708      	adds	r7, #8
 80066ce:	46bd      	mov	sp, r7
 80066d0:	bd80      	pop	{r7, pc}
	...

080066d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d109      	bne.n	80066f8 <HAL_TIM_PWM_Start+0x24>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	bf14      	ite	ne
 80066f0:	2301      	movne	r3, #1
 80066f2:	2300      	moveq	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	e022      	b.n	800673e <HAL_TIM_PWM_Start+0x6a>
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2b04      	cmp	r3, #4
 80066fc:	d109      	bne.n	8006712 <HAL_TIM_PWM_Start+0x3e>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b01      	cmp	r3, #1
 8006708:	bf14      	ite	ne
 800670a:	2301      	movne	r3, #1
 800670c:	2300      	moveq	r3, #0
 800670e:	b2db      	uxtb	r3, r3
 8006710:	e015      	b.n	800673e <HAL_TIM_PWM_Start+0x6a>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b08      	cmp	r3, #8
 8006716:	d109      	bne.n	800672c <HAL_TIM_PWM_Start+0x58>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b01      	cmp	r3, #1
 8006722:	bf14      	ite	ne
 8006724:	2301      	movne	r3, #1
 8006726:	2300      	moveq	r3, #0
 8006728:	b2db      	uxtb	r3, r3
 800672a:	e008      	b.n	800673e <HAL_TIM_PWM_Start+0x6a>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	bf14      	ite	ne
 8006738:	2301      	movne	r3, #1
 800673a:	2300      	moveq	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e07c      	b.n	8006840 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d104      	bne.n	8006756 <HAL_TIM_PWM_Start+0x82>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2202      	movs	r2, #2
 8006750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006754:	e013      	b.n	800677e <HAL_TIM_PWM_Start+0xaa>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b04      	cmp	r3, #4
 800675a:	d104      	bne.n	8006766 <HAL_TIM_PWM_Start+0x92>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2202      	movs	r2, #2
 8006760:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006764:	e00b      	b.n	800677e <HAL_TIM_PWM_Start+0xaa>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b08      	cmp	r3, #8
 800676a:	d104      	bne.n	8006776 <HAL_TIM_PWM_Start+0xa2>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006774:	e003      	b.n	800677e <HAL_TIM_PWM_Start+0xaa>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2201      	movs	r2, #1
 8006784:	6839      	ldr	r1, [r7, #0]
 8006786:	4618      	mov	r0, r3
 8006788:	f001 fa9e 	bl	8007cc8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a2d      	ldr	r2, [pc, #180]	; (8006848 <HAL_TIM_PWM_Start+0x174>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d004      	beq.n	80067a0 <HAL_TIM_PWM_Start+0xcc>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a2c      	ldr	r2, [pc, #176]	; (800684c <HAL_TIM_PWM_Start+0x178>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d101      	bne.n	80067a4 <HAL_TIM_PWM_Start+0xd0>
 80067a0:	2301      	movs	r3, #1
 80067a2:	e000      	b.n	80067a6 <HAL_TIM_PWM_Start+0xd2>
 80067a4:	2300      	movs	r3, #0
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d007      	beq.n	80067ba <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a22      	ldr	r2, [pc, #136]	; (8006848 <HAL_TIM_PWM_Start+0x174>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d022      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067cc:	d01d      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a1f      	ldr	r2, [pc, #124]	; (8006850 <HAL_TIM_PWM_Start+0x17c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d018      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a1d      	ldr	r2, [pc, #116]	; (8006854 <HAL_TIM_PWM_Start+0x180>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d013      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a1c      	ldr	r2, [pc, #112]	; (8006858 <HAL_TIM_PWM_Start+0x184>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d00e      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a16      	ldr	r2, [pc, #88]	; (800684c <HAL_TIM_PWM_Start+0x178>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d009      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a18      	ldr	r2, [pc, #96]	; (800685c <HAL_TIM_PWM_Start+0x188>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d004      	beq.n	800680a <HAL_TIM_PWM_Start+0x136>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a16      	ldr	r2, [pc, #88]	; (8006860 <HAL_TIM_PWM_Start+0x18c>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d111      	bne.n	800682e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f003 0307 	and.w	r3, r3, #7
 8006814:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2b06      	cmp	r3, #6
 800681a:	d010      	beq.n	800683e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0201 	orr.w	r2, r2, #1
 800682a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800682c:	e007      	b.n	800683e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f042 0201 	orr.w	r2, r2, #1
 800683c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3710      	adds	r7, #16
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	40010000 	.word	0x40010000
 800684c:	40010400 	.word	0x40010400
 8006850:	40000400 	.word	0x40000400
 8006854:	40000800 	.word	0x40000800
 8006858:	40000c00 	.word	0x40000c00
 800685c:	40014000 	.word	0x40014000
 8006860:	40001800 	.word	0x40001800

08006864 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800686e:	2300      	movs	r3, #0
 8006870:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d109      	bne.n	800688c <HAL_TIM_PWM_Start_IT+0x28>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b01      	cmp	r3, #1
 8006882:	bf14      	ite	ne
 8006884:	2301      	movne	r3, #1
 8006886:	2300      	moveq	r3, #0
 8006888:	b2db      	uxtb	r3, r3
 800688a:	e022      	b.n	80068d2 <HAL_TIM_PWM_Start_IT+0x6e>
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	2b04      	cmp	r3, #4
 8006890:	d109      	bne.n	80068a6 <HAL_TIM_PWM_Start_IT+0x42>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b01      	cmp	r3, #1
 800689c:	bf14      	ite	ne
 800689e:	2301      	movne	r3, #1
 80068a0:	2300      	moveq	r3, #0
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	e015      	b.n	80068d2 <HAL_TIM_PWM_Start_IT+0x6e>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d109      	bne.n	80068c0 <HAL_TIM_PWM_Start_IT+0x5c>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	bf14      	ite	ne
 80068b8:	2301      	movne	r3, #1
 80068ba:	2300      	moveq	r3, #0
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	e008      	b.n	80068d2 <HAL_TIM_PWM_Start_IT+0x6e>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	bf14      	ite	ne
 80068cc:	2301      	movne	r3, #1
 80068ce:	2300      	moveq	r3, #0
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d001      	beq.n	80068da <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	e0c7      	b.n	8006a6a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d104      	bne.n	80068ea <HAL_TIM_PWM_Start_IT+0x86>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2202      	movs	r2, #2
 80068e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068e8:	e013      	b.n	8006912 <HAL_TIM_PWM_Start_IT+0xae>
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d104      	bne.n	80068fa <HAL_TIM_PWM_Start_IT+0x96>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068f8:	e00b      	b.n	8006912 <HAL_TIM_PWM_Start_IT+0xae>
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	2b08      	cmp	r3, #8
 80068fe:	d104      	bne.n	800690a <HAL_TIM_PWM_Start_IT+0xa6>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006908:	e003      	b.n	8006912 <HAL_TIM_PWM_Start_IT+0xae>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2202      	movs	r2, #2
 800690e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	2b0c      	cmp	r3, #12
 8006916:	d841      	bhi.n	800699c <HAL_TIM_PWM_Start_IT+0x138>
 8006918:	a201      	add	r2, pc, #4	; (adr r2, 8006920 <HAL_TIM_PWM_Start_IT+0xbc>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006955 	.word	0x08006955
 8006924:	0800699d 	.word	0x0800699d
 8006928:	0800699d 	.word	0x0800699d
 800692c:	0800699d 	.word	0x0800699d
 8006930:	08006967 	.word	0x08006967
 8006934:	0800699d 	.word	0x0800699d
 8006938:	0800699d 	.word	0x0800699d
 800693c:	0800699d 	.word	0x0800699d
 8006940:	08006979 	.word	0x08006979
 8006944:	0800699d 	.word	0x0800699d
 8006948:	0800699d 	.word	0x0800699d
 800694c:	0800699d 	.word	0x0800699d
 8006950:	0800698b 	.word	0x0800698b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68da      	ldr	r2, [r3, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f042 0202 	orr.w	r2, r2, #2
 8006962:	60da      	str	r2, [r3, #12]
      break;
 8006964:	e01d      	b.n	80069a2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	68da      	ldr	r2, [r3, #12]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f042 0204 	orr.w	r2, r2, #4
 8006974:	60da      	str	r2, [r3, #12]
      break;
 8006976:	e014      	b.n	80069a2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0208 	orr.w	r2, r2, #8
 8006986:	60da      	str	r2, [r3, #12]
      break;
 8006988:	e00b      	b.n	80069a2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68da      	ldr	r2, [r3, #12]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0210 	orr.w	r2, r2, #16
 8006998:	60da      	str	r2, [r3, #12]
      break;
 800699a:	e002      	b.n	80069a2 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800699c:	2301      	movs	r3, #1
 800699e:	73fb      	strb	r3, [r7, #15]
      break;
 80069a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80069a2:	7bfb      	ldrb	r3, [r7, #15]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d15f      	bne.n	8006a68 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2201      	movs	r2, #1
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	4618      	mov	r0, r3
 80069b2:	f001 f989 	bl	8007cc8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a2e      	ldr	r2, [pc, #184]	; (8006a74 <HAL_TIM_PWM_Start_IT+0x210>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d004      	beq.n	80069ca <HAL_TIM_PWM_Start_IT+0x166>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a2c      	ldr	r2, [pc, #176]	; (8006a78 <HAL_TIM_PWM_Start_IT+0x214>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d101      	bne.n	80069ce <HAL_TIM_PWM_Start_IT+0x16a>
 80069ca:	2301      	movs	r3, #1
 80069cc:	e000      	b.n	80069d0 <HAL_TIM_PWM_Start_IT+0x16c>
 80069ce:	2300      	movs	r3, #0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d007      	beq.n	80069e4 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069e2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a22      	ldr	r2, [pc, #136]	; (8006a74 <HAL_TIM_PWM_Start_IT+0x210>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d022      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f6:	d01d      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a1f      	ldr	r2, [pc, #124]	; (8006a7c <HAL_TIM_PWM_Start_IT+0x218>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d018      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a1e      	ldr	r2, [pc, #120]	; (8006a80 <HAL_TIM_PWM_Start_IT+0x21c>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d013      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a1c      	ldr	r2, [pc, #112]	; (8006a84 <HAL_TIM_PWM_Start_IT+0x220>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d00e      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a17      	ldr	r2, [pc, #92]	; (8006a78 <HAL_TIM_PWM_Start_IT+0x214>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d009      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	4a18      	ldr	r2, [pc, #96]	; (8006a88 <HAL_TIM_PWM_Start_IT+0x224>)
 8006a26:	4293      	cmp	r3, r2
 8006a28:	d004      	beq.n	8006a34 <HAL_TIM_PWM_Start_IT+0x1d0>
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	4a17      	ldr	r2, [pc, #92]	; (8006a8c <HAL_TIM_PWM_Start_IT+0x228>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d111      	bne.n	8006a58 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f003 0307 	and.w	r3, r3, #7
 8006a3e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	2b06      	cmp	r3, #6
 8006a44:	d010      	beq.n	8006a68 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f042 0201 	orr.w	r2, r2, #1
 8006a54:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a56:	e007      	b.n	8006a68 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f042 0201 	orr.w	r2, r2, #1
 8006a66:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	40010000 	.word	0x40010000
 8006a78:	40010400 	.word	0x40010400
 8006a7c:	40000400 	.word	0x40000400
 8006a80:	40000800 	.word	0x40000800
 8006a84:	40000c00 	.word	0x40000c00
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	40001800 	.word	0x40001800

08006a90 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e041      	b.n	8006b26 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f7fb f92a 	bl	8001d10 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	3304      	adds	r3, #4
 8006acc:	4619      	mov	r1, r3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	f000 fce6 	bl	80074a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3708      	adds	r7, #8
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	bd80      	pop	{r7, pc}
	...

08006b30 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d104      	bne.n	8006b4e <HAL_TIM_IC_Start_IT+0x1e>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	e013      	b.n	8006b76 <HAL_TIM_IC_Start_IT+0x46>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	2b04      	cmp	r3, #4
 8006b52:	d104      	bne.n	8006b5e <HAL_TIM_IC_Start_IT+0x2e>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	e00b      	b.n	8006b76 <HAL_TIM_IC_Start_IT+0x46>
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b08      	cmp	r3, #8
 8006b62:	d104      	bne.n	8006b6e <HAL_TIM_IC_Start_IT+0x3e>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	e003      	b.n	8006b76 <HAL_TIM_IC_Start_IT+0x46>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d104      	bne.n	8006b88 <HAL_TIM_IC_Start_IT+0x58>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	e013      	b.n	8006bb0 <HAL_TIM_IC_Start_IT+0x80>
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2b04      	cmp	r3, #4
 8006b8c:	d104      	bne.n	8006b98 <HAL_TIM_IC_Start_IT+0x68>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	e00b      	b.n	8006bb0 <HAL_TIM_IC_Start_IT+0x80>
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	2b08      	cmp	r3, #8
 8006b9c:	d104      	bne.n	8006ba8 <HAL_TIM_IC_Start_IT+0x78>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	e003      	b.n	8006bb0 <HAL_TIM_IC_Start_IT+0x80>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006bae:	b2db      	uxtb	r3, r3
 8006bb0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006bb2:	7bbb      	ldrb	r3, [r7, #14]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d102      	bne.n	8006bbe <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006bb8:	7b7b      	ldrb	r3, [r7, #13]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d001      	beq.n	8006bc2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e0cc      	b.n	8006d5c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d104      	bne.n	8006bd2 <HAL_TIM_IC_Start_IT+0xa2>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bd0:	e013      	b.n	8006bfa <HAL_TIM_IC_Start_IT+0xca>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b04      	cmp	r3, #4
 8006bd6:	d104      	bne.n	8006be2 <HAL_TIM_IC_Start_IT+0xb2>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2202      	movs	r2, #2
 8006bdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006be0:	e00b      	b.n	8006bfa <HAL_TIM_IC_Start_IT+0xca>
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b08      	cmp	r3, #8
 8006be6:	d104      	bne.n	8006bf2 <HAL_TIM_IC_Start_IT+0xc2>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006bf0:	e003      	b.n	8006bfa <HAL_TIM_IC_Start_IT+0xca>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2202      	movs	r2, #2
 8006bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d104      	bne.n	8006c0a <HAL_TIM_IC_Start_IT+0xda>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c08:	e013      	b.n	8006c32 <HAL_TIM_IC_Start_IT+0x102>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	d104      	bne.n	8006c1a <HAL_TIM_IC_Start_IT+0xea>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2202      	movs	r2, #2
 8006c14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006c18:	e00b      	b.n	8006c32 <HAL_TIM_IC_Start_IT+0x102>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b08      	cmp	r3, #8
 8006c1e:	d104      	bne.n	8006c2a <HAL_TIM_IC_Start_IT+0xfa>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006c28:	e003      	b.n	8006c32 <HAL_TIM_IC_Start_IT+0x102>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2202      	movs	r2, #2
 8006c2e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b0c      	cmp	r3, #12
 8006c36:	d841      	bhi.n	8006cbc <HAL_TIM_IC_Start_IT+0x18c>
 8006c38:	a201      	add	r2, pc, #4	; (adr r2, 8006c40 <HAL_TIM_IC_Start_IT+0x110>)
 8006c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c3e:	bf00      	nop
 8006c40:	08006c75 	.word	0x08006c75
 8006c44:	08006cbd 	.word	0x08006cbd
 8006c48:	08006cbd 	.word	0x08006cbd
 8006c4c:	08006cbd 	.word	0x08006cbd
 8006c50:	08006c87 	.word	0x08006c87
 8006c54:	08006cbd 	.word	0x08006cbd
 8006c58:	08006cbd 	.word	0x08006cbd
 8006c5c:	08006cbd 	.word	0x08006cbd
 8006c60:	08006c99 	.word	0x08006c99
 8006c64:	08006cbd 	.word	0x08006cbd
 8006c68:	08006cbd 	.word	0x08006cbd
 8006c6c:	08006cbd 	.word	0x08006cbd
 8006c70:	08006cab 	.word	0x08006cab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	68da      	ldr	r2, [r3, #12]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f042 0202 	orr.w	r2, r2, #2
 8006c82:	60da      	str	r2, [r3, #12]
      break;
 8006c84:	e01d      	b.n	8006cc2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	68da      	ldr	r2, [r3, #12]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 0204 	orr.w	r2, r2, #4
 8006c94:	60da      	str	r2, [r3, #12]
      break;
 8006c96:	e014      	b.n	8006cc2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	68da      	ldr	r2, [r3, #12]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f042 0208 	orr.w	r2, r2, #8
 8006ca6:	60da      	str	r2, [r3, #12]
      break;
 8006ca8:	e00b      	b.n	8006cc2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68da      	ldr	r2, [r3, #12]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f042 0210 	orr.w	r2, r2, #16
 8006cb8:	60da      	str	r2, [r3, #12]
      break;
 8006cba:	e002      	b.n	8006cc2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8006cc0:	bf00      	nop
  }

  if (status == HAL_OK)
 8006cc2:	7bfb      	ldrb	r3, [r7, #15]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d148      	bne.n	8006d5a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	6839      	ldr	r1, [r7, #0]
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	f000 fff9 	bl	8007cc8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a22      	ldr	r2, [pc, #136]	; (8006d64 <HAL_TIM_IC_Start_IT+0x234>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d022      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ce8:	d01d      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a1e      	ldr	r2, [pc, #120]	; (8006d68 <HAL_TIM_IC_Start_IT+0x238>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d018      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a1c      	ldr	r2, [pc, #112]	; (8006d6c <HAL_TIM_IC_Start_IT+0x23c>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d013      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a1b      	ldr	r2, [pc, #108]	; (8006d70 <HAL_TIM_IC_Start_IT+0x240>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d00e      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a19      	ldr	r2, [pc, #100]	; (8006d74 <HAL_TIM_IC_Start_IT+0x244>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d009      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a18      	ldr	r2, [pc, #96]	; (8006d78 <HAL_TIM_IC_Start_IT+0x248>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d004      	beq.n	8006d26 <HAL_TIM_IC_Start_IT+0x1f6>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a16      	ldr	r2, [pc, #88]	; (8006d7c <HAL_TIM_IC_Start_IT+0x24c>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d111      	bne.n	8006d4a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f003 0307 	and.w	r3, r3, #7
 8006d30:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2b06      	cmp	r3, #6
 8006d36:	d010      	beq.n	8006d5a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f042 0201 	orr.w	r2, r2, #1
 8006d46:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d48:	e007      	b.n	8006d5a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f042 0201 	orr.w	r2, r2, #1
 8006d58:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3710      	adds	r7, #16
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40010000 	.word	0x40010000
 8006d68:	40000400 	.word	0x40000400
 8006d6c:	40000800 	.word	0x40000800
 8006d70:	40000c00 	.word	0x40000c00
 8006d74:	40010400 	.word	0x40010400
 8006d78:	40014000 	.word	0x40014000
 8006d7c:	40001800 	.word	0x40001800

08006d80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b082      	sub	sp, #8
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	691b      	ldr	r3, [r3, #16]
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	2b02      	cmp	r3, #2
 8006d94:	d122      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	f003 0302 	and.w	r3, r3, #2
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d11b      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f06f 0202 	mvn.w	r2, #2
 8006dac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2201      	movs	r2, #1
 8006db2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	699b      	ldr	r3, [r3, #24]
 8006dba:	f003 0303 	and.w	r3, r3, #3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d003      	beq.n	8006dca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f7fb fbca 	bl	800255c <HAL_TIM_IC_CaptureCallback>
 8006dc8:	e005      	b.n	8006dd6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 fb4a 	bl	8007464 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f000 fb51 	bl	8007478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	f003 0304 	and.w	r3, r3, #4
 8006de6:	2b04      	cmp	r3, #4
 8006de8:	d122      	bne.n	8006e30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f003 0304 	and.w	r3, r3, #4
 8006df4:	2b04      	cmp	r3, #4
 8006df6:	d11b      	bne.n	8006e30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0204 	mvn.w	r2, #4
 8006e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2202      	movs	r2, #2
 8006e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	699b      	ldr	r3, [r3, #24]
 8006e0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d003      	beq.n	8006e1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7fb fba0 	bl	800255c <HAL_TIM_IC_CaptureCallback>
 8006e1c:	e005      	b.n	8006e2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fb20 	bl	8007464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 fb27 	bl	8007478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	f003 0308 	and.w	r3, r3, #8
 8006e3a:	2b08      	cmp	r3, #8
 8006e3c:	d122      	bne.n	8006e84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f003 0308 	and.w	r3, r3, #8
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d11b      	bne.n	8006e84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f06f 0208 	mvn.w	r2, #8
 8006e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2204      	movs	r2, #4
 8006e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	f003 0303 	and.w	r3, r3, #3
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d003      	beq.n	8006e72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f7fb fb76 	bl	800255c <HAL_TIM_IC_CaptureCallback>
 8006e70:	e005      	b.n	8006e7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 faf6 	bl	8007464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 fafd 	bl	8007478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	f003 0310 	and.w	r3, r3, #16
 8006e8e:	2b10      	cmp	r3, #16
 8006e90:	d122      	bne.n	8006ed8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	f003 0310 	and.w	r3, r3, #16
 8006e9c:	2b10      	cmp	r3, #16
 8006e9e:	d11b      	bne.n	8006ed8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f06f 0210 	mvn.w	r2, #16
 8006ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2208      	movs	r2, #8
 8006eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	69db      	ldr	r3, [r3, #28]
 8006eb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d003      	beq.n	8006ec6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f7fb fb4c 	bl	800255c <HAL_TIM_IC_CaptureCallback>
 8006ec4:	e005      	b.n	8006ed2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 facc 	bl	8007464 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fad3 	bl	8007478 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	f003 0301 	and.w	r3, r3, #1
 8006ee2:	2b01      	cmp	r3, #1
 8006ee4:	d10e      	bne.n	8006f04 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d107      	bne.n	8006f04 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f06f 0201 	mvn.w	r2, #1
 8006efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7fb fab6 	bl	8002470 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f0e:	2b80      	cmp	r3, #128	; 0x80
 8006f10:	d10e      	bne.n	8006f30 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	68db      	ldr	r3, [r3, #12]
 8006f18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f1c:	2b80      	cmp	r3, #128	; 0x80
 8006f1e:	d107      	bne.n	8006f30 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f000 ff78 	bl	8007e20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	691b      	ldr	r3, [r3, #16]
 8006f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f3a:	2b40      	cmp	r3, #64	; 0x40
 8006f3c:	d10e      	bne.n	8006f5c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f48:	2b40      	cmp	r3, #64	; 0x40
 8006f4a:	d107      	bne.n	8006f5c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fa98 	bl	800748c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	691b      	ldr	r3, [r3, #16]
 8006f62:	f003 0320 	and.w	r3, r3, #32
 8006f66:	2b20      	cmp	r3, #32
 8006f68:	d10e      	bne.n	8006f88 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	f003 0320 	and.w	r3, r3, #32
 8006f74:	2b20      	cmp	r3, #32
 8006f76:	d107      	bne.n	8006f88 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f06f 0220 	mvn.w	r2, #32
 8006f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f000 ff42 	bl	8007e0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f88:	bf00      	nop
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b086      	sub	sp, #24
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	60f8      	str	r0, [r7, #12]
 8006f98:	60b9      	str	r1, [r7, #8]
 8006f9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d101      	bne.n	8006fae <HAL_TIM_IC_ConfigChannel+0x1e>
 8006faa:	2302      	movs	r3, #2
 8006fac:	e088      	b.n	80070c0 <HAL_TIM_IC_ConfigChannel+0x130>
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d11b      	bne.n	8006ff4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6818      	ldr	r0, [r3, #0]
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	6819      	ldr	r1, [r3, #0]
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	685a      	ldr	r2, [r3, #4]
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f000 fcb8 	bl	8007940 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	699a      	ldr	r2, [r3, #24]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f022 020c 	bic.w	r2, r2, #12
 8006fde:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	6999      	ldr	r1, [r3, #24]
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	689a      	ldr	r2, [r3, #8]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	619a      	str	r2, [r3, #24]
 8006ff2:	e060      	b.n	80070b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b04      	cmp	r3, #4
 8006ff8:	d11c      	bne.n	8007034 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6818      	ldr	r0, [r3, #0]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	6819      	ldr	r1, [r3, #0]
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	685a      	ldr	r2, [r3, #4]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	68db      	ldr	r3, [r3, #12]
 800700a:	f000 fd3c 	bl	8007a86 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	699a      	ldr	r2, [r3, #24]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800701c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	6999      	ldr	r1, [r3, #24]
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	689b      	ldr	r3, [r3, #8]
 8007028:	021a      	lsls	r2, r3, #8
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	430a      	orrs	r2, r1
 8007030:	619a      	str	r2, [r3, #24]
 8007032:	e040      	b.n	80070b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b08      	cmp	r3, #8
 8007038:	d11b      	bne.n	8007072 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	6818      	ldr	r0, [r3, #0]
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	6819      	ldr	r1, [r3, #0]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	685a      	ldr	r2, [r3, #4]
 8007046:	68bb      	ldr	r3, [r7, #8]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f000 fd89 	bl	8007b60 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	69da      	ldr	r2, [r3, #28]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f022 020c 	bic.w	r2, r2, #12
 800705c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	69d9      	ldr	r1, [r3, #28]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	689a      	ldr	r2, [r3, #8]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	430a      	orrs	r2, r1
 800706e:	61da      	str	r2, [r3, #28]
 8007070:	e021      	b.n	80070b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b0c      	cmp	r3, #12
 8007076:	d11c      	bne.n	80070b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	6818      	ldr	r0, [r3, #0]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	6819      	ldr	r1, [r3, #0]
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	f000 fda6 	bl	8007bd8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	69da      	ldr	r2, [r3, #28]
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800709a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	69d9      	ldr	r1, [r3, #28]
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	021a      	lsls	r2, r3, #8
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	430a      	orrs	r2, r1
 80070ae:	61da      	str	r2, [r3, #28]
 80070b0:	e001      	b.n	80070b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070be:	7dfb      	ldrb	r3, [r7, #23]
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	3718      	adds	r7, #24
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b086      	sub	sp, #24
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	60f8      	str	r0, [r7, #12]
 80070d0:	60b9      	str	r1, [r7, #8]
 80070d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070d4:	2300      	movs	r3, #0
 80070d6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d101      	bne.n	80070e6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80070e2:	2302      	movs	r3, #2
 80070e4:	e0ae      	b.n	8007244 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2201      	movs	r2, #1
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2b0c      	cmp	r3, #12
 80070f2:	f200 809f 	bhi.w	8007234 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80070f6:	a201      	add	r2, pc, #4	; (adr r2, 80070fc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80070f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070fc:	08007131 	.word	0x08007131
 8007100:	08007235 	.word	0x08007235
 8007104:	08007235 	.word	0x08007235
 8007108:	08007235 	.word	0x08007235
 800710c:	08007171 	.word	0x08007171
 8007110:	08007235 	.word	0x08007235
 8007114:	08007235 	.word	0x08007235
 8007118:	08007235 	.word	0x08007235
 800711c:	080071b3 	.word	0x080071b3
 8007120:	08007235 	.word	0x08007235
 8007124:	08007235 	.word	0x08007235
 8007128:	08007235 	.word	0x08007235
 800712c:	080071f3 	.word	0x080071f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68b9      	ldr	r1, [r7, #8]
 8007136:	4618      	mov	r0, r3
 8007138:	f000 fa52 	bl	80075e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	699a      	ldr	r2, [r3, #24]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f042 0208 	orr.w	r2, r2, #8
 800714a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	699a      	ldr	r2, [r3, #24]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f022 0204 	bic.w	r2, r2, #4
 800715a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6999      	ldr	r1, [r3, #24]
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	691a      	ldr	r2, [r3, #16]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	619a      	str	r2, [r3, #24]
      break;
 800716e:	e064      	b.n	800723a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68b9      	ldr	r1, [r7, #8]
 8007176:	4618      	mov	r0, r3
 8007178:	f000 faa2 	bl	80076c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	699a      	ldr	r2, [r3, #24]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800718a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699a      	ldr	r2, [r3, #24]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800719a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6999      	ldr	r1, [r3, #24]
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	021a      	lsls	r2, r3, #8
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	430a      	orrs	r2, r1
 80071ae:	619a      	str	r2, [r3, #24]
      break;
 80071b0:	e043      	b.n	800723a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68b9      	ldr	r1, [r7, #8]
 80071b8:	4618      	mov	r0, r3
 80071ba:	f000 faf7 	bl	80077ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	69da      	ldr	r2, [r3, #28]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	f042 0208 	orr.w	r2, r2, #8
 80071cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	69da      	ldr	r2, [r3, #28]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f022 0204 	bic.w	r2, r2, #4
 80071dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	69d9      	ldr	r1, [r3, #28]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	691a      	ldr	r2, [r3, #16]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	430a      	orrs	r2, r1
 80071ee:	61da      	str	r2, [r3, #28]
      break;
 80071f0:	e023      	b.n	800723a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	68b9      	ldr	r1, [r7, #8]
 80071f8:	4618      	mov	r0, r3
 80071fa:	f000 fb4b 	bl	8007894 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	69da      	ldr	r2, [r3, #28]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800720c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	69da      	ldr	r2, [r3, #28]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800721c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69d9      	ldr	r1, [r3, #28]
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	021a      	lsls	r2, r3, #8
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	430a      	orrs	r2, r1
 8007230:	61da      	str	r2, [r3, #28]
      break;
 8007232:	e002      	b.n	800723a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	75fb      	strb	r3, [r7, #23]
      break;
 8007238:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007242:	7dfb      	ldrb	r3, [r7, #23]
}
 8007244:	4618      	mov	r0, r3
 8007246:	3718      	adds	r7, #24
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007256:	2300      	movs	r3, #0
 8007258:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007260:	2b01      	cmp	r3, #1
 8007262:	d101      	bne.n	8007268 <HAL_TIM_ConfigClockSource+0x1c>
 8007264:	2302      	movs	r3, #2
 8007266:	e0b4      	b.n	80073d2 <HAL_TIM_ConfigClockSource+0x186>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2202      	movs	r2, #2
 8007274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007286:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800728e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68ba      	ldr	r2, [r7, #8]
 8007296:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072a0:	d03e      	beq.n	8007320 <HAL_TIM_ConfigClockSource+0xd4>
 80072a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072a6:	f200 8087 	bhi.w	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072ae:	f000 8086 	beq.w	80073be <HAL_TIM_ConfigClockSource+0x172>
 80072b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072b6:	d87f      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072b8:	2b70      	cmp	r3, #112	; 0x70
 80072ba:	d01a      	beq.n	80072f2 <HAL_TIM_ConfigClockSource+0xa6>
 80072bc:	2b70      	cmp	r3, #112	; 0x70
 80072be:	d87b      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072c0:	2b60      	cmp	r3, #96	; 0x60
 80072c2:	d050      	beq.n	8007366 <HAL_TIM_ConfigClockSource+0x11a>
 80072c4:	2b60      	cmp	r3, #96	; 0x60
 80072c6:	d877      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072c8:	2b50      	cmp	r3, #80	; 0x50
 80072ca:	d03c      	beq.n	8007346 <HAL_TIM_ConfigClockSource+0xfa>
 80072cc:	2b50      	cmp	r3, #80	; 0x50
 80072ce:	d873      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072d0:	2b40      	cmp	r3, #64	; 0x40
 80072d2:	d058      	beq.n	8007386 <HAL_TIM_ConfigClockSource+0x13a>
 80072d4:	2b40      	cmp	r3, #64	; 0x40
 80072d6:	d86f      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072d8:	2b30      	cmp	r3, #48	; 0x30
 80072da:	d064      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0x15a>
 80072dc:	2b30      	cmp	r3, #48	; 0x30
 80072de:	d86b      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072e0:	2b20      	cmp	r3, #32
 80072e2:	d060      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0x15a>
 80072e4:	2b20      	cmp	r3, #32
 80072e6:	d867      	bhi.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d05c      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0x15a>
 80072ec:	2b10      	cmp	r3, #16
 80072ee:	d05a      	beq.n	80073a6 <HAL_TIM_ConfigClockSource+0x15a>
 80072f0:	e062      	b.n	80073b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6818      	ldr	r0, [r3, #0]
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	6899      	ldr	r1, [r3, #8]
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	685a      	ldr	r2, [r3, #4]
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f000 fcc1 	bl	8007c88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007314:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	609a      	str	r2, [r3, #8]
      break;
 800731e:	e04f      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6818      	ldr	r0, [r3, #0]
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	6899      	ldr	r1, [r3, #8]
 8007328:	683b      	ldr	r3, [r7, #0]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	f000 fcaa 	bl	8007c88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	689a      	ldr	r2, [r3, #8]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007342:	609a      	str	r2, [r3, #8]
      break;
 8007344:	e03c      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6818      	ldr	r0, [r3, #0]
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	6859      	ldr	r1, [r3, #4]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	461a      	mov	r2, r3
 8007354:	f000 fb68 	bl	8007a28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2150      	movs	r1, #80	; 0x50
 800735e:	4618      	mov	r0, r3
 8007360:	f000 fc77 	bl	8007c52 <TIM_ITRx_SetConfig>
      break;
 8007364:	e02c      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6818      	ldr	r0, [r3, #0]
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	6859      	ldr	r1, [r3, #4]
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	461a      	mov	r2, r3
 8007374:	f000 fbc4 	bl	8007b00 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2160      	movs	r1, #96	; 0x60
 800737e:	4618      	mov	r0, r3
 8007380:	f000 fc67 	bl	8007c52 <TIM_ITRx_SetConfig>
      break;
 8007384:	e01c      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6818      	ldr	r0, [r3, #0]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	6859      	ldr	r1, [r3, #4]
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	461a      	mov	r2, r3
 8007394:	f000 fb48 	bl	8007a28 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2140      	movs	r1, #64	; 0x40
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 fc57 	bl	8007c52 <TIM_ITRx_SetConfig>
      break;
 80073a4:	e00c      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681a      	ldr	r2, [r3, #0]
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4619      	mov	r1, r3
 80073b0:	4610      	mov	r0, r2
 80073b2:	f000 fc4e 	bl	8007c52 <TIM_ITRx_SetConfig>
      break;
 80073b6:	e003      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	73fb      	strb	r3, [r7, #15]
      break;
 80073bc:	e000      	b.n	80073c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80073be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80073d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3710      	adds	r7, #16
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}
	...

080073dc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	2b0c      	cmp	r3, #12
 80073ee:	d831      	bhi.n	8007454 <HAL_TIM_ReadCapturedValue+0x78>
 80073f0:	a201      	add	r2, pc, #4	; (adr r2, 80073f8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80073f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073f6:	bf00      	nop
 80073f8:	0800742d 	.word	0x0800742d
 80073fc:	08007455 	.word	0x08007455
 8007400:	08007455 	.word	0x08007455
 8007404:	08007455 	.word	0x08007455
 8007408:	08007437 	.word	0x08007437
 800740c:	08007455 	.word	0x08007455
 8007410:	08007455 	.word	0x08007455
 8007414:	08007455 	.word	0x08007455
 8007418:	08007441 	.word	0x08007441
 800741c:	08007455 	.word	0x08007455
 8007420:	08007455 	.word	0x08007455
 8007424:	08007455 	.word	0x08007455
 8007428:	0800744b 	.word	0x0800744b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007432:	60fb      	str	r3, [r7, #12]

      break;
 8007434:	e00f      	b.n	8007456 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800743c:	60fb      	str	r3, [r7, #12]

      break;
 800743e:	e00a      	b.n	8007456 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007446:	60fb      	str	r3, [r7, #12]

      break;
 8007448:	e005      	b.n	8007456 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007450:	60fb      	str	r3, [r7, #12]

      break;
 8007452:	e000      	b.n	8007456 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007454:	bf00      	nop
  }

  return tmpreg;
 8007456:	68fb      	ldr	r3, [r7, #12]
}
 8007458:	4618      	mov	r0, r3
 800745a:	3714      	adds	r7, #20
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007464:	b480      	push	{r7}
 8007466:	b083      	sub	sp, #12
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007494:	bf00      	nop
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b085      	sub	sp, #20
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4a40      	ldr	r2, [pc, #256]	; (80075b4 <TIM_Base_SetConfig+0x114>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d013      	beq.n	80074e0 <TIM_Base_SetConfig+0x40>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074be:	d00f      	beq.n	80074e0 <TIM_Base_SetConfig+0x40>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	4a3d      	ldr	r2, [pc, #244]	; (80075b8 <TIM_Base_SetConfig+0x118>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d00b      	beq.n	80074e0 <TIM_Base_SetConfig+0x40>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a3c      	ldr	r2, [pc, #240]	; (80075bc <TIM_Base_SetConfig+0x11c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d007      	beq.n	80074e0 <TIM_Base_SetConfig+0x40>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	4a3b      	ldr	r2, [pc, #236]	; (80075c0 <TIM_Base_SetConfig+0x120>)
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d003      	beq.n	80074e0 <TIM_Base_SetConfig+0x40>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a3a      	ldr	r2, [pc, #232]	; (80075c4 <TIM_Base_SetConfig+0x124>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d108      	bne.n	80074f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a2f      	ldr	r2, [pc, #188]	; (80075b4 <TIM_Base_SetConfig+0x114>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d02b      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007500:	d027      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a2c      	ldr	r2, [pc, #176]	; (80075b8 <TIM_Base_SetConfig+0x118>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d023      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a2b      	ldr	r2, [pc, #172]	; (80075bc <TIM_Base_SetConfig+0x11c>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d01f      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a2a      	ldr	r2, [pc, #168]	; (80075c0 <TIM_Base_SetConfig+0x120>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d01b      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a29      	ldr	r2, [pc, #164]	; (80075c4 <TIM_Base_SetConfig+0x124>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d017      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a28      	ldr	r2, [pc, #160]	; (80075c8 <TIM_Base_SetConfig+0x128>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d013      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a27      	ldr	r2, [pc, #156]	; (80075cc <TIM_Base_SetConfig+0x12c>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d00f      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a26      	ldr	r2, [pc, #152]	; (80075d0 <TIM_Base_SetConfig+0x130>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00b      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a25      	ldr	r2, [pc, #148]	; (80075d4 <TIM_Base_SetConfig+0x134>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d007      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a24      	ldr	r2, [pc, #144]	; (80075d8 <TIM_Base_SetConfig+0x138>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d003      	beq.n	8007552 <TIM_Base_SetConfig+0xb2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a23      	ldr	r2, [pc, #140]	; (80075dc <TIM_Base_SetConfig+0x13c>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d108      	bne.n	8007564 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007558:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	4313      	orrs	r3, r2
 8007562:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	4313      	orrs	r3, r2
 8007570:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	68fa      	ldr	r2, [r7, #12]
 8007576:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	689a      	ldr	r2, [r3, #8]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a0a      	ldr	r2, [pc, #40]	; (80075b4 <TIM_Base_SetConfig+0x114>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d003      	beq.n	8007598 <TIM_Base_SetConfig+0xf8>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	4a0c      	ldr	r2, [pc, #48]	; (80075c4 <TIM_Base_SetConfig+0x124>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d103      	bne.n	80075a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	691a      	ldr	r2, [r3, #16]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	615a      	str	r2, [r3, #20]
}
 80075a6:	bf00      	nop
 80075a8:	3714      	adds	r7, #20
 80075aa:	46bd      	mov	sp, r7
 80075ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b0:	4770      	bx	lr
 80075b2:	bf00      	nop
 80075b4:	40010000 	.word	0x40010000
 80075b8:	40000400 	.word	0x40000400
 80075bc:	40000800 	.word	0x40000800
 80075c0:	40000c00 	.word	0x40000c00
 80075c4:	40010400 	.word	0x40010400
 80075c8:	40014000 	.word	0x40014000
 80075cc:	40014400 	.word	0x40014400
 80075d0:	40014800 	.word	0x40014800
 80075d4:	40001800 	.word	0x40001800
 80075d8:	40001c00 	.word	0x40001c00
 80075dc:	40002000 	.word	0x40002000

080075e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b087      	sub	sp, #28
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
 80075e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	f023 0201 	bic.w	r2, r3, #1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	699b      	ldr	r3, [r3, #24]
 8007606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800760e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f023 0303 	bic.w	r3, r3, #3
 8007616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	68fa      	ldr	r2, [r7, #12]
 800761e:	4313      	orrs	r3, r2
 8007620:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007622:	697b      	ldr	r3, [r7, #20]
 8007624:	f023 0302 	bic.w	r3, r3, #2
 8007628:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	697a      	ldr	r2, [r7, #20]
 8007630:	4313      	orrs	r3, r2
 8007632:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a20      	ldr	r2, [pc, #128]	; (80076b8 <TIM_OC1_SetConfig+0xd8>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d003      	beq.n	8007644 <TIM_OC1_SetConfig+0x64>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a1f      	ldr	r2, [pc, #124]	; (80076bc <TIM_OC1_SetConfig+0xdc>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d10c      	bne.n	800765e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007644:	697b      	ldr	r3, [r7, #20]
 8007646:	f023 0308 	bic.w	r3, r3, #8
 800764a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	697a      	ldr	r2, [r7, #20]
 8007652:	4313      	orrs	r3, r2
 8007654:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	f023 0304 	bic.w	r3, r3, #4
 800765c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	4a15      	ldr	r2, [pc, #84]	; (80076b8 <TIM_OC1_SetConfig+0xd8>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d003      	beq.n	800766e <TIM_OC1_SetConfig+0x8e>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a14      	ldr	r2, [pc, #80]	; (80076bc <TIM_OC1_SetConfig+0xdc>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d111      	bne.n	8007692 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007674:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800767c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	695b      	ldr	r3, [r3, #20]
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	4313      	orrs	r3, r2
 8007686:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	693a      	ldr	r2, [r7, #16]
 800768e:	4313      	orrs	r3, r2
 8007690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	685a      	ldr	r2, [r3, #4]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	697a      	ldr	r2, [r7, #20]
 80076aa:	621a      	str	r2, [r3, #32]
}
 80076ac:	bf00      	nop
 80076ae:	371c      	adds	r7, #28
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr
 80076b8:	40010000 	.word	0x40010000
 80076bc:	40010400 	.word	0x40010400

080076c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	f023 0210 	bic.w	r2, r3, #16
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	021b      	lsls	r3, r3, #8
 80076fe:	68fa      	ldr	r2, [r7, #12]
 8007700:	4313      	orrs	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	f023 0320 	bic.w	r3, r3, #32
 800770a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	011b      	lsls	r3, r3, #4
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a22      	ldr	r2, [pc, #136]	; (80077a4 <TIM_OC2_SetConfig+0xe4>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d003      	beq.n	8007728 <TIM_OC2_SetConfig+0x68>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a21      	ldr	r2, [pc, #132]	; (80077a8 <TIM_OC2_SetConfig+0xe8>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d10d      	bne.n	8007744 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800772e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	697a      	ldr	r2, [r7, #20]
 8007738:	4313      	orrs	r3, r2
 800773a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800773c:	697b      	ldr	r3, [r7, #20]
 800773e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007742:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a17      	ldr	r2, [pc, #92]	; (80077a4 <TIM_OC2_SetConfig+0xe4>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d003      	beq.n	8007754 <TIM_OC2_SetConfig+0x94>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a16      	ldr	r2, [pc, #88]	; (80077a8 <TIM_OC2_SetConfig+0xe8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d113      	bne.n	800777c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800775a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007762:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	4313      	orrs	r3, r2
 800777a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	621a      	str	r2, [r3, #32]
}
 8007796:	bf00      	nop
 8007798:	371c      	adds	r7, #28
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	40010000 	.word	0x40010000
 80077a8:	40010400 	.word	0x40010400

080077ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b087      	sub	sp, #28
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6a1b      	ldr	r3, [r3, #32]
 80077ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f023 0303 	bic.w	r3, r3, #3
 80077e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68fa      	ldr	r2, [r7, #12]
 80077ea:	4313      	orrs	r3, r2
 80077ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	021b      	lsls	r3, r3, #8
 80077fc:	697a      	ldr	r2, [r7, #20]
 80077fe:	4313      	orrs	r3, r2
 8007800:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4a21      	ldr	r2, [pc, #132]	; (800788c <TIM_OC3_SetConfig+0xe0>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d003      	beq.n	8007812 <TIM_OC3_SetConfig+0x66>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4a20      	ldr	r2, [pc, #128]	; (8007890 <TIM_OC3_SetConfig+0xe4>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d10d      	bne.n	800782e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007818:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	021b      	lsls	r3, r3, #8
 8007820:	697a      	ldr	r2, [r7, #20]
 8007822:	4313      	orrs	r3, r2
 8007824:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800782c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a16      	ldr	r2, [pc, #88]	; (800788c <TIM_OC3_SetConfig+0xe0>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d003      	beq.n	800783e <TIM_OC3_SetConfig+0x92>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a15      	ldr	r2, [pc, #84]	; (8007890 <TIM_OC3_SetConfig+0xe4>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d113      	bne.n	8007866 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007844:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800784c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	695b      	ldr	r3, [r3, #20]
 8007852:	011b      	lsls	r3, r3, #4
 8007854:	693a      	ldr	r2, [r7, #16]
 8007856:	4313      	orrs	r3, r2
 8007858:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	699b      	ldr	r3, [r3, #24]
 800785e:	011b      	lsls	r3, r3, #4
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	4313      	orrs	r3, r2
 8007864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	693a      	ldr	r2, [r7, #16]
 800786a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	68fa      	ldr	r2, [r7, #12]
 8007870:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	697a      	ldr	r2, [r7, #20]
 800787e:	621a      	str	r2, [r3, #32]
}
 8007880:	bf00      	nop
 8007882:	371c      	adds	r7, #28
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr
 800788c:	40010000 	.word	0x40010000
 8007890:	40010400 	.word	0x40010400

08007894 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007894:	b480      	push	{r7}
 8007896:	b087      	sub	sp, #28
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	69db      	ldr	r3, [r3, #28]
 80078ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	021b      	lsls	r3, r3, #8
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078d8:	693b      	ldr	r3, [r7, #16]
 80078da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	031b      	lsls	r3, r3, #12
 80078e6:	693a      	ldr	r2, [r7, #16]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a12      	ldr	r2, [pc, #72]	; (8007938 <TIM_OC4_SetConfig+0xa4>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d003      	beq.n	80078fc <TIM_OC4_SetConfig+0x68>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a11      	ldr	r2, [pc, #68]	; (800793c <TIM_OC4_SetConfig+0xa8>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d109      	bne.n	8007910 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007902:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	695b      	ldr	r3, [r3, #20]
 8007908:	019b      	lsls	r3, r3, #6
 800790a:	697a      	ldr	r2, [r7, #20]
 800790c:	4313      	orrs	r3, r2
 800790e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	621a      	str	r2, [r3, #32]
}
 800792a:	bf00      	nop
 800792c:	371c      	adds	r7, #28
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	40010000 	.word	0x40010000
 800793c:	40010400 	.word	0x40010400

08007940 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007940:	b480      	push	{r7}
 8007942:	b087      	sub	sp, #28
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]
 800794c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	6a1b      	ldr	r3, [r3, #32]
 8007952:	f023 0201 	bic.w	r2, r3, #1
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	699b      	ldr	r3, [r3, #24]
 800795e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6a1b      	ldr	r3, [r3, #32]
 8007964:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	4a28      	ldr	r2, [pc, #160]	; (8007a0c <TIM_TI1_SetConfig+0xcc>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d01b      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007974:	d017      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	4a25      	ldr	r2, [pc, #148]	; (8007a10 <TIM_TI1_SetConfig+0xd0>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d013      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4a24      	ldr	r2, [pc, #144]	; (8007a14 <TIM_TI1_SetConfig+0xd4>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d00f      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	4a23      	ldr	r2, [pc, #140]	; (8007a18 <TIM_TI1_SetConfig+0xd8>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d00b      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	4a22      	ldr	r2, [pc, #136]	; (8007a1c <TIM_TI1_SetConfig+0xdc>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d007      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	4a21      	ldr	r2, [pc, #132]	; (8007a20 <TIM_TI1_SetConfig+0xe0>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d003      	beq.n	80079a6 <TIM_TI1_SetConfig+0x66>
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	4a20      	ldr	r2, [pc, #128]	; (8007a24 <TIM_TI1_SetConfig+0xe4>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d101      	bne.n	80079aa <TIM_TI1_SetConfig+0x6a>
 80079a6:	2301      	movs	r3, #1
 80079a8:	e000      	b.n	80079ac <TIM_TI1_SetConfig+0x6c>
 80079aa:	2300      	movs	r3, #0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d008      	beq.n	80079c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	f023 0303 	bic.w	r3, r3, #3
 80079b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80079b8:	697a      	ldr	r2, [r7, #20]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4313      	orrs	r3, r2
 80079be:	617b      	str	r3, [r7, #20]
 80079c0:	e003      	b.n	80079ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	f043 0301 	orr.w	r3, r3, #1
 80079c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	011b      	lsls	r3, r3, #4
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	697a      	ldr	r2, [r7, #20]
 80079da:	4313      	orrs	r3, r2
 80079dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	f023 030a 	bic.w	r3, r3, #10
 80079e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80079e6:	68bb      	ldr	r3, [r7, #8]
 80079e8:	f003 030a 	and.w	r3, r3, #10
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	697a      	ldr	r2, [r7, #20]
 80079f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	693a      	ldr	r2, [r7, #16]
 80079fc:	621a      	str	r2, [r3, #32]
}
 80079fe:	bf00      	nop
 8007a00:	371c      	adds	r7, #28
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
 8007a0a:	bf00      	nop
 8007a0c:	40010000 	.word	0x40010000
 8007a10:	40000400 	.word	0x40000400
 8007a14:	40000800 	.word	0x40000800
 8007a18:	40000c00 	.word	0x40000c00
 8007a1c:	40010400 	.word	0x40010400
 8007a20:	40014000 	.word	0x40014000
 8007a24:	40001800 	.word	0x40001800

08007a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	b087      	sub	sp, #28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	60f8      	str	r0, [r7, #12]
 8007a30:	60b9      	str	r1, [r7, #8]
 8007a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6a1b      	ldr	r3, [r3, #32]
 8007a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	f023 0201 	bic.w	r2, r3, #1
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	011b      	lsls	r3, r3, #4
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f023 030a 	bic.w	r3, r3, #10
 8007a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	697a      	ldr	r2, [r7, #20]
 8007a78:	621a      	str	r2, [r3, #32]
}
 8007a7a:	bf00      	nop
 8007a7c:	371c      	adds	r7, #28
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007a86:	b480      	push	{r7}
 8007a88:	b087      	sub	sp, #28
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	60f8      	str	r0, [r7, #12]
 8007a8e:	60b9      	str	r1, [r7, #8]
 8007a90:	607a      	str	r2, [r7, #4]
 8007a92:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	f023 0210 	bic.w	r2, r3, #16
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ab2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	021b      	lsls	r3, r3, #8
 8007ab8:	697a      	ldr	r2, [r7, #20]
 8007aba:	4313      	orrs	r3, r2
 8007abc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ac4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	031b      	lsls	r3, r3, #12
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007ad8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	011b      	lsls	r3, r3, #4
 8007ade:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	693a      	ldr	r2, [r7, #16]
 8007af2:	621a      	str	r2, [r3, #32]
}
 8007af4:	bf00      	nop
 8007af6:	371c      	adds	r7, #28
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b087      	sub	sp, #28
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	60b9      	str	r1, [r7, #8]
 8007b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	6a1b      	ldr	r3, [r3, #32]
 8007b10:	f023 0210 	bic.w	r2, r3, #16
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	699b      	ldr	r3, [r3, #24]
 8007b1c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6a1b      	ldr	r3, [r3, #32]
 8007b22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b2a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	031b      	lsls	r3, r3, #12
 8007b30:	697a      	ldr	r2, [r7, #20]
 8007b32:	4313      	orrs	r3, r2
 8007b34:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b3c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	011b      	lsls	r3, r3, #4
 8007b42:	693a      	ldr	r2, [r7, #16]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	693a      	ldr	r2, [r7, #16]
 8007b52:	621a      	str	r2, [r3, #32]
}
 8007b54:	bf00      	nop
 8007b56:	371c      	adds	r7, #28
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5e:	4770      	bx	lr

08007b60 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007b60:	b480      	push	{r7}
 8007b62:	b087      	sub	sp, #28
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	60f8      	str	r0, [r7, #12]
 8007b68:	60b9      	str	r1, [r7, #8]
 8007b6a:	607a      	str	r2, [r7, #4]
 8007b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	69db      	ldr	r3, [r3, #28]
 8007b7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6a1b      	ldr	r3, [r3, #32]
 8007b84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f023 0303 	bic.w	r3, r3, #3
 8007b8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b9c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	011b      	lsls	r3, r3, #4
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	697a      	ldr	r2, [r7, #20]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007bb0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	021b      	lsls	r3, r3, #8
 8007bb6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	693a      	ldr	r2, [r7, #16]
 8007bca:	621a      	str	r2, [r3, #32]
}
 8007bcc:	bf00      	nop
 8007bce:	371c      	adds	r7, #28
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr

08007bd8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b087      	sub	sp, #28
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	60f8      	str	r0, [r7, #12]
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	607a      	str	r2, [r7, #4]
 8007be4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6a1b      	ldr	r3, [r3, #32]
 8007bea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a1b      	ldr	r3, [r3, #32]
 8007bfc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c04:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	021b      	lsls	r3, r3, #8
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c16:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	031b      	lsls	r3, r3, #12
 8007c1c:	b29b      	uxth	r3, r3
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007c2a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	031b      	lsls	r3, r3, #12
 8007c30:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	697a      	ldr	r2, [r7, #20]
 8007c3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	621a      	str	r2, [r3, #32]
}
 8007c46:	bf00      	nop
 8007c48:	371c      	adds	r7, #28
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr

08007c52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c52:	b480      	push	{r7}
 8007c54:	b085      	sub	sp, #20
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
 8007c5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c6a:	683a      	ldr	r2, [r7, #0]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	f043 0307 	orr.w	r3, r3, #7
 8007c74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	609a      	str	r2, [r3, #8]
}
 8007c7c:	bf00      	nop
 8007c7e:	3714      	adds	r7, #20
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b087      	sub	sp, #28
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
 8007c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	689b      	ldr	r3, [r3, #8]
 8007c9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ca2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	021a      	lsls	r2, r3, #8
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	431a      	orrs	r2, r3
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	697a      	ldr	r2, [r7, #20]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	697a      	ldr	r2, [r7, #20]
 8007cba:	609a      	str	r2, [r3, #8]
}
 8007cbc:	bf00      	nop
 8007cbe:	371c      	adds	r7, #28
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b087      	sub	sp, #28
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f003 031f 	and.w	r3, r3, #31
 8007cda:	2201      	movs	r2, #1
 8007cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ce0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6a1a      	ldr	r2, [r3, #32]
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	43db      	mvns	r3, r3
 8007cea:	401a      	ands	r2, r3
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6a1a      	ldr	r2, [r3, #32]
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	f003 031f 	and.w	r3, r3, #31
 8007cfa:	6879      	ldr	r1, [r7, #4]
 8007cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8007d00:	431a      	orrs	r2, r3
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	621a      	str	r2, [r3, #32]
}
 8007d06:	bf00      	nop
 8007d08:	371c      	adds	r7, #28
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d10:	4770      	bx	lr
	...

08007d14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b085      	sub	sp, #20
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d101      	bne.n	8007d2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d28:	2302      	movs	r3, #2
 8007d2a:	e05a      	b.n	8007de2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2202      	movs	r2, #2
 8007d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a21      	ldr	r2, [pc, #132]	; (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d022      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d78:	d01d      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a1d      	ldr	r2, [pc, #116]	; (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d018      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a1b      	ldr	r2, [pc, #108]	; (8007df8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d013      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a1a      	ldr	r2, [pc, #104]	; (8007dfc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d00e      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a18      	ldr	r2, [pc, #96]	; (8007e00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d009      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a17      	ldr	r2, [pc, #92]	; (8007e04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d004      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a15      	ldr	r2, [pc, #84]	; (8007e08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d10c      	bne.n	8007dd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	685b      	ldr	r3, [r3, #4]
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	40010000 	.word	0x40010000
 8007df4:	40000400 	.word	0x40000400
 8007df8:	40000800 	.word	0x40000800
 8007dfc:	40000c00 	.word	0x40000c00
 8007e00:	40010400 	.word	0x40010400
 8007e04:	40014000 	.word	0x40014000
 8007e08:	40001800 	.word	0x40001800

08007e0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b083      	sub	sp, #12
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e28:	bf00      	nop
 8007e2a:	370c      	adds	r7, #12
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e32:	4770      	bx	lr

08007e34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d101      	bne.n	8007e46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e42:	2301      	movs	r3, #1
 8007e44:	e03f      	b.n	8007ec6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d106      	bne.n	8007e60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f7fa f8ee 	bl	800203c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2224      	movs	r2, #36	; 0x24
 8007e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	68da      	ldr	r2, [r3, #12]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f000 fddf 	bl	8008a3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	691a      	ldr	r2, [r3, #16]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	695a      	ldr	r2, [r3, #20]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	68da      	ldr	r2, [r3, #12]
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007eac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2220      	movs	r2, #32
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2220      	movs	r2, #32
 8007ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ec4:	2300      	movs	r3, #0
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3708      	adds	r7, #8
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ece:	b580      	push	{r7, lr}
 8007ed0:	b08a      	sub	sp, #40	; 0x28
 8007ed2:	af02      	add	r7, sp, #8
 8007ed4:	60f8      	str	r0, [r7, #12]
 8007ed6:	60b9      	str	r1, [r7, #8]
 8007ed8:	603b      	str	r3, [r7, #0]
 8007eda:	4613      	mov	r3, r2
 8007edc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	2b20      	cmp	r3, #32
 8007eec:	d17c      	bne.n	8007fe8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d002      	beq.n	8007efa <HAL_UART_Transmit+0x2c>
 8007ef4:	88fb      	ldrh	r3, [r7, #6]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d101      	bne.n	8007efe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	e075      	b.n	8007fea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d101      	bne.n	8007f0c <HAL_UART_Transmit+0x3e>
 8007f08:	2302      	movs	r3, #2
 8007f0a:	e06e      	b.n	8007fea <HAL_UART_Transmit+0x11c>
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	2201      	movs	r2, #1
 8007f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2200      	movs	r2, #0
 8007f18:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	2221      	movs	r2, #33	; 0x21
 8007f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f22:	f7fb fcb3 	bl	800388c <HAL_GetTick>
 8007f26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	88fa      	ldrh	r2, [r7, #6]
 8007f2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	88fa      	ldrh	r2, [r7, #6]
 8007f32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f3c:	d108      	bne.n	8007f50 <HAL_UART_Transmit+0x82>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	691b      	ldr	r3, [r3, #16]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d104      	bne.n	8007f50 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007f46:	2300      	movs	r3, #0
 8007f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f4a:	68bb      	ldr	r3, [r7, #8]
 8007f4c:	61bb      	str	r3, [r7, #24]
 8007f4e:	e003      	b.n	8007f58 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f54:	2300      	movs	r3, #0
 8007f56:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007f60:	e02a      	b.n	8007fb8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	2180      	movs	r1, #128	; 0x80
 8007f6c:	68f8      	ldr	r0, [r7, #12]
 8007f6e:	f000 fb1f 	bl	80085b0 <UART_WaitOnFlagUntilTimeout>
 8007f72:	4603      	mov	r3, r0
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e036      	b.n	8007fea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d10b      	bne.n	8007f9a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	881b      	ldrh	r3, [r3, #0]
 8007f86:	461a      	mov	r2, r3
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f92:	69bb      	ldr	r3, [r7, #24]
 8007f94:	3302      	adds	r3, #2
 8007f96:	61bb      	str	r3, [r7, #24]
 8007f98:	e007      	b.n	8007faa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f9a:	69fb      	ldr	r3, [r7, #28]
 8007f9c:	781a      	ldrb	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1cf      	bne.n	8007f62 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	2140      	movs	r1, #64	; 0x40
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f000 faef 	bl	80085b0 <UART_WaitOnFlagUntilTimeout>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d001      	beq.n	8007fdc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007fd8:	2303      	movs	r3, #3
 8007fda:	e006      	b.n	8007fea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	e000      	b.n	8007fea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007fe8:	2302      	movs	r3, #2
  }
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3720      	adds	r7, #32
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}

08007ff2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ff2:	b580      	push	{r7, lr}
 8007ff4:	b084      	sub	sp, #16
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	60f8      	str	r0, [r7, #12]
 8007ffa:	60b9      	str	r1, [r7, #8]
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008006:	b2db      	uxtb	r3, r3
 8008008:	2b20      	cmp	r3, #32
 800800a:	d11d      	bne.n	8008048 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d002      	beq.n	8008018 <HAL_UART_Receive_IT+0x26>
 8008012:	88fb      	ldrh	r3, [r7, #6]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d101      	bne.n	800801c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e016      	b.n	800804a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008022:	2b01      	cmp	r3, #1
 8008024:	d101      	bne.n	800802a <HAL_UART_Receive_IT+0x38>
 8008026:	2302      	movs	r3, #2
 8008028:	e00f      	b.n	800804a <HAL_UART_Receive_IT+0x58>
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008038:	88fb      	ldrh	r3, [r7, #6]
 800803a:	461a      	mov	r2, r3
 800803c:	68b9      	ldr	r1, [r7, #8]
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f000 fb24 	bl	800868c <UART_Start_Receive_IT>
 8008044:	4603      	mov	r3, r0
 8008046:	e000      	b.n	800804a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008048:	2302      	movs	r3, #2
  }
}
 800804a:	4618      	mov	r0, r3
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
	...

08008054 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b0ba      	sub	sp, #232	; 0xe8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	695b      	ldr	r3, [r3, #20]
 8008076:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800807a:	2300      	movs	r3, #0
 800807c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008080:	2300      	movs	r3, #0
 8008082:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800808a:	f003 030f 	and.w	r3, r3, #15
 800808e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008092:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008096:	2b00      	cmp	r3, #0
 8008098:	d10f      	bne.n	80080ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800809a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800809e:	f003 0320 	and.w	r3, r3, #32
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d009      	beq.n	80080ba <HAL_UART_IRQHandler+0x66>
 80080a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080aa:	f003 0320 	and.w	r3, r3, #32
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d003      	beq.n	80080ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fc07 	bl	80088c6 <UART_Receive_IT>
      return;
 80080b8:	e256      	b.n	8008568 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 80de 	beq.w	8008280 <HAL_UART_IRQHandler+0x22c>
 80080c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080c8:	f003 0301 	and.w	r3, r3, #1
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d106      	bne.n	80080de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080d4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080d8:	2b00      	cmp	r3, #0
 80080da:	f000 80d1 	beq.w	8008280 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080e2:	f003 0301 	and.w	r3, r3, #1
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00b      	beq.n	8008102 <HAL_UART_IRQHandler+0xae>
 80080ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d005      	beq.n	8008102 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080fa:	f043 0201 	orr.w	r2, r3, #1
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008106:	f003 0304 	and.w	r3, r3, #4
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00b      	beq.n	8008126 <HAL_UART_IRQHandler+0xd2>
 800810e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008112:	f003 0301 	and.w	r3, r3, #1
 8008116:	2b00      	cmp	r3, #0
 8008118:	d005      	beq.n	8008126 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800811e:	f043 0202 	orr.w	r2, r3, #2
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008126:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800812a:	f003 0302 	and.w	r3, r3, #2
 800812e:	2b00      	cmp	r3, #0
 8008130:	d00b      	beq.n	800814a <HAL_UART_IRQHandler+0xf6>
 8008132:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	2b00      	cmp	r3, #0
 800813c:	d005      	beq.n	800814a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008142:	f043 0204 	orr.w	r2, r3, #4
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800814a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800814e:	f003 0308 	and.w	r3, r3, #8
 8008152:	2b00      	cmp	r3, #0
 8008154:	d011      	beq.n	800817a <HAL_UART_IRQHandler+0x126>
 8008156:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800815a:	f003 0320 	and.w	r3, r3, #32
 800815e:	2b00      	cmp	r3, #0
 8008160:	d105      	bne.n	800816e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008162:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008166:	f003 0301 	and.w	r3, r3, #1
 800816a:	2b00      	cmp	r3, #0
 800816c:	d005      	beq.n	800817a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008172:	f043 0208 	orr.w	r2, r3, #8
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817e:	2b00      	cmp	r3, #0
 8008180:	f000 81ed 	beq.w	800855e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008188:	f003 0320 	and.w	r3, r3, #32
 800818c:	2b00      	cmp	r3, #0
 800818e:	d008      	beq.n	80081a2 <HAL_UART_IRQHandler+0x14e>
 8008190:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008194:	f003 0320 	and.w	r3, r3, #32
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f000 fb92 	bl	80088c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	695b      	ldr	r3, [r3, #20]
 80081a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ac:	2b40      	cmp	r3, #64	; 0x40
 80081ae:	bf0c      	ite	eq
 80081b0:	2301      	moveq	r3, #1
 80081b2:	2300      	movne	r3, #0
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081be:	f003 0308 	and.w	r3, r3, #8
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d103      	bne.n	80081ce <HAL_UART_IRQHandler+0x17a>
 80081c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d04f      	beq.n	800826e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f000 fa9a 	bl	8008708 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	695b      	ldr	r3, [r3, #20]
 80081da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081de:	2b40      	cmp	r3, #64	; 0x40
 80081e0:	d141      	bne.n	8008266 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	3314      	adds	r3, #20
 80081e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081f0:	e853 3f00 	ldrex	r3, [r3]
 80081f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80081f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80081fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008200:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	3314      	adds	r3, #20
 800820a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800820e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008212:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008216:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800821a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800821e:	e841 2300 	strex	r3, r2, [r1]
 8008222:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008226:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800822a:	2b00      	cmp	r3, #0
 800822c:	d1d9      	bne.n	80081e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008232:	2b00      	cmp	r3, #0
 8008234:	d013      	beq.n	800825e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823a:	4a7d      	ldr	r2, [pc, #500]	; (8008430 <HAL_UART_IRQHandler+0x3dc>)
 800823c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008242:	4618      	mov	r0, r3
 8008244:	f7fb fcd3 	bl	8003bee <HAL_DMA_Abort_IT>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d016      	beq.n	800827c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008254:	687a      	ldr	r2, [r7, #4]
 8008256:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008258:	4610      	mov	r0, r2
 800825a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800825c:	e00e      	b.n	800827c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f990 	bl	8008584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008264:	e00a      	b.n	800827c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f000 f98c 	bl	8008584 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800826c:	e006      	b.n	800827c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f988 	bl	8008584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800827a:	e170      	b.n	800855e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827c:	bf00      	nop
    return;
 800827e:	e16e      	b.n	800855e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008284:	2b01      	cmp	r3, #1
 8008286:	f040 814a 	bne.w	800851e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800828a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800828e:	f003 0310 	and.w	r3, r3, #16
 8008292:	2b00      	cmp	r3, #0
 8008294:	f000 8143 	beq.w	800851e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800829c:	f003 0310 	and.w	r3, r3, #16
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f000 813c 	beq.w	800851e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082a6:	2300      	movs	r3, #0
 80082a8:	60bb      	str	r3, [r7, #8]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	60bb      	str	r3, [r7, #8]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	60bb      	str	r3, [r7, #8]
 80082ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	695b      	ldr	r3, [r3, #20]
 80082c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082c6:	2b40      	cmp	r3, #64	; 0x40
 80082c8:	f040 80b4 	bne.w	8008434 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80082dc:	2b00      	cmp	r3, #0
 80082de:	f000 8140 	beq.w	8008562 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082ea:	429a      	cmp	r2, r3
 80082ec:	f080 8139 	bcs.w	8008562 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082f6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008302:	f000 8088 	beq.w	8008416 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	330c      	adds	r3, #12
 800830c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008310:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008314:	e853 3f00 	ldrex	r3, [r3]
 8008318:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800831c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008324:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	330c      	adds	r3, #12
 800832e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008332:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800833a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800833e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008342:	e841 2300 	strex	r3, r2, [r1]
 8008346:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800834a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1d9      	bne.n	8008306 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	3314      	adds	r3, #20
 8008358:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800835c:	e853 3f00 	ldrex	r3, [r3]
 8008360:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008364:	f023 0301 	bic.w	r3, r3, #1
 8008368:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	3314      	adds	r3, #20
 8008372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008376:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800837a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800837e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008382:	e841 2300 	strex	r3, r2, [r1]
 8008386:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008388:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1e1      	bne.n	8008352 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	3314      	adds	r3, #20
 8008394:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008396:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800839e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3314      	adds	r3, #20
 80083ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80083b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80083b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80083b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80083c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1e3      	bne.n	800838e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2220      	movs	r2, #32
 80083ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	330c      	adds	r3, #12
 80083da:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083de:	e853 3f00 	ldrex	r3, [r3]
 80083e2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80083e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083e6:	f023 0310 	bic.w	r3, r3, #16
 80083ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	330c      	adds	r3, #12
 80083f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80083f8:	65ba      	str	r2, [r7, #88]	; 0x58
 80083fa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083fc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80083fe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008400:	e841 2300 	strex	r3, r2, [r1]
 8008404:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008406:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008408:	2b00      	cmp	r3, #0
 800840a:	d1e3      	bne.n	80083d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008410:	4618      	mov	r0, r3
 8008412:	f7fb fb7c 	bl	8003b0e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800841e:	b29b      	uxth	r3, r3
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	b29b      	uxth	r3, r3
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f8b6 	bl	8008598 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800842c:	e099      	b.n	8008562 <HAL_UART_IRQHandler+0x50e>
 800842e:	bf00      	nop
 8008430:	080087cf 	.word	0x080087cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800843c:	b29b      	uxth	r3, r3
 800843e:	1ad3      	subs	r3, r2, r3
 8008440:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008448:	b29b      	uxth	r3, r3
 800844a:	2b00      	cmp	r3, #0
 800844c:	f000 808b 	beq.w	8008566 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008450:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 8086 	beq.w	8008566 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	330c      	adds	r3, #12
 8008460:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008464:	e853 3f00 	ldrex	r3, [r3]
 8008468:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800846a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800846c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008470:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	330c      	adds	r3, #12
 800847a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800847e:	647a      	str	r2, [r7, #68]	; 0x44
 8008480:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008482:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008484:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008486:	e841 2300 	strex	r3, r2, [r1]
 800848a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800848c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1e3      	bne.n	800845a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3314      	adds	r3, #20
 8008498:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800849c:	e853 3f00 	ldrex	r3, [r3]
 80084a0:	623b      	str	r3, [r7, #32]
   return(result);
 80084a2:	6a3b      	ldr	r3, [r7, #32]
 80084a4:	f023 0301 	bic.w	r3, r3, #1
 80084a8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	3314      	adds	r3, #20
 80084b2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80084b6:	633a      	str	r2, [r7, #48]	; 0x30
 80084b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e3      	bne.n	8008492 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	330c      	adds	r3, #12
 80084de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	e853 3f00 	ldrex	r3, [r3]
 80084e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f023 0310 	bic.w	r3, r3, #16
 80084ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	330c      	adds	r3, #12
 80084f8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80084fc:	61fa      	str	r2, [r7, #28]
 80084fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008500:	69b9      	ldr	r1, [r7, #24]
 8008502:	69fa      	ldr	r2, [r7, #28]
 8008504:	e841 2300 	strex	r3, r2, [r1]
 8008508:	617b      	str	r3, [r7, #20]
   return(result);
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1e3      	bne.n	80084d8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008510:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008514:	4619      	mov	r1, r3
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f83e 	bl	8008598 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800851c:	e023      	b.n	8008566 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800851e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008526:	2b00      	cmp	r3, #0
 8008528:	d009      	beq.n	800853e <HAL_UART_IRQHandler+0x4ea>
 800852a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800852e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008532:	2b00      	cmp	r3, #0
 8008534:	d003      	beq.n	800853e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f95d 	bl	80087f6 <UART_Transmit_IT>
    return;
 800853c:	e014      	b.n	8008568 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800853e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00e      	beq.n	8008568 <HAL_UART_IRQHandler+0x514>
 800854a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800854e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008552:	2b00      	cmp	r3, #0
 8008554:	d008      	beq.n	8008568 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 f99d 	bl	8008896 <UART_EndTransmit_IT>
    return;
 800855c:	e004      	b.n	8008568 <HAL_UART_IRQHandler+0x514>
    return;
 800855e:	bf00      	nop
 8008560:	e002      	b.n	8008568 <HAL_UART_IRQHandler+0x514>
      return;
 8008562:	bf00      	nop
 8008564:	e000      	b.n	8008568 <HAL_UART_IRQHandler+0x514>
      return;
 8008566:	bf00      	nop
  }
}
 8008568:	37e8      	adds	r7, #232	; 0xe8
 800856a:	46bd      	mov	sp, r7
 800856c:	bd80      	pop	{r7, pc}
 800856e:	bf00      	nop

08008570 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008570:	b480      	push	{r7}
 8008572:	b083      	sub	sp, #12
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008578:	bf00      	nop
 800857a:	370c      	adds	r7, #12
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008584:	b480      	push	{r7}
 8008586:	b083      	sub	sp, #12
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800858c:	bf00      	nop
 800858e:	370c      	adds	r7, #12
 8008590:	46bd      	mov	sp, r7
 8008592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008596:	4770      	bx	lr

08008598 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008598:	b480      	push	{r7}
 800859a:	b083      	sub	sp, #12
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
 80085a0:	460b      	mov	r3, r1
 80085a2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085a4:	bf00      	nop
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b090      	sub	sp, #64	; 0x40
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	603b      	str	r3, [r7, #0]
 80085bc:	4613      	mov	r3, r2
 80085be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085c0:	e050      	b.n	8008664 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085c8:	d04c      	beq.n	8008664 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80085ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d007      	beq.n	80085e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80085d0:	f7fb f95c 	bl	800388c <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085dc:	429a      	cmp	r2, r3
 80085de:	d241      	bcs.n	8008664 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	330c      	adds	r3, #12
 80085e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ea:	e853 3f00 	ldrex	r3, [r3]
 80085ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80085f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	330c      	adds	r3, #12
 80085fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008600:	637a      	str	r2, [r7, #52]	; 0x34
 8008602:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008604:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008606:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008608:	e841 2300 	strex	r3, r2, [r1]
 800860c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800860e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1e5      	bne.n	80085e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	3314      	adds	r3, #20
 800861a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	e853 3f00 	ldrex	r3, [r3]
 8008622:	613b      	str	r3, [r7, #16]
   return(result);
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	f023 0301 	bic.w	r3, r3, #1
 800862a:	63bb      	str	r3, [r7, #56]	; 0x38
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	3314      	adds	r3, #20
 8008632:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008634:	623a      	str	r2, [r7, #32]
 8008636:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008638:	69f9      	ldr	r1, [r7, #28]
 800863a:	6a3a      	ldr	r2, [r7, #32]
 800863c:	e841 2300 	strex	r3, r2, [r1]
 8008640:	61bb      	str	r3, [r7, #24]
   return(result);
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d1e5      	bne.n	8008614 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2220      	movs	r2, #32
 800864c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2220      	movs	r2, #32
 8008654:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008660:	2303      	movs	r3, #3
 8008662:	e00f      	b.n	8008684 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	4013      	ands	r3, r2
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	429a      	cmp	r2, r3
 8008672:	bf0c      	ite	eq
 8008674:	2301      	moveq	r3, #1
 8008676:	2300      	movne	r3, #0
 8008678:	b2db      	uxtb	r3, r3
 800867a:	461a      	mov	r2, r3
 800867c:	79fb      	ldrb	r3, [r7, #7]
 800867e:	429a      	cmp	r2, r3
 8008680:	d09f      	beq.n	80085c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008682:	2300      	movs	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	3740      	adds	r7, #64	; 0x40
 8008688:	46bd      	mov	sp, r7
 800868a:	bd80      	pop	{r7, pc}

0800868c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	60f8      	str	r0, [r7, #12]
 8008694:	60b9      	str	r1, [r7, #8]
 8008696:	4613      	mov	r3, r2
 8008698:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	68ba      	ldr	r2, [r7, #8]
 800869e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	88fa      	ldrh	r2, [r7, #6]
 80086a4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	88fa      	ldrh	r2, [r7, #6]
 80086aa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2200      	movs	r2, #0
 80086b0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2222      	movs	r2, #34	; 0x22
 80086b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2200      	movs	r2, #0
 80086be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	691b      	ldr	r3, [r3, #16]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d007      	beq.n	80086da <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68da      	ldr	r2, [r3, #12]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	695a      	ldr	r2, [r3, #20]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f042 0201 	orr.w	r2, r2, #1
 80086e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	68da      	ldr	r2, [r3, #12]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f042 0220 	orr.w	r2, r2, #32
 80086f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008708:	b480      	push	{r7}
 800870a:	b095      	sub	sp, #84	; 0x54
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	330c      	adds	r3, #12
 8008716:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800871a:	e853 3f00 	ldrex	r3, [r3]
 800871e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008720:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008722:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008726:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	330c      	adds	r3, #12
 800872e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008730:	643a      	str	r2, [r7, #64]	; 0x40
 8008732:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008734:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008736:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008738:	e841 2300 	strex	r3, r2, [r1]
 800873c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800873e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008740:	2b00      	cmp	r3, #0
 8008742:	d1e5      	bne.n	8008710 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	3314      	adds	r3, #20
 800874a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874c:	6a3b      	ldr	r3, [r7, #32]
 800874e:	e853 3f00 	ldrex	r3, [r3]
 8008752:	61fb      	str	r3, [r7, #28]
   return(result);
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	f023 0301 	bic.w	r3, r3, #1
 800875a:	64bb      	str	r3, [r7, #72]	; 0x48
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3314      	adds	r3, #20
 8008762:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008764:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008766:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008768:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800876a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800876c:	e841 2300 	strex	r3, r2, [r1]
 8008770:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008774:	2b00      	cmp	r3, #0
 8008776:	d1e5      	bne.n	8008744 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800877c:	2b01      	cmp	r3, #1
 800877e:	d119      	bne.n	80087b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	330c      	adds	r3, #12
 8008786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	e853 3f00 	ldrex	r3, [r3]
 800878e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f023 0310 	bic.w	r3, r3, #16
 8008796:	647b      	str	r3, [r7, #68]	; 0x44
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	330c      	adds	r3, #12
 800879e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087a0:	61ba      	str	r2, [r7, #24]
 80087a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a4:	6979      	ldr	r1, [r7, #20]
 80087a6:	69ba      	ldr	r2, [r7, #24]
 80087a8:	e841 2300 	strex	r3, r2, [r1]
 80087ac:	613b      	str	r3, [r7, #16]
   return(result);
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1e5      	bne.n	8008780 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	2220      	movs	r2, #32
 80087b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80087c2:	bf00      	nop
 80087c4:	3754      	adds	r7, #84	; 0x54
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr

080087ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087ce:	b580      	push	{r7, lr}
 80087d0:	b084      	sub	sp, #16
 80087d2:	af00      	add	r7, sp, #0
 80087d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087e8:	68f8      	ldr	r0, [r7, #12]
 80087ea:	f7ff fecb 	bl	8008584 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087ee:	bf00      	nop
 80087f0:	3710      	adds	r7, #16
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bd80      	pop	{r7, pc}

080087f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087f6:	b480      	push	{r7}
 80087f8:	b085      	sub	sp, #20
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008804:	b2db      	uxtb	r3, r3
 8008806:	2b21      	cmp	r3, #33	; 0x21
 8008808:	d13e      	bne.n	8008888 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008812:	d114      	bne.n	800883e <UART_Transmit_IT+0x48>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	691b      	ldr	r3, [r3, #16]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d110      	bne.n	800883e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a1b      	ldr	r3, [r3, #32]
 8008820:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	881b      	ldrh	r3, [r3, #0]
 8008826:	461a      	mov	r2, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008830:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6a1b      	ldr	r3, [r3, #32]
 8008836:	1c9a      	adds	r2, r3, #2
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	621a      	str	r2, [r3, #32]
 800883c:	e008      	b.n	8008850 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	1c59      	adds	r1, r3, #1
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	6211      	str	r1, [r2, #32]
 8008848:	781a      	ldrb	r2, [r3, #0]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008854:	b29b      	uxth	r3, r3
 8008856:	3b01      	subs	r3, #1
 8008858:	b29b      	uxth	r3, r3
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	4619      	mov	r1, r3
 800885e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008860:	2b00      	cmp	r3, #0
 8008862:	d10f      	bne.n	8008884 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68da      	ldr	r2, [r3, #12]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008872:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68da      	ldr	r2, [r3, #12]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008882:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008884:	2300      	movs	r3, #0
 8008886:	e000      	b.n	800888a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008888:	2302      	movs	r3, #2
  }
}
 800888a:	4618      	mov	r0, r3
 800888c:	3714      	adds	r7, #20
 800888e:	46bd      	mov	sp, r7
 8008890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008894:	4770      	bx	lr

08008896 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008896:	b580      	push	{r7, lr}
 8008898:	b082      	sub	sp, #8
 800889a:	af00      	add	r7, sp, #0
 800889c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	68da      	ldr	r2, [r3, #12]
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2220      	movs	r2, #32
 80088b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f7ff fe5a 	bl	8008570 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b08c      	sub	sp, #48	; 0x30
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088d4:	b2db      	uxtb	r3, r3
 80088d6:	2b22      	cmp	r3, #34	; 0x22
 80088d8:	f040 80ab 	bne.w	8008a32 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088e4:	d117      	bne.n	8008916 <UART_Receive_IT+0x50>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	691b      	ldr	r3, [r3, #16]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d113      	bne.n	8008916 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088ee:	2300      	movs	r3, #0
 80088f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	b29b      	uxth	r3, r3
 8008900:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008904:	b29a      	uxth	r2, r3
 8008906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008908:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800890e:	1c9a      	adds	r2, r3, #2
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	629a      	str	r2, [r3, #40]	; 0x28
 8008914:	e026      	b.n	8008964 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800891c:	2300      	movs	r3, #0
 800891e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	689b      	ldr	r3, [r3, #8]
 8008924:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008928:	d007      	beq.n	800893a <UART_Receive_IT+0x74>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10a      	bne.n	8008948 <UART_Receive_IT+0x82>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d106      	bne.n	8008948 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	685b      	ldr	r3, [r3, #4]
 8008940:	b2da      	uxtb	r2, r3
 8008942:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008944:	701a      	strb	r2, [r3, #0]
 8008946:	e008      	b.n	800895a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	b2db      	uxtb	r3, r3
 8008950:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008954:	b2da      	uxtb	r2, r3
 8008956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008958:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800895e:	1c5a      	adds	r2, r3, #1
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008968:	b29b      	uxth	r3, r3
 800896a:	3b01      	subs	r3, #1
 800896c:	b29b      	uxth	r3, r3
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	4619      	mov	r1, r3
 8008972:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008974:	2b00      	cmp	r3, #0
 8008976:	d15a      	bne.n	8008a2e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68da      	ldr	r2, [r3, #12]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f022 0220 	bic.w	r2, r2, #32
 8008986:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	68da      	ldr	r2, [r3, #12]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008996:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	695a      	ldr	r2, [r3, #20]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f022 0201 	bic.w	r2, r2, #1
 80089a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2220      	movs	r2, #32
 80089ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b4:	2b01      	cmp	r3, #1
 80089b6:	d135      	bne.n	8008a24 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	330c      	adds	r3, #12
 80089c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	e853 3f00 	ldrex	r3, [r3]
 80089cc:	613b      	str	r3, [r7, #16]
   return(result);
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	f023 0310 	bic.w	r3, r3, #16
 80089d4:	627b      	str	r3, [r7, #36]	; 0x24
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	330c      	adds	r3, #12
 80089dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089de:	623a      	str	r2, [r7, #32]
 80089e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e2:	69f9      	ldr	r1, [r7, #28]
 80089e4:	6a3a      	ldr	r2, [r7, #32]
 80089e6:	e841 2300 	strex	r3, r2, [r1]
 80089ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80089ec:	69bb      	ldr	r3, [r7, #24]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1e5      	bne.n	80089be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 0310 	and.w	r3, r3, #16
 80089fc:	2b10      	cmp	r3, #16
 80089fe:	d10a      	bne.n	8008a16 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a00:	2300      	movs	r3, #0
 8008a02:	60fb      	str	r3, [r7, #12]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	60fb      	str	r3, [r7, #12]
 8008a14:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f7ff fdbb 	bl	8008598 <HAL_UARTEx_RxEventCallback>
 8008a22:	e002      	b.n	8008a2a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f7f9 fdcf 	bl	80025c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	e002      	b.n	8008a34 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	e000      	b.n	8008a34 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008a32:	2302      	movs	r3, #2
  }
}
 8008a34:	4618      	mov	r0, r3
 8008a36:	3730      	adds	r7, #48	; 0x30
 8008a38:	46bd      	mov	sp, r7
 8008a3a:	bd80      	pop	{r7, pc}

08008a3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a40:	b0c0      	sub	sp, #256	; 0x100
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a58:	68d9      	ldr	r1, [r3, #12]
 8008a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	ea40 0301 	orr.w	r3, r0, r1
 8008a64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a6a:	689a      	ldr	r2, [r3, #8]
 8008a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	431a      	orrs	r2, r3
 8008a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	431a      	orrs	r2, r3
 8008a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a80:	69db      	ldr	r3, [r3, #28]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008a94:	f021 010c 	bic.w	r1, r1, #12
 8008a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008aa2:	430b      	orrs	r3, r1
 8008aa4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	695b      	ldr	r3, [r3, #20]
 8008aae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ab6:	6999      	ldr	r1, [r3, #24]
 8008ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008abc:	681a      	ldr	r2, [r3, #0]
 8008abe:	ea40 0301 	orr.w	r3, r0, r1
 8008ac2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	4b8f      	ldr	r3, [pc, #572]	; (8008d08 <UART_SetConfig+0x2cc>)
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d005      	beq.n	8008adc <UART_SetConfig+0xa0>
 8008ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	4b8d      	ldr	r3, [pc, #564]	; (8008d0c <UART_SetConfig+0x2d0>)
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d104      	bne.n	8008ae6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008adc:	f7fd f818 	bl	8005b10 <HAL_RCC_GetPCLK2Freq>
 8008ae0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008ae4:	e003      	b.n	8008aee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ae6:	f7fc ffff 	bl	8005ae8 <HAL_RCC_GetPCLK1Freq>
 8008aea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008af2:	69db      	ldr	r3, [r3, #28]
 8008af4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008af8:	f040 810c 	bne.w	8008d14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008afc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b00:	2200      	movs	r2, #0
 8008b02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008b0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008b0e:	4622      	mov	r2, r4
 8008b10:	462b      	mov	r3, r5
 8008b12:	1891      	adds	r1, r2, r2
 8008b14:	65b9      	str	r1, [r7, #88]	; 0x58
 8008b16:	415b      	adcs	r3, r3
 8008b18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b1e:	4621      	mov	r1, r4
 8008b20:	eb12 0801 	adds.w	r8, r2, r1
 8008b24:	4629      	mov	r1, r5
 8008b26:	eb43 0901 	adc.w	r9, r3, r1
 8008b2a:	f04f 0200 	mov.w	r2, #0
 8008b2e:	f04f 0300 	mov.w	r3, #0
 8008b32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b3e:	4690      	mov	r8, r2
 8008b40:	4699      	mov	r9, r3
 8008b42:	4623      	mov	r3, r4
 8008b44:	eb18 0303 	adds.w	r3, r8, r3
 8008b48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008b4c:	462b      	mov	r3, r5
 8008b4e:	eb49 0303 	adc.w	r3, r9, r3
 8008b52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008b62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008b66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	18db      	adds	r3, r3, r3
 8008b6e:	653b      	str	r3, [r7, #80]	; 0x50
 8008b70:	4613      	mov	r3, r2
 8008b72:	eb42 0303 	adc.w	r3, r2, r3
 8008b76:	657b      	str	r3, [r7, #84]	; 0x54
 8008b78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008b7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008b80:	f7f7 fb86 	bl	8000290 <__aeabi_uldivmod>
 8008b84:	4602      	mov	r2, r0
 8008b86:	460b      	mov	r3, r1
 8008b88:	4b61      	ldr	r3, [pc, #388]	; (8008d10 <UART_SetConfig+0x2d4>)
 8008b8a:	fba3 2302 	umull	r2, r3, r3, r2
 8008b8e:	095b      	lsrs	r3, r3, #5
 8008b90:	011c      	lsls	r4, r3, #4
 8008b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b96:	2200      	movs	r2, #0
 8008b98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008b9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008ba0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008ba4:	4642      	mov	r2, r8
 8008ba6:	464b      	mov	r3, r9
 8008ba8:	1891      	adds	r1, r2, r2
 8008baa:	64b9      	str	r1, [r7, #72]	; 0x48
 8008bac:	415b      	adcs	r3, r3
 8008bae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008bb4:	4641      	mov	r1, r8
 8008bb6:	eb12 0a01 	adds.w	sl, r2, r1
 8008bba:	4649      	mov	r1, r9
 8008bbc:	eb43 0b01 	adc.w	fp, r3, r1
 8008bc0:	f04f 0200 	mov.w	r2, #0
 8008bc4:	f04f 0300 	mov.w	r3, #0
 8008bc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bcc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008bd4:	4692      	mov	sl, r2
 8008bd6:	469b      	mov	fp, r3
 8008bd8:	4643      	mov	r3, r8
 8008bda:	eb1a 0303 	adds.w	r3, sl, r3
 8008bde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008be2:	464b      	mov	r3, r9
 8008be4:	eb4b 0303 	adc.w	r3, fp, r3
 8008be8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008bf8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008bfc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008c00:	460b      	mov	r3, r1
 8008c02:	18db      	adds	r3, r3, r3
 8008c04:	643b      	str	r3, [r7, #64]	; 0x40
 8008c06:	4613      	mov	r3, r2
 8008c08:	eb42 0303 	adc.w	r3, r2, r3
 8008c0c:	647b      	str	r3, [r7, #68]	; 0x44
 8008c0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008c16:	f7f7 fb3b 	bl	8000290 <__aeabi_uldivmod>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	4611      	mov	r1, r2
 8008c20:	4b3b      	ldr	r3, [pc, #236]	; (8008d10 <UART_SetConfig+0x2d4>)
 8008c22:	fba3 2301 	umull	r2, r3, r3, r1
 8008c26:	095b      	lsrs	r3, r3, #5
 8008c28:	2264      	movs	r2, #100	; 0x64
 8008c2a:	fb02 f303 	mul.w	r3, r2, r3
 8008c2e:	1acb      	subs	r3, r1, r3
 8008c30:	00db      	lsls	r3, r3, #3
 8008c32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008c36:	4b36      	ldr	r3, [pc, #216]	; (8008d10 <UART_SetConfig+0x2d4>)
 8008c38:	fba3 2302 	umull	r2, r3, r3, r2
 8008c3c:	095b      	lsrs	r3, r3, #5
 8008c3e:	005b      	lsls	r3, r3, #1
 8008c40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c44:	441c      	add	r4, r3
 8008c46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008c54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008c58:	4642      	mov	r2, r8
 8008c5a:	464b      	mov	r3, r9
 8008c5c:	1891      	adds	r1, r2, r2
 8008c5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c60:	415b      	adcs	r3, r3
 8008c62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c68:	4641      	mov	r1, r8
 8008c6a:	1851      	adds	r1, r2, r1
 8008c6c:	6339      	str	r1, [r7, #48]	; 0x30
 8008c6e:	4649      	mov	r1, r9
 8008c70:	414b      	adcs	r3, r1
 8008c72:	637b      	str	r3, [r7, #52]	; 0x34
 8008c74:	f04f 0200 	mov.w	r2, #0
 8008c78:	f04f 0300 	mov.w	r3, #0
 8008c7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008c80:	4659      	mov	r1, fp
 8008c82:	00cb      	lsls	r3, r1, #3
 8008c84:	4651      	mov	r1, sl
 8008c86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c8a:	4651      	mov	r1, sl
 8008c8c:	00ca      	lsls	r2, r1, #3
 8008c8e:	4610      	mov	r0, r2
 8008c90:	4619      	mov	r1, r3
 8008c92:	4603      	mov	r3, r0
 8008c94:	4642      	mov	r2, r8
 8008c96:	189b      	adds	r3, r3, r2
 8008c98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c9c:	464b      	mov	r3, r9
 8008c9e:	460a      	mov	r2, r1
 8008ca0:	eb42 0303 	adc.w	r3, r2, r3
 8008ca4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	2200      	movs	r2, #0
 8008cb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008cb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008cb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008cbc:	460b      	mov	r3, r1
 8008cbe:	18db      	adds	r3, r3, r3
 8008cc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cc2:	4613      	mov	r3, r2
 8008cc4:	eb42 0303 	adc.w	r3, r2, r3
 8008cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008cce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008cd2:	f7f7 fadd 	bl	8000290 <__aeabi_uldivmod>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	460b      	mov	r3, r1
 8008cda:	4b0d      	ldr	r3, [pc, #52]	; (8008d10 <UART_SetConfig+0x2d4>)
 8008cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8008ce0:	095b      	lsrs	r3, r3, #5
 8008ce2:	2164      	movs	r1, #100	; 0x64
 8008ce4:	fb01 f303 	mul.w	r3, r1, r3
 8008ce8:	1ad3      	subs	r3, r2, r3
 8008cea:	00db      	lsls	r3, r3, #3
 8008cec:	3332      	adds	r3, #50	; 0x32
 8008cee:	4a08      	ldr	r2, [pc, #32]	; (8008d10 <UART_SetConfig+0x2d4>)
 8008cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf4:	095b      	lsrs	r3, r3, #5
 8008cf6:	f003 0207 	and.w	r2, r3, #7
 8008cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4422      	add	r2, r4
 8008d02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d04:	e105      	b.n	8008f12 <UART_SetConfig+0x4d6>
 8008d06:	bf00      	nop
 8008d08:	40011000 	.word	0x40011000
 8008d0c:	40011400 	.word	0x40011400
 8008d10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008d1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008d22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008d26:	4642      	mov	r2, r8
 8008d28:	464b      	mov	r3, r9
 8008d2a:	1891      	adds	r1, r2, r2
 8008d2c:	6239      	str	r1, [r7, #32]
 8008d2e:	415b      	adcs	r3, r3
 8008d30:	627b      	str	r3, [r7, #36]	; 0x24
 8008d32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d36:	4641      	mov	r1, r8
 8008d38:	1854      	adds	r4, r2, r1
 8008d3a:	4649      	mov	r1, r9
 8008d3c:	eb43 0501 	adc.w	r5, r3, r1
 8008d40:	f04f 0200 	mov.w	r2, #0
 8008d44:	f04f 0300 	mov.w	r3, #0
 8008d48:	00eb      	lsls	r3, r5, #3
 8008d4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d4e:	00e2      	lsls	r2, r4, #3
 8008d50:	4614      	mov	r4, r2
 8008d52:	461d      	mov	r5, r3
 8008d54:	4643      	mov	r3, r8
 8008d56:	18e3      	adds	r3, r4, r3
 8008d58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008d5c:	464b      	mov	r3, r9
 8008d5e:	eb45 0303 	adc.w	r3, r5, r3
 8008d62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008d72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008d76:	f04f 0200 	mov.w	r2, #0
 8008d7a:	f04f 0300 	mov.w	r3, #0
 8008d7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008d82:	4629      	mov	r1, r5
 8008d84:	008b      	lsls	r3, r1, #2
 8008d86:	4621      	mov	r1, r4
 8008d88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	008a      	lsls	r2, r1, #2
 8008d90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008d94:	f7f7 fa7c 	bl	8000290 <__aeabi_uldivmod>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	4b60      	ldr	r3, [pc, #384]	; (8008f20 <UART_SetConfig+0x4e4>)
 8008d9e:	fba3 2302 	umull	r2, r3, r3, r2
 8008da2:	095b      	lsrs	r3, r3, #5
 8008da4:	011c      	lsls	r4, r3, #4
 8008da6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008daa:	2200      	movs	r2, #0
 8008dac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008db0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008db4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008db8:	4642      	mov	r2, r8
 8008dba:	464b      	mov	r3, r9
 8008dbc:	1891      	adds	r1, r2, r2
 8008dbe:	61b9      	str	r1, [r7, #24]
 8008dc0:	415b      	adcs	r3, r3
 8008dc2:	61fb      	str	r3, [r7, #28]
 8008dc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dc8:	4641      	mov	r1, r8
 8008dca:	1851      	adds	r1, r2, r1
 8008dcc:	6139      	str	r1, [r7, #16]
 8008dce:	4649      	mov	r1, r9
 8008dd0:	414b      	adcs	r3, r1
 8008dd2:	617b      	str	r3, [r7, #20]
 8008dd4:	f04f 0200 	mov.w	r2, #0
 8008dd8:	f04f 0300 	mov.w	r3, #0
 8008ddc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008de0:	4659      	mov	r1, fp
 8008de2:	00cb      	lsls	r3, r1, #3
 8008de4:	4651      	mov	r1, sl
 8008de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dea:	4651      	mov	r1, sl
 8008dec:	00ca      	lsls	r2, r1, #3
 8008dee:	4610      	mov	r0, r2
 8008df0:	4619      	mov	r1, r3
 8008df2:	4603      	mov	r3, r0
 8008df4:	4642      	mov	r2, r8
 8008df6:	189b      	adds	r3, r3, r2
 8008df8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008dfc:	464b      	mov	r3, r9
 8008dfe:	460a      	mov	r2, r1
 8008e00:	eb42 0303 	adc.w	r3, r2, r3
 8008e04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008e14:	f04f 0200 	mov.w	r2, #0
 8008e18:	f04f 0300 	mov.w	r3, #0
 8008e1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008e20:	4649      	mov	r1, r9
 8008e22:	008b      	lsls	r3, r1, #2
 8008e24:	4641      	mov	r1, r8
 8008e26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e2a:	4641      	mov	r1, r8
 8008e2c:	008a      	lsls	r2, r1, #2
 8008e2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008e32:	f7f7 fa2d 	bl	8000290 <__aeabi_uldivmod>
 8008e36:	4602      	mov	r2, r0
 8008e38:	460b      	mov	r3, r1
 8008e3a:	4b39      	ldr	r3, [pc, #228]	; (8008f20 <UART_SetConfig+0x4e4>)
 8008e3c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e40:	095b      	lsrs	r3, r3, #5
 8008e42:	2164      	movs	r1, #100	; 0x64
 8008e44:	fb01 f303 	mul.w	r3, r1, r3
 8008e48:	1ad3      	subs	r3, r2, r3
 8008e4a:	011b      	lsls	r3, r3, #4
 8008e4c:	3332      	adds	r3, #50	; 0x32
 8008e4e:	4a34      	ldr	r2, [pc, #208]	; (8008f20 <UART_SetConfig+0x4e4>)
 8008e50:	fba2 2303 	umull	r2, r3, r2, r3
 8008e54:	095b      	lsrs	r3, r3, #5
 8008e56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e5a:	441c      	add	r4, r3
 8008e5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e60:	2200      	movs	r2, #0
 8008e62:	673b      	str	r3, [r7, #112]	; 0x70
 8008e64:	677a      	str	r2, [r7, #116]	; 0x74
 8008e66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008e6a:	4642      	mov	r2, r8
 8008e6c:	464b      	mov	r3, r9
 8008e6e:	1891      	adds	r1, r2, r2
 8008e70:	60b9      	str	r1, [r7, #8]
 8008e72:	415b      	adcs	r3, r3
 8008e74:	60fb      	str	r3, [r7, #12]
 8008e76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e7a:	4641      	mov	r1, r8
 8008e7c:	1851      	adds	r1, r2, r1
 8008e7e:	6039      	str	r1, [r7, #0]
 8008e80:	4649      	mov	r1, r9
 8008e82:	414b      	adcs	r3, r1
 8008e84:	607b      	str	r3, [r7, #4]
 8008e86:	f04f 0200 	mov.w	r2, #0
 8008e8a:	f04f 0300 	mov.w	r3, #0
 8008e8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e92:	4659      	mov	r1, fp
 8008e94:	00cb      	lsls	r3, r1, #3
 8008e96:	4651      	mov	r1, sl
 8008e98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e9c:	4651      	mov	r1, sl
 8008e9e:	00ca      	lsls	r2, r1, #3
 8008ea0:	4610      	mov	r0, r2
 8008ea2:	4619      	mov	r1, r3
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	4642      	mov	r2, r8
 8008ea8:	189b      	adds	r3, r3, r2
 8008eaa:	66bb      	str	r3, [r7, #104]	; 0x68
 8008eac:	464b      	mov	r3, r9
 8008eae:	460a      	mov	r2, r1
 8008eb0:	eb42 0303 	adc.w	r3, r2, r3
 8008eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	663b      	str	r3, [r7, #96]	; 0x60
 8008ec0:	667a      	str	r2, [r7, #100]	; 0x64
 8008ec2:	f04f 0200 	mov.w	r2, #0
 8008ec6:	f04f 0300 	mov.w	r3, #0
 8008eca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008ece:	4649      	mov	r1, r9
 8008ed0:	008b      	lsls	r3, r1, #2
 8008ed2:	4641      	mov	r1, r8
 8008ed4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ed8:	4641      	mov	r1, r8
 8008eda:	008a      	lsls	r2, r1, #2
 8008edc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008ee0:	f7f7 f9d6 	bl	8000290 <__aeabi_uldivmod>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	460b      	mov	r3, r1
 8008ee8:	4b0d      	ldr	r3, [pc, #52]	; (8008f20 <UART_SetConfig+0x4e4>)
 8008eea:	fba3 1302 	umull	r1, r3, r3, r2
 8008eee:	095b      	lsrs	r3, r3, #5
 8008ef0:	2164      	movs	r1, #100	; 0x64
 8008ef2:	fb01 f303 	mul.w	r3, r1, r3
 8008ef6:	1ad3      	subs	r3, r2, r3
 8008ef8:	011b      	lsls	r3, r3, #4
 8008efa:	3332      	adds	r3, #50	; 0x32
 8008efc:	4a08      	ldr	r2, [pc, #32]	; (8008f20 <UART_SetConfig+0x4e4>)
 8008efe:	fba2 2303 	umull	r2, r3, r2, r3
 8008f02:	095b      	lsrs	r3, r3, #5
 8008f04:	f003 020f 	and.w	r2, r3, #15
 8008f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	4422      	add	r2, r4
 8008f10:	609a      	str	r2, [r3, #8]
}
 8008f12:	bf00      	nop
 8008f14:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f1e:	bf00      	nop
 8008f20:	51eb851f 	.word	0x51eb851f

08008f24 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f24:	b084      	sub	sp, #16
 8008f26:	b580      	push	{r7, lr}
 8008f28:	b084      	sub	sp, #16
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
 8008f2e:	f107 001c 	add.w	r0, r7, #28
 8008f32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d122      	bne.n	8008f82 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f40:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008f50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68db      	ldr	r3, [r3, #12]
 8008f5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008f64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d105      	bne.n	8008f76 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f000 faa2 	bl	80094c0 <USB_CoreReset>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	73fb      	strb	r3, [r7, #15]
 8008f80:	e01a      	b.n	8008fb8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fa96 	bl	80094c0 <USB_CoreReset>
 8008f94:	4603      	mov	r3, r0
 8008f96:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008f98:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d106      	bne.n	8008fac <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	639a      	str	r2, [r3, #56]	; 0x38
 8008faa:	e005      	b.n	8008fb8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d10b      	bne.n	8008fd6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	f043 0206 	orr.w	r2, r3, #6
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	f043 0220 	orr.w	r2, r3, #32
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008fe2:	b004      	add	sp, #16
 8008fe4:	4770      	bx	lr

08008fe6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008fe6:	b480      	push	{r7}
 8008fe8:	b083      	sub	sp, #12
 8008fea:	af00      	add	r7, sp, #0
 8008fec:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	f023 0201 	bic.w	r2, r3, #1
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b084      	sub	sp, #16
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	460b      	mov	r3, r1
 8009012:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009014:	2300      	movs	r3, #0
 8009016:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009024:	78fb      	ldrb	r3, [r7, #3]
 8009026:	2b01      	cmp	r3, #1
 8009028:	d115      	bne.n	8009056 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	68db      	ldr	r3, [r3, #12]
 800902e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009036:	2001      	movs	r0, #1
 8009038:	f7fa fc34 	bl	80038a4 <HAL_Delay>
      ms++;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	3301      	adds	r3, #1
 8009040:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 fa2e 	bl	80094a4 <USB_GetMode>
 8009048:	4603      	mov	r3, r0
 800904a:	2b01      	cmp	r3, #1
 800904c:	d01e      	beq.n	800908c <USB_SetCurrentMode+0x84>
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2b31      	cmp	r3, #49	; 0x31
 8009052:	d9f0      	bls.n	8009036 <USB_SetCurrentMode+0x2e>
 8009054:	e01a      	b.n	800908c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009056:	78fb      	ldrb	r3, [r7, #3]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d115      	bne.n	8009088 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009068:	2001      	movs	r0, #1
 800906a:	f7fa fc1b 	bl	80038a4 <HAL_Delay>
      ms++;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	3301      	adds	r3, #1
 8009072:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fa15 	bl	80094a4 <USB_GetMode>
 800907a:	4603      	mov	r3, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d005      	beq.n	800908c <USB_SetCurrentMode+0x84>
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2b31      	cmp	r3, #49	; 0x31
 8009084:	d9f0      	bls.n	8009068 <USB_SetCurrentMode+0x60>
 8009086:	e001      	b.n	800908c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009088:	2301      	movs	r3, #1
 800908a:	e005      	b.n	8009098 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2b32      	cmp	r3, #50	; 0x32
 8009090:	d101      	bne.n	8009096 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e000      	b.n	8009098 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80090a0:	b084      	sub	sp, #16
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b086      	sub	sp, #24
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	6078      	str	r0, [r7, #4]
 80090aa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80090ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80090b2:	2300      	movs	r3, #0
 80090b4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80090ba:	2300      	movs	r3, #0
 80090bc:	613b      	str	r3, [r7, #16]
 80090be:	e009      	b.n	80090d4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	3340      	adds	r3, #64	; 0x40
 80090c6:	009b      	lsls	r3, r3, #2
 80090c8:	4413      	add	r3, r2
 80090ca:	2200      	movs	r2, #0
 80090cc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	3301      	adds	r3, #1
 80090d2:	613b      	str	r3, [r7, #16]
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	2b0e      	cmp	r3, #14
 80090d8:	d9f2      	bls.n	80090c0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80090da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d11c      	bne.n	800911a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80090ee:	f043 0302 	orr.w	r3, r3, #2
 80090f2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009104:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009110:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	639a      	str	r2, [r3, #56]	; 0x38
 8009118:	e00b      	b.n	8009132 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800912a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009138:	461a      	mov	r2, r3
 800913a:	2300      	movs	r3, #0
 800913c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009144:	4619      	mov	r1, r3
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800914c:	461a      	mov	r2, r3
 800914e:	680b      	ldr	r3, [r1, #0]
 8009150:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009154:	2b01      	cmp	r3, #1
 8009156:	d10c      	bne.n	8009172 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800915a:	2b00      	cmp	r3, #0
 800915c:	d104      	bne.n	8009168 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800915e:	2100      	movs	r1, #0
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 f965 	bl	8009430 <USB_SetDevSpeed>
 8009166:	e008      	b.n	800917a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009168:	2101      	movs	r1, #1
 800916a:	6878      	ldr	r0, [r7, #4]
 800916c:	f000 f960 	bl	8009430 <USB_SetDevSpeed>
 8009170:	e003      	b.n	800917a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009172:	2103      	movs	r1, #3
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f000 f95b 	bl	8009430 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800917a:	2110      	movs	r1, #16
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f000 f8f3 	bl	8009368 <USB_FlushTxFifo>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d001      	beq.n	800918c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009188:	2301      	movs	r3, #1
 800918a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 f91f 	bl	80093d0 <USB_FlushRxFifo>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d001      	beq.n	800919c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009198:	2301      	movs	r3, #1
 800919a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091a2:	461a      	mov	r2, r3
 80091a4:	2300      	movs	r3, #0
 80091a6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091ae:	461a      	mov	r2, r3
 80091b0:	2300      	movs	r3, #0
 80091b2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091ba:	461a      	mov	r2, r3
 80091bc:	2300      	movs	r3, #0
 80091be:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80091c0:	2300      	movs	r3, #0
 80091c2:	613b      	str	r3, [r7, #16]
 80091c4:	e043      	b.n	800924e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	015a      	lsls	r2, r3, #5
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	4413      	add	r3, r2
 80091ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80091d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80091dc:	d118      	bne.n	8009210 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d10a      	bne.n	80091fa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	015a      	lsls	r2, r3, #5
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	4413      	add	r3, r2
 80091ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091f0:	461a      	mov	r2, r3
 80091f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80091f6:	6013      	str	r3, [r2, #0]
 80091f8:	e013      	b.n	8009222 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	015a      	lsls	r2, r3, #5
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	4413      	add	r3, r2
 8009202:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009206:	461a      	mov	r2, r3
 8009208:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800920c:	6013      	str	r3, [r2, #0]
 800920e:	e008      	b.n	8009222 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	015a      	lsls	r2, r3, #5
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	4413      	add	r3, r2
 8009218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800921c:	461a      	mov	r2, r3
 800921e:	2300      	movs	r3, #0
 8009220:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	015a      	lsls	r2, r3, #5
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	4413      	add	r3, r2
 800922a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800922e:	461a      	mov	r2, r3
 8009230:	2300      	movs	r3, #0
 8009232:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	015a      	lsls	r2, r3, #5
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	4413      	add	r3, r2
 800923c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009240:	461a      	mov	r2, r3
 8009242:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009246:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	3301      	adds	r3, #1
 800924c:	613b      	str	r3, [r7, #16]
 800924e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009250:	693a      	ldr	r2, [r7, #16]
 8009252:	429a      	cmp	r2, r3
 8009254:	d3b7      	bcc.n	80091c6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009256:	2300      	movs	r3, #0
 8009258:	613b      	str	r3, [r7, #16]
 800925a:	e043      	b.n	80092e4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800925c:	693b      	ldr	r3, [r7, #16]
 800925e:	015a      	lsls	r2, r3, #5
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	4413      	add	r3, r2
 8009264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800926e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009272:	d118      	bne.n	80092a6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d10a      	bne.n	8009290 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	015a      	lsls	r2, r3, #5
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	4413      	add	r3, r2
 8009282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009286:	461a      	mov	r2, r3
 8009288:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800928c:	6013      	str	r3, [r2, #0]
 800928e:	e013      	b.n	80092b8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	015a      	lsls	r2, r3, #5
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	4413      	add	r3, r2
 8009298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800929c:	461a      	mov	r2, r3
 800929e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80092a2:	6013      	str	r3, [r2, #0]
 80092a4:	e008      	b.n	80092b8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	015a      	lsls	r2, r3, #5
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	4413      	add	r3, r2
 80092ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092b2:	461a      	mov	r2, r3
 80092b4:	2300      	movs	r3, #0
 80092b6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	015a      	lsls	r2, r3, #5
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	4413      	add	r3, r2
 80092c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092c4:	461a      	mov	r2, r3
 80092c6:	2300      	movs	r3, #0
 80092c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	015a      	lsls	r2, r3, #5
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	4413      	add	r3, r2
 80092d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092d6:	461a      	mov	r2, r3
 80092d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80092dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	3301      	adds	r3, #1
 80092e2:	613b      	str	r3, [r7, #16]
 80092e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e6:	693a      	ldr	r2, [r7, #16]
 80092e8:	429a      	cmp	r2, r3
 80092ea:	d3b7      	bcc.n	800925c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092f2:	691b      	ldr	r3, [r3, #16]
 80092f4:	68fa      	ldr	r2, [r7, #12]
 80092f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092fe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800930c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800930e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009310:	2b00      	cmp	r3, #0
 8009312:	d105      	bne.n	8009320 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	f043 0210 	orr.w	r2, r3, #16
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	699a      	ldr	r2, [r3, #24]
 8009324:	4b0f      	ldr	r3, [pc, #60]	; (8009364 <USB_DevInit+0x2c4>)
 8009326:	4313      	orrs	r3, r2
 8009328:	687a      	ldr	r2, [r7, #4]
 800932a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800932c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800932e:	2b00      	cmp	r3, #0
 8009330:	d005      	beq.n	800933e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	699b      	ldr	r3, [r3, #24]
 8009336:	f043 0208 	orr.w	r2, r3, #8
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800933e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009340:	2b01      	cmp	r3, #1
 8009342:	d107      	bne.n	8009354 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	699b      	ldr	r3, [r3, #24]
 8009348:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800934c:	f043 0304 	orr.w	r3, r3, #4
 8009350:	687a      	ldr	r2, [r7, #4]
 8009352:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009354:	7dfb      	ldrb	r3, [r7, #23]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3718      	adds	r7, #24
 800935a:	46bd      	mov	sp, r7
 800935c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009360:	b004      	add	sp, #16
 8009362:	4770      	bx	lr
 8009364:	803c3800 	.word	0x803c3800

08009368 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009368:	b480      	push	{r7}
 800936a:	b085      	sub	sp, #20
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
 8009370:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009372:	2300      	movs	r3, #0
 8009374:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	3301      	adds	r3, #1
 800937a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	4a13      	ldr	r2, [pc, #76]	; (80093cc <USB_FlushTxFifo+0x64>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d901      	bls.n	8009388 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009384:	2303      	movs	r3, #3
 8009386:	e01b      	b.n	80093c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	daf2      	bge.n	8009376 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009390:	2300      	movs	r3, #0
 8009392:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	019b      	lsls	r3, r3, #6
 8009398:	f043 0220 	orr.w	r2, r3, #32
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	3301      	adds	r3, #1
 80093a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	4a08      	ldr	r2, [pc, #32]	; (80093cc <USB_FlushTxFifo+0x64>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d901      	bls.n	80093b2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80093ae:	2303      	movs	r3, #3
 80093b0:	e006      	b.n	80093c0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	691b      	ldr	r3, [r3, #16]
 80093b6:	f003 0320 	and.w	r3, r3, #32
 80093ba:	2b20      	cmp	r3, #32
 80093bc:	d0f0      	beq.n	80093a0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80093be:	2300      	movs	r3, #0
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3714      	adds	r7, #20
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr
 80093cc:	00030d40 	.word	0x00030d40

080093d0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80093d0:	b480      	push	{r7}
 80093d2:	b085      	sub	sp, #20
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80093d8:	2300      	movs	r3, #0
 80093da:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	3301      	adds	r3, #1
 80093e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	4a11      	ldr	r2, [pc, #68]	; (800942c <USB_FlushRxFifo+0x5c>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d901      	bls.n	80093ee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80093ea:	2303      	movs	r3, #3
 80093ec:	e018      	b.n	8009420 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	691b      	ldr	r3, [r3, #16]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	daf2      	bge.n	80093dc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80093f6:	2300      	movs	r3, #0
 80093f8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	2210      	movs	r2, #16
 80093fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	3301      	adds	r3, #1
 8009404:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	4a08      	ldr	r2, [pc, #32]	; (800942c <USB_FlushRxFifo+0x5c>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d901      	bls.n	8009412 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800940e:	2303      	movs	r3, #3
 8009410:	e006      	b.n	8009420 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	691b      	ldr	r3, [r3, #16]
 8009416:	f003 0310 	and.w	r3, r3, #16
 800941a:	2b10      	cmp	r3, #16
 800941c:	d0f0      	beq.n	8009400 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800941e:	2300      	movs	r3, #0
}
 8009420:	4618      	mov	r0, r3
 8009422:	3714      	adds	r7, #20
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	00030d40 	.word	0x00030d40

08009430 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009430:	b480      	push	{r7}
 8009432:	b085      	sub	sp, #20
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	460b      	mov	r3, r1
 800943a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	78fb      	ldrb	r3, [r7, #3]
 800944a:	68f9      	ldr	r1, [r7, #12]
 800944c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009450:	4313      	orrs	r3, r2
 8009452:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009454:	2300      	movs	r3, #0
}
 8009456:	4618      	mov	r0, r3
 8009458:	3714      	adds	r7, #20
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr

08009462 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009462:	b480      	push	{r7}
 8009464:	b085      	sub	sp, #20
 8009466:	af00      	add	r7, sp, #0
 8009468:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800947c:	f023 0303 	bic.w	r3, r3, #3
 8009480:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009490:	f043 0302 	orr.w	r3, r3, #2
 8009494:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009496:	2300      	movs	r3, #0
}
 8009498:	4618      	mov	r0, r3
 800949a:	3714      	adds	r7, #20
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	695b      	ldr	r3, [r3, #20]
 80094b0:	f003 0301 	and.w	r3, r3, #1
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	370c      	adds	r7, #12
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094c8:	2300      	movs	r3, #0
 80094ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3301      	adds	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	4a13      	ldr	r2, [pc, #76]	; (8009524 <USB_CoreReset+0x64>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d901      	bls.n	80094de <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80094da:	2303      	movs	r3, #3
 80094dc:	e01b      	b.n	8009516 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	daf2      	bge.n	80094cc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80094e6:	2300      	movs	r3, #0
 80094e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	691b      	ldr	r3, [r3, #16]
 80094ee:	f043 0201 	orr.w	r2, r3, #1
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	3301      	adds	r3, #1
 80094fa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	4a09      	ldr	r2, [pc, #36]	; (8009524 <USB_CoreReset+0x64>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d901      	bls.n	8009508 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009504:	2303      	movs	r3, #3
 8009506:	e006      	b.n	8009516 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	691b      	ldr	r3, [r3, #16]
 800950c:	f003 0301 	and.w	r3, r3, #1
 8009510:	2b01      	cmp	r3, #1
 8009512:	d0f0      	beq.n	80094f6 <USB_CoreReset+0x36>

  return HAL_OK;
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3714      	adds	r7, #20
 800951a:	46bd      	mov	sp, r7
 800951c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009520:	4770      	bx	lr
 8009522:	bf00      	nop
 8009524:	00030d40 	.word	0x00030d40

08009528 <__errno>:
 8009528:	4b01      	ldr	r3, [pc, #4]	; (8009530 <__errno+0x8>)
 800952a:	6818      	ldr	r0, [r3, #0]
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop
 8009530:	20000128 	.word	0x20000128

08009534 <__libc_init_array>:
 8009534:	b570      	push	{r4, r5, r6, lr}
 8009536:	4d0d      	ldr	r5, [pc, #52]	; (800956c <__libc_init_array+0x38>)
 8009538:	4c0d      	ldr	r4, [pc, #52]	; (8009570 <__libc_init_array+0x3c>)
 800953a:	1b64      	subs	r4, r4, r5
 800953c:	10a4      	asrs	r4, r4, #2
 800953e:	2600      	movs	r6, #0
 8009540:	42a6      	cmp	r6, r4
 8009542:	d109      	bne.n	8009558 <__libc_init_array+0x24>
 8009544:	4d0b      	ldr	r5, [pc, #44]	; (8009574 <__libc_init_array+0x40>)
 8009546:	4c0c      	ldr	r4, [pc, #48]	; (8009578 <__libc_init_array+0x44>)
 8009548:	f001 f88e 	bl	800a668 <_init>
 800954c:	1b64      	subs	r4, r4, r5
 800954e:	10a4      	asrs	r4, r4, #2
 8009550:	2600      	movs	r6, #0
 8009552:	42a6      	cmp	r6, r4
 8009554:	d105      	bne.n	8009562 <__libc_init_array+0x2e>
 8009556:	bd70      	pop	{r4, r5, r6, pc}
 8009558:	f855 3b04 	ldr.w	r3, [r5], #4
 800955c:	4798      	blx	r3
 800955e:	3601      	adds	r6, #1
 8009560:	e7ee      	b.n	8009540 <__libc_init_array+0xc>
 8009562:	f855 3b04 	ldr.w	r3, [r5], #4
 8009566:	4798      	blx	r3
 8009568:	3601      	adds	r6, #1
 800956a:	e7f2      	b.n	8009552 <__libc_init_array+0x1e>
 800956c:	0800a8a0 	.word	0x0800a8a0
 8009570:	0800a8a0 	.word	0x0800a8a0
 8009574:	0800a8a0 	.word	0x0800a8a0
 8009578:	0800a8a4 	.word	0x0800a8a4

0800957c <memset>:
 800957c:	4402      	add	r2, r0
 800957e:	4603      	mov	r3, r0
 8009580:	4293      	cmp	r3, r2
 8009582:	d100      	bne.n	8009586 <memset+0xa>
 8009584:	4770      	bx	lr
 8009586:	f803 1b01 	strb.w	r1, [r3], #1
 800958a:	e7f9      	b.n	8009580 <memset+0x4>

0800958c <_puts_r>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	460e      	mov	r6, r1
 8009590:	4605      	mov	r5, r0
 8009592:	b118      	cbz	r0, 800959c <_puts_r+0x10>
 8009594:	6983      	ldr	r3, [r0, #24]
 8009596:	b90b      	cbnz	r3, 800959c <_puts_r+0x10>
 8009598:	f000 fa68 	bl	8009a6c <__sinit>
 800959c:	69ab      	ldr	r3, [r5, #24]
 800959e:	68ac      	ldr	r4, [r5, #8]
 80095a0:	b913      	cbnz	r3, 80095a8 <_puts_r+0x1c>
 80095a2:	4628      	mov	r0, r5
 80095a4:	f000 fa62 	bl	8009a6c <__sinit>
 80095a8:	4b2c      	ldr	r3, [pc, #176]	; (800965c <_puts_r+0xd0>)
 80095aa:	429c      	cmp	r4, r3
 80095ac:	d120      	bne.n	80095f0 <_puts_r+0x64>
 80095ae:	686c      	ldr	r4, [r5, #4]
 80095b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80095b2:	07db      	lsls	r3, r3, #31
 80095b4:	d405      	bmi.n	80095c2 <_puts_r+0x36>
 80095b6:	89a3      	ldrh	r3, [r4, #12]
 80095b8:	0598      	lsls	r0, r3, #22
 80095ba:	d402      	bmi.n	80095c2 <_puts_r+0x36>
 80095bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80095be:	f000 faf3 	bl	8009ba8 <__retarget_lock_acquire_recursive>
 80095c2:	89a3      	ldrh	r3, [r4, #12]
 80095c4:	0719      	lsls	r1, r3, #28
 80095c6:	d51d      	bpl.n	8009604 <_puts_r+0x78>
 80095c8:	6923      	ldr	r3, [r4, #16]
 80095ca:	b1db      	cbz	r3, 8009604 <_puts_r+0x78>
 80095cc:	3e01      	subs	r6, #1
 80095ce:	68a3      	ldr	r3, [r4, #8]
 80095d0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095d4:	3b01      	subs	r3, #1
 80095d6:	60a3      	str	r3, [r4, #8]
 80095d8:	bb39      	cbnz	r1, 800962a <_puts_r+0x9e>
 80095da:	2b00      	cmp	r3, #0
 80095dc:	da38      	bge.n	8009650 <_puts_r+0xc4>
 80095de:	4622      	mov	r2, r4
 80095e0:	210a      	movs	r1, #10
 80095e2:	4628      	mov	r0, r5
 80095e4:	f000 f868 	bl	80096b8 <__swbuf_r>
 80095e8:	3001      	adds	r0, #1
 80095ea:	d011      	beq.n	8009610 <_puts_r+0x84>
 80095ec:	250a      	movs	r5, #10
 80095ee:	e011      	b.n	8009614 <_puts_r+0x88>
 80095f0:	4b1b      	ldr	r3, [pc, #108]	; (8009660 <_puts_r+0xd4>)
 80095f2:	429c      	cmp	r4, r3
 80095f4:	d101      	bne.n	80095fa <_puts_r+0x6e>
 80095f6:	68ac      	ldr	r4, [r5, #8]
 80095f8:	e7da      	b.n	80095b0 <_puts_r+0x24>
 80095fa:	4b1a      	ldr	r3, [pc, #104]	; (8009664 <_puts_r+0xd8>)
 80095fc:	429c      	cmp	r4, r3
 80095fe:	bf08      	it	eq
 8009600:	68ec      	ldreq	r4, [r5, #12]
 8009602:	e7d5      	b.n	80095b0 <_puts_r+0x24>
 8009604:	4621      	mov	r1, r4
 8009606:	4628      	mov	r0, r5
 8009608:	f000 f8a8 	bl	800975c <__swsetup_r>
 800960c:	2800      	cmp	r0, #0
 800960e:	d0dd      	beq.n	80095cc <_puts_r+0x40>
 8009610:	f04f 35ff 	mov.w	r5, #4294967295
 8009614:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009616:	07da      	lsls	r2, r3, #31
 8009618:	d405      	bmi.n	8009626 <_puts_r+0x9a>
 800961a:	89a3      	ldrh	r3, [r4, #12]
 800961c:	059b      	lsls	r3, r3, #22
 800961e:	d402      	bmi.n	8009626 <_puts_r+0x9a>
 8009620:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009622:	f000 fac2 	bl	8009baa <__retarget_lock_release_recursive>
 8009626:	4628      	mov	r0, r5
 8009628:	bd70      	pop	{r4, r5, r6, pc}
 800962a:	2b00      	cmp	r3, #0
 800962c:	da04      	bge.n	8009638 <_puts_r+0xac>
 800962e:	69a2      	ldr	r2, [r4, #24]
 8009630:	429a      	cmp	r2, r3
 8009632:	dc06      	bgt.n	8009642 <_puts_r+0xb6>
 8009634:	290a      	cmp	r1, #10
 8009636:	d004      	beq.n	8009642 <_puts_r+0xb6>
 8009638:	6823      	ldr	r3, [r4, #0]
 800963a:	1c5a      	adds	r2, r3, #1
 800963c:	6022      	str	r2, [r4, #0]
 800963e:	7019      	strb	r1, [r3, #0]
 8009640:	e7c5      	b.n	80095ce <_puts_r+0x42>
 8009642:	4622      	mov	r2, r4
 8009644:	4628      	mov	r0, r5
 8009646:	f000 f837 	bl	80096b8 <__swbuf_r>
 800964a:	3001      	adds	r0, #1
 800964c:	d1bf      	bne.n	80095ce <_puts_r+0x42>
 800964e:	e7df      	b.n	8009610 <_puts_r+0x84>
 8009650:	6823      	ldr	r3, [r4, #0]
 8009652:	250a      	movs	r5, #10
 8009654:	1c5a      	adds	r2, r3, #1
 8009656:	6022      	str	r2, [r4, #0]
 8009658:	701d      	strb	r5, [r3, #0]
 800965a:	e7db      	b.n	8009614 <_puts_r+0x88>
 800965c:	0800a824 	.word	0x0800a824
 8009660:	0800a844 	.word	0x0800a844
 8009664:	0800a804 	.word	0x0800a804

08009668 <puts>:
 8009668:	4b02      	ldr	r3, [pc, #8]	; (8009674 <puts+0xc>)
 800966a:	4601      	mov	r1, r0
 800966c:	6818      	ldr	r0, [r3, #0]
 800966e:	f7ff bf8d 	b.w	800958c <_puts_r>
 8009672:	bf00      	nop
 8009674:	20000128 	.word	0x20000128

08009678 <siprintf>:
 8009678:	b40e      	push	{r1, r2, r3}
 800967a:	b500      	push	{lr}
 800967c:	b09c      	sub	sp, #112	; 0x70
 800967e:	ab1d      	add	r3, sp, #116	; 0x74
 8009680:	9002      	str	r0, [sp, #8]
 8009682:	9006      	str	r0, [sp, #24]
 8009684:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009688:	4809      	ldr	r0, [pc, #36]	; (80096b0 <siprintf+0x38>)
 800968a:	9107      	str	r1, [sp, #28]
 800968c:	9104      	str	r1, [sp, #16]
 800968e:	4909      	ldr	r1, [pc, #36]	; (80096b4 <siprintf+0x3c>)
 8009690:	f853 2b04 	ldr.w	r2, [r3], #4
 8009694:	9105      	str	r1, [sp, #20]
 8009696:	6800      	ldr	r0, [r0, #0]
 8009698:	9301      	str	r3, [sp, #4]
 800969a:	a902      	add	r1, sp, #8
 800969c:	f000 fc28 	bl	8009ef0 <_svfiprintf_r>
 80096a0:	9b02      	ldr	r3, [sp, #8]
 80096a2:	2200      	movs	r2, #0
 80096a4:	701a      	strb	r2, [r3, #0]
 80096a6:	b01c      	add	sp, #112	; 0x70
 80096a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80096ac:	b003      	add	sp, #12
 80096ae:	4770      	bx	lr
 80096b0:	20000128 	.word	0x20000128
 80096b4:	ffff0208 	.word	0xffff0208

080096b8 <__swbuf_r>:
 80096b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ba:	460e      	mov	r6, r1
 80096bc:	4614      	mov	r4, r2
 80096be:	4605      	mov	r5, r0
 80096c0:	b118      	cbz	r0, 80096ca <__swbuf_r+0x12>
 80096c2:	6983      	ldr	r3, [r0, #24]
 80096c4:	b90b      	cbnz	r3, 80096ca <__swbuf_r+0x12>
 80096c6:	f000 f9d1 	bl	8009a6c <__sinit>
 80096ca:	4b21      	ldr	r3, [pc, #132]	; (8009750 <__swbuf_r+0x98>)
 80096cc:	429c      	cmp	r4, r3
 80096ce:	d12b      	bne.n	8009728 <__swbuf_r+0x70>
 80096d0:	686c      	ldr	r4, [r5, #4]
 80096d2:	69a3      	ldr	r3, [r4, #24]
 80096d4:	60a3      	str	r3, [r4, #8]
 80096d6:	89a3      	ldrh	r3, [r4, #12]
 80096d8:	071a      	lsls	r2, r3, #28
 80096da:	d52f      	bpl.n	800973c <__swbuf_r+0x84>
 80096dc:	6923      	ldr	r3, [r4, #16]
 80096de:	b36b      	cbz	r3, 800973c <__swbuf_r+0x84>
 80096e0:	6923      	ldr	r3, [r4, #16]
 80096e2:	6820      	ldr	r0, [r4, #0]
 80096e4:	1ac0      	subs	r0, r0, r3
 80096e6:	6963      	ldr	r3, [r4, #20]
 80096e8:	b2f6      	uxtb	r6, r6
 80096ea:	4283      	cmp	r3, r0
 80096ec:	4637      	mov	r7, r6
 80096ee:	dc04      	bgt.n	80096fa <__swbuf_r+0x42>
 80096f0:	4621      	mov	r1, r4
 80096f2:	4628      	mov	r0, r5
 80096f4:	f000 f926 	bl	8009944 <_fflush_r>
 80096f8:	bb30      	cbnz	r0, 8009748 <__swbuf_r+0x90>
 80096fa:	68a3      	ldr	r3, [r4, #8]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	60a3      	str	r3, [r4, #8]
 8009700:	6823      	ldr	r3, [r4, #0]
 8009702:	1c5a      	adds	r2, r3, #1
 8009704:	6022      	str	r2, [r4, #0]
 8009706:	701e      	strb	r6, [r3, #0]
 8009708:	6963      	ldr	r3, [r4, #20]
 800970a:	3001      	adds	r0, #1
 800970c:	4283      	cmp	r3, r0
 800970e:	d004      	beq.n	800971a <__swbuf_r+0x62>
 8009710:	89a3      	ldrh	r3, [r4, #12]
 8009712:	07db      	lsls	r3, r3, #31
 8009714:	d506      	bpl.n	8009724 <__swbuf_r+0x6c>
 8009716:	2e0a      	cmp	r6, #10
 8009718:	d104      	bne.n	8009724 <__swbuf_r+0x6c>
 800971a:	4621      	mov	r1, r4
 800971c:	4628      	mov	r0, r5
 800971e:	f000 f911 	bl	8009944 <_fflush_r>
 8009722:	b988      	cbnz	r0, 8009748 <__swbuf_r+0x90>
 8009724:	4638      	mov	r0, r7
 8009726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009728:	4b0a      	ldr	r3, [pc, #40]	; (8009754 <__swbuf_r+0x9c>)
 800972a:	429c      	cmp	r4, r3
 800972c:	d101      	bne.n	8009732 <__swbuf_r+0x7a>
 800972e:	68ac      	ldr	r4, [r5, #8]
 8009730:	e7cf      	b.n	80096d2 <__swbuf_r+0x1a>
 8009732:	4b09      	ldr	r3, [pc, #36]	; (8009758 <__swbuf_r+0xa0>)
 8009734:	429c      	cmp	r4, r3
 8009736:	bf08      	it	eq
 8009738:	68ec      	ldreq	r4, [r5, #12]
 800973a:	e7ca      	b.n	80096d2 <__swbuf_r+0x1a>
 800973c:	4621      	mov	r1, r4
 800973e:	4628      	mov	r0, r5
 8009740:	f000 f80c 	bl	800975c <__swsetup_r>
 8009744:	2800      	cmp	r0, #0
 8009746:	d0cb      	beq.n	80096e0 <__swbuf_r+0x28>
 8009748:	f04f 37ff 	mov.w	r7, #4294967295
 800974c:	e7ea      	b.n	8009724 <__swbuf_r+0x6c>
 800974e:	bf00      	nop
 8009750:	0800a824 	.word	0x0800a824
 8009754:	0800a844 	.word	0x0800a844
 8009758:	0800a804 	.word	0x0800a804

0800975c <__swsetup_r>:
 800975c:	4b32      	ldr	r3, [pc, #200]	; (8009828 <__swsetup_r+0xcc>)
 800975e:	b570      	push	{r4, r5, r6, lr}
 8009760:	681d      	ldr	r5, [r3, #0]
 8009762:	4606      	mov	r6, r0
 8009764:	460c      	mov	r4, r1
 8009766:	b125      	cbz	r5, 8009772 <__swsetup_r+0x16>
 8009768:	69ab      	ldr	r3, [r5, #24]
 800976a:	b913      	cbnz	r3, 8009772 <__swsetup_r+0x16>
 800976c:	4628      	mov	r0, r5
 800976e:	f000 f97d 	bl	8009a6c <__sinit>
 8009772:	4b2e      	ldr	r3, [pc, #184]	; (800982c <__swsetup_r+0xd0>)
 8009774:	429c      	cmp	r4, r3
 8009776:	d10f      	bne.n	8009798 <__swsetup_r+0x3c>
 8009778:	686c      	ldr	r4, [r5, #4]
 800977a:	89a3      	ldrh	r3, [r4, #12]
 800977c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009780:	0719      	lsls	r1, r3, #28
 8009782:	d42c      	bmi.n	80097de <__swsetup_r+0x82>
 8009784:	06dd      	lsls	r5, r3, #27
 8009786:	d411      	bmi.n	80097ac <__swsetup_r+0x50>
 8009788:	2309      	movs	r3, #9
 800978a:	6033      	str	r3, [r6, #0]
 800978c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009790:	81a3      	strh	r3, [r4, #12]
 8009792:	f04f 30ff 	mov.w	r0, #4294967295
 8009796:	e03e      	b.n	8009816 <__swsetup_r+0xba>
 8009798:	4b25      	ldr	r3, [pc, #148]	; (8009830 <__swsetup_r+0xd4>)
 800979a:	429c      	cmp	r4, r3
 800979c:	d101      	bne.n	80097a2 <__swsetup_r+0x46>
 800979e:	68ac      	ldr	r4, [r5, #8]
 80097a0:	e7eb      	b.n	800977a <__swsetup_r+0x1e>
 80097a2:	4b24      	ldr	r3, [pc, #144]	; (8009834 <__swsetup_r+0xd8>)
 80097a4:	429c      	cmp	r4, r3
 80097a6:	bf08      	it	eq
 80097a8:	68ec      	ldreq	r4, [r5, #12]
 80097aa:	e7e6      	b.n	800977a <__swsetup_r+0x1e>
 80097ac:	0758      	lsls	r0, r3, #29
 80097ae:	d512      	bpl.n	80097d6 <__swsetup_r+0x7a>
 80097b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80097b2:	b141      	cbz	r1, 80097c6 <__swsetup_r+0x6a>
 80097b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80097b8:	4299      	cmp	r1, r3
 80097ba:	d002      	beq.n	80097c2 <__swsetup_r+0x66>
 80097bc:	4630      	mov	r0, r6
 80097be:	f000 fa5b 	bl	8009c78 <_free_r>
 80097c2:	2300      	movs	r3, #0
 80097c4:	6363      	str	r3, [r4, #52]	; 0x34
 80097c6:	89a3      	ldrh	r3, [r4, #12]
 80097c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	2300      	movs	r3, #0
 80097d0:	6063      	str	r3, [r4, #4]
 80097d2:	6923      	ldr	r3, [r4, #16]
 80097d4:	6023      	str	r3, [r4, #0]
 80097d6:	89a3      	ldrh	r3, [r4, #12]
 80097d8:	f043 0308 	orr.w	r3, r3, #8
 80097dc:	81a3      	strh	r3, [r4, #12]
 80097de:	6923      	ldr	r3, [r4, #16]
 80097e0:	b94b      	cbnz	r3, 80097f6 <__swsetup_r+0x9a>
 80097e2:	89a3      	ldrh	r3, [r4, #12]
 80097e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80097e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097ec:	d003      	beq.n	80097f6 <__swsetup_r+0x9a>
 80097ee:	4621      	mov	r1, r4
 80097f0:	4630      	mov	r0, r6
 80097f2:	f000 fa01 	bl	8009bf8 <__smakebuf_r>
 80097f6:	89a0      	ldrh	r0, [r4, #12]
 80097f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80097fc:	f010 0301 	ands.w	r3, r0, #1
 8009800:	d00a      	beq.n	8009818 <__swsetup_r+0xbc>
 8009802:	2300      	movs	r3, #0
 8009804:	60a3      	str	r3, [r4, #8]
 8009806:	6963      	ldr	r3, [r4, #20]
 8009808:	425b      	negs	r3, r3
 800980a:	61a3      	str	r3, [r4, #24]
 800980c:	6923      	ldr	r3, [r4, #16]
 800980e:	b943      	cbnz	r3, 8009822 <__swsetup_r+0xc6>
 8009810:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009814:	d1ba      	bne.n	800978c <__swsetup_r+0x30>
 8009816:	bd70      	pop	{r4, r5, r6, pc}
 8009818:	0781      	lsls	r1, r0, #30
 800981a:	bf58      	it	pl
 800981c:	6963      	ldrpl	r3, [r4, #20]
 800981e:	60a3      	str	r3, [r4, #8]
 8009820:	e7f4      	b.n	800980c <__swsetup_r+0xb0>
 8009822:	2000      	movs	r0, #0
 8009824:	e7f7      	b.n	8009816 <__swsetup_r+0xba>
 8009826:	bf00      	nop
 8009828:	20000128 	.word	0x20000128
 800982c:	0800a824 	.word	0x0800a824
 8009830:	0800a844 	.word	0x0800a844
 8009834:	0800a804 	.word	0x0800a804

08009838 <__sflush_r>:
 8009838:	898a      	ldrh	r2, [r1, #12]
 800983a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800983e:	4605      	mov	r5, r0
 8009840:	0710      	lsls	r0, r2, #28
 8009842:	460c      	mov	r4, r1
 8009844:	d458      	bmi.n	80098f8 <__sflush_r+0xc0>
 8009846:	684b      	ldr	r3, [r1, #4]
 8009848:	2b00      	cmp	r3, #0
 800984a:	dc05      	bgt.n	8009858 <__sflush_r+0x20>
 800984c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800984e:	2b00      	cmp	r3, #0
 8009850:	dc02      	bgt.n	8009858 <__sflush_r+0x20>
 8009852:	2000      	movs	r0, #0
 8009854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800985a:	2e00      	cmp	r6, #0
 800985c:	d0f9      	beq.n	8009852 <__sflush_r+0x1a>
 800985e:	2300      	movs	r3, #0
 8009860:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009864:	682f      	ldr	r7, [r5, #0]
 8009866:	602b      	str	r3, [r5, #0]
 8009868:	d032      	beq.n	80098d0 <__sflush_r+0x98>
 800986a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800986c:	89a3      	ldrh	r3, [r4, #12]
 800986e:	075a      	lsls	r2, r3, #29
 8009870:	d505      	bpl.n	800987e <__sflush_r+0x46>
 8009872:	6863      	ldr	r3, [r4, #4]
 8009874:	1ac0      	subs	r0, r0, r3
 8009876:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009878:	b10b      	cbz	r3, 800987e <__sflush_r+0x46>
 800987a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800987c:	1ac0      	subs	r0, r0, r3
 800987e:	2300      	movs	r3, #0
 8009880:	4602      	mov	r2, r0
 8009882:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009884:	6a21      	ldr	r1, [r4, #32]
 8009886:	4628      	mov	r0, r5
 8009888:	47b0      	blx	r6
 800988a:	1c43      	adds	r3, r0, #1
 800988c:	89a3      	ldrh	r3, [r4, #12]
 800988e:	d106      	bne.n	800989e <__sflush_r+0x66>
 8009890:	6829      	ldr	r1, [r5, #0]
 8009892:	291d      	cmp	r1, #29
 8009894:	d82c      	bhi.n	80098f0 <__sflush_r+0xb8>
 8009896:	4a2a      	ldr	r2, [pc, #168]	; (8009940 <__sflush_r+0x108>)
 8009898:	40ca      	lsrs	r2, r1
 800989a:	07d6      	lsls	r6, r2, #31
 800989c:	d528      	bpl.n	80098f0 <__sflush_r+0xb8>
 800989e:	2200      	movs	r2, #0
 80098a0:	6062      	str	r2, [r4, #4]
 80098a2:	04d9      	lsls	r1, r3, #19
 80098a4:	6922      	ldr	r2, [r4, #16]
 80098a6:	6022      	str	r2, [r4, #0]
 80098a8:	d504      	bpl.n	80098b4 <__sflush_r+0x7c>
 80098aa:	1c42      	adds	r2, r0, #1
 80098ac:	d101      	bne.n	80098b2 <__sflush_r+0x7a>
 80098ae:	682b      	ldr	r3, [r5, #0]
 80098b0:	b903      	cbnz	r3, 80098b4 <__sflush_r+0x7c>
 80098b2:	6560      	str	r0, [r4, #84]	; 0x54
 80098b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098b6:	602f      	str	r7, [r5, #0]
 80098b8:	2900      	cmp	r1, #0
 80098ba:	d0ca      	beq.n	8009852 <__sflush_r+0x1a>
 80098bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098c0:	4299      	cmp	r1, r3
 80098c2:	d002      	beq.n	80098ca <__sflush_r+0x92>
 80098c4:	4628      	mov	r0, r5
 80098c6:	f000 f9d7 	bl	8009c78 <_free_r>
 80098ca:	2000      	movs	r0, #0
 80098cc:	6360      	str	r0, [r4, #52]	; 0x34
 80098ce:	e7c1      	b.n	8009854 <__sflush_r+0x1c>
 80098d0:	6a21      	ldr	r1, [r4, #32]
 80098d2:	2301      	movs	r3, #1
 80098d4:	4628      	mov	r0, r5
 80098d6:	47b0      	blx	r6
 80098d8:	1c41      	adds	r1, r0, #1
 80098da:	d1c7      	bne.n	800986c <__sflush_r+0x34>
 80098dc:	682b      	ldr	r3, [r5, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d0c4      	beq.n	800986c <__sflush_r+0x34>
 80098e2:	2b1d      	cmp	r3, #29
 80098e4:	d001      	beq.n	80098ea <__sflush_r+0xb2>
 80098e6:	2b16      	cmp	r3, #22
 80098e8:	d101      	bne.n	80098ee <__sflush_r+0xb6>
 80098ea:	602f      	str	r7, [r5, #0]
 80098ec:	e7b1      	b.n	8009852 <__sflush_r+0x1a>
 80098ee:	89a3      	ldrh	r3, [r4, #12]
 80098f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098f4:	81a3      	strh	r3, [r4, #12]
 80098f6:	e7ad      	b.n	8009854 <__sflush_r+0x1c>
 80098f8:	690f      	ldr	r7, [r1, #16]
 80098fa:	2f00      	cmp	r7, #0
 80098fc:	d0a9      	beq.n	8009852 <__sflush_r+0x1a>
 80098fe:	0793      	lsls	r3, r2, #30
 8009900:	680e      	ldr	r6, [r1, #0]
 8009902:	bf08      	it	eq
 8009904:	694b      	ldreq	r3, [r1, #20]
 8009906:	600f      	str	r7, [r1, #0]
 8009908:	bf18      	it	ne
 800990a:	2300      	movne	r3, #0
 800990c:	eba6 0807 	sub.w	r8, r6, r7
 8009910:	608b      	str	r3, [r1, #8]
 8009912:	f1b8 0f00 	cmp.w	r8, #0
 8009916:	dd9c      	ble.n	8009852 <__sflush_r+0x1a>
 8009918:	6a21      	ldr	r1, [r4, #32]
 800991a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800991c:	4643      	mov	r3, r8
 800991e:	463a      	mov	r2, r7
 8009920:	4628      	mov	r0, r5
 8009922:	47b0      	blx	r6
 8009924:	2800      	cmp	r0, #0
 8009926:	dc06      	bgt.n	8009936 <__sflush_r+0xfe>
 8009928:	89a3      	ldrh	r3, [r4, #12]
 800992a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800992e:	81a3      	strh	r3, [r4, #12]
 8009930:	f04f 30ff 	mov.w	r0, #4294967295
 8009934:	e78e      	b.n	8009854 <__sflush_r+0x1c>
 8009936:	4407      	add	r7, r0
 8009938:	eba8 0800 	sub.w	r8, r8, r0
 800993c:	e7e9      	b.n	8009912 <__sflush_r+0xda>
 800993e:	bf00      	nop
 8009940:	20400001 	.word	0x20400001

08009944 <_fflush_r>:
 8009944:	b538      	push	{r3, r4, r5, lr}
 8009946:	690b      	ldr	r3, [r1, #16]
 8009948:	4605      	mov	r5, r0
 800994a:	460c      	mov	r4, r1
 800994c:	b913      	cbnz	r3, 8009954 <_fflush_r+0x10>
 800994e:	2500      	movs	r5, #0
 8009950:	4628      	mov	r0, r5
 8009952:	bd38      	pop	{r3, r4, r5, pc}
 8009954:	b118      	cbz	r0, 800995e <_fflush_r+0x1a>
 8009956:	6983      	ldr	r3, [r0, #24]
 8009958:	b90b      	cbnz	r3, 800995e <_fflush_r+0x1a>
 800995a:	f000 f887 	bl	8009a6c <__sinit>
 800995e:	4b14      	ldr	r3, [pc, #80]	; (80099b0 <_fflush_r+0x6c>)
 8009960:	429c      	cmp	r4, r3
 8009962:	d11b      	bne.n	800999c <_fflush_r+0x58>
 8009964:	686c      	ldr	r4, [r5, #4]
 8009966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d0ef      	beq.n	800994e <_fflush_r+0xa>
 800996e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009970:	07d0      	lsls	r0, r2, #31
 8009972:	d404      	bmi.n	800997e <_fflush_r+0x3a>
 8009974:	0599      	lsls	r1, r3, #22
 8009976:	d402      	bmi.n	800997e <_fflush_r+0x3a>
 8009978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800997a:	f000 f915 	bl	8009ba8 <__retarget_lock_acquire_recursive>
 800997e:	4628      	mov	r0, r5
 8009980:	4621      	mov	r1, r4
 8009982:	f7ff ff59 	bl	8009838 <__sflush_r>
 8009986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009988:	07da      	lsls	r2, r3, #31
 800998a:	4605      	mov	r5, r0
 800998c:	d4e0      	bmi.n	8009950 <_fflush_r+0xc>
 800998e:	89a3      	ldrh	r3, [r4, #12]
 8009990:	059b      	lsls	r3, r3, #22
 8009992:	d4dd      	bmi.n	8009950 <_fflush_r+0xc>
 8009994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009996:	f000 f908 	bl	8009baa <__retarget_lock_release_recursive>
 800999a:	e7d9      	b.n	8009950 <_fflush_r+0xc>
 800999c:	4b05      	ldr	r3, [pc, #20]	; (80099b4 <_fflush_r+0x70>)
 800999e:	429c      	cmp	r4, r3
 80099a0:	d101      	bne.n	80099a6 <_fflush_r+0x62>
 80099a2:	68ac      	ldr	r4, [r5, #8]
 80099a4:	e7df      	b.n	8009966 <_fflush_r+0x22>
 80099a6:	4b04      	ldr	r3, [pc, #16]	; (80099b8 <_fflush_r+0x74>)
 80099a8:	429c      	cmp	r4, r3
 80099aa:	bf08      	it	eq
 80099ac:	68ec      	ldreq	r4, [r5, #12]
 80099ae:	e7da      	b.n	8009966 <_fflush_r+0x22>
 80099b0:	0800a824 	.word	0x0800a824
 80099b4:	0800a844 	.word	0x0800a844
 80099b8:	0800a804 	.word	0x0800a804

080099bc <std>:
 80099bc:	2300      	movs	r3, #0
 80099be:	b510      	push	{r4, lr}
 80099c0:	4604      	mov	r4, r0
 80099c2:	e9c0 3300 	strd	r3, r3, [r0]
 80099c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099ca:	6083      	str	r3, [r0, #8]
 80099cc:	8181      	strh	r1, [r0, #12]
 80099ce:	6643      	str	r3, [r0, #100]	; 0x64
 80099d0:	81c2      	strh	r2, [r0, #14]
 80099d2:	6183      	str	r3, [r0, #24]
 80099d4:	4619      	mov	r1, r3
 80099d6:	2208      	movs	r2, #8
 80099d8:	305c      	adds	r0, #92	; 0x5c
 80099da:	f7ff fdcf 	bl	800957c <memset>
 80099de:	4b05      	ldr	r3, [pc, #20]	; (80099f4 <std+0x38>)
 80099e0:	6263      	str	r3, [r4, #36]	; 0x24
 80099e2:	4b05      	ldr	r3, [pc, #20]	; (80099f8 <std+0x3c>)
 80099e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80099e6:	4b05      	ldr	r3, [pc, #20]	; (80099fc <std+0x40>)
 80099e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80099ea:	4b05      	ldr	r3, [pc, #20]	; (8009a00 <std+0x44>)
 80099ec:	6224      	str	r4, [r4, #32]
 80099ee:	6323      	str	r3, [r4, #48]	; 0x30
 80099f0:	bd10      	pop	{r4, pc}
 80099f2:	bf00      	nop
 80099f4:	0800a439 	.word	0x0800a439
 80099f8:	0800a45b 	.word	0x0800a45b
 80099fc:	0800a493 	.word	0x0800a493
 8009a00:	0800a4b7 	.word	0x0800a4b7

08009a04 <_cleanup_r>:
 8009a04:	4901      	ldr	r1, [pc, #4]	; (8009a0c <_cleanup_r+0x8>)
 8009a06:	f000 b8af 	b.w	8009b68 <_fwalk_reent>
 8009a0a:	bf00      	nop
 8009a0c:	08009945 	.word	0x08009945

08009a10 <__sfmoreglue>:
 8009a10:	b570      	push	{r4, r5, r6, lr}
 8009a12:	2268      	movs	r2, #104	; 0x68
 8009a14:	1e4d      	subs	r5, r1, #1
 8009a16:	4355      	muls	r5, r2
 8009a18:	460e      	mov	r6, r1
 8009a1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a1e:	f000 f997 	bl	8009d50 <_malloc_r>
 8009a22:	4604      	mov	r4, r0
 8009a24:	b140      	cbz	r0, 8009a38 <__sfmoreglue+0x28>
 8009a26:	2100      	movs	r1, #0
 8009a28:	e9c0 1600 	strd	r1, r6, [r0]
 8009a2c:	300c      	adds	r0, #12
 8009a2e:	60a0      	str	r0, [r4, #8]
 8009a30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a34:	f7ff fda2 	bl	800957c <memset>
 8009a38:	4620      	mov	r0, r4
 8009a3a:	bd70      	pop	{r4, r5, r6, pc}

08009a3c <__sfp_lock_acquire>:
 8009a3c:	4801      	ldr	r0, [pc, #4]	; (8009a44 <__sfp_lock_acquire+0x8>)
 8009a3e:	f000 b8b3 	b.w	8009ba8 <__retarget_lock_acquire_recursive>
 8009a42:	bf00      	nop
 8009a44:	20001011 	.word	0x20001011

08009a48 <__sfp_lock_release>:
 8009a48:	4801      	ldr	r0, [pc, #4]	; (8009a50 <__sfp_lock_release+0x8>)
 8009a4a:	f000 b8ae 	b.w	8009baa <__retarget_lock_release_recursive>
 8009a4e:	bf00      	nop
 8009a50:	20001011 	.word	0x20001011

08009a54 <__sinit_lock_acquire>:
 8009a54:	4801      	ldr	r0, [pc, #4]	; (8009a5c <__sinit_lock_acquire+0x8>)
 8009a56:	f000 b8a7 	b.w	8009ba8 <__retarget_lock_acquire_recursive>
 8009a5a:	bf00      	nop
 8009a5c:	20001012 	.word	0x20001012

08009a60 <__sinit_lock_release>:
 8009a60:	4801      	ldr	r0, [pc, #4]	; (8009a68 <__sinit_lock_release+0x8>)
 8009a62:	f000 b8a2 	b.w	8009baa <__retarget_lock_release_recursive>
 8009a66:	bf00      	nop
 8009a68:	20001012 	.word	0x20001012

08009a6c <__sinit>:
 8009a6c:	b510      	push	{r4, lr}
 8009a6e:	4604      	mov	r4, r0
 8009a70:	f7ff fff0 	bl	8009a54 <__sinit_lock_acquire>
 8009a74:	69a3      	ldr	r3, [r4, #24]
 8009a76:	b11b      	cbz	r3, 8009a80 <__sinit+0x14>
 8009a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a7c:	f7ff bff0 	b.w	8009a60 <__sinit_lock_release>
 8009a80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009a84:	6523      	str	r3, [r4, #80]	; 0x50
 8009a86:	4b13      	ldr	r3, [pc, #76]	; (8009ad4 <__sinit+0x68>)
 8009a88:	4a13      	ldr	r2, [pc, #76]	; (8009ad8 <__sinit+0x6c>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009a8e:	42a3      	cmp	r3, r4
 8009a90:	bf04      	itt	eq
 8009a92:	2301      	moveq	r3, #1
 8009a94:	61a3      	streq	r3, [r4, #24]
 8009a96:	4620      	mov	r0, r4
 8009a98:	f000 f820 	bl	8009adc <__sfp>
 8009a9c:	6060      	str	r0, [r4, #4]
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f000 f81c 	bl	8009adc <__sfp>
 8009aa4:	60a0      	str	r0, [r4, #8]
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f000 f818 	bl	8009adc <__sfp>
 8009aac:	2200      	movs	r2, #0
 8009aae:	60e0      	str	r0, [r4, #12]
 8009ab0:	2104      	movs	r1, #4
 8009ab2:	6860      	ldr	r0, [r4, #4]
 8009ab4:	f7ff ff82 	bl	80099bc <std>
 8009ab8:	68a0      	ldr	r0, [r4, #8]
 8009aba:	2201      	movs	r2, #1
 8009abc:	2109      	movs	r1, #9
 8009abe:	f7ff ff7d 	bl	80099bc <std>
 8009ac2:	68e0      	ldr	r0, [r4, #12]
 8009ac4:	2202      	movs	r2, #2
 8009ac6:	2112      	movs	r1, #18
 8009ac8:	f7ff ff78 	bl	80099bc <std>
 8009acc:	2301      	movs	r3, #1
 8009ace:	61a3      	str	r3, [r4, #24]
 8009ad0:	e7d2      	b.n	8009a78 <__sinit+0xc>
 8009ad2:	bf00      	nop
 8009ad4:	0800a800 	.word	0x0800a800
 8009ad8:	08009a05 	.word	0x08009a05

08009adc <__sfp>:
 8009adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ade:	4607      	mov	r7, r0
 8009ae0:	f7ff ffac 	bl	8009a3c <__sfp_lock_acquire>
 8009ae4:	4b1e      	ldr	r3, [pc, #120]	; (8009b60 <__sfp+0x84>)
 8009ae6:	681e      	ldr	r6, [r3, #0]
 8009ae8:	69b3      	ldr	r3, [r6, #24]
 8009aea:	b913      	cbnz	r3, 8009af2 <__sfp+0x16>
 8009aec:	4630      	mov	r0, r6
 8009aee:	f7ff ffbd 	bl	8009a6c <__sinit>
 8009af2:	3648      	adds	r6, #72	; 0x48
 8009af4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009af8:	3b01      	subs	r3, #1
 8009afa:	d503      	bpl.n	8009b04 <__sfp+0x28>
 8009afc:	6833      	ldr	r3, [r6, #0]
 8009afe:	b30b      	cbz	r3, 8009b44 <__sfp+0x68>
 8009b00:	6836      	ldr	r6, [r6, #0]
 8009b02:	e7f7      	b.n	8009af4 <__sfp+0x18>
 8009b04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b08:	b9d5      	cbnz	r5, 8009b40 <__sfp+0x64>
 8009b0a:	4b16      	ldr	r3, [pc, #88]	; (8009b64 <__sfp+0x88>)
 8009b0c:	60e3      	str	r3, [r4, #12]
 8009b0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b12:	6665      	str	r5, [r4, #100]	; 0x64
 8009b14:	f000 f847 	bl	8009ba6 <__retarget_lock_init_recursive>
 8009b18:	f7ff ff96 	bl	8009a48 <__sfp_lock_release>
 8009b1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b24:	6025      	str	r5, [r4, #0]
 8009b26:	61a5      	str	r5, [r4, #24]
 8009b28:	2208      	movs	r2, #8
 8009b2a:	4629      	mov	r1, r5
 8009b2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b30:	f7ff fd24 	bl	800957c <memset>
 8009b34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b40:	3468      	adds	r4, #104	; 0x68
 8009b42:	e7d9      	b.n	8009af8 <__sfp+0x1c>
 8009b44:	2104      	movs	r1, #4
 8009b46:	4638      	mov	r0, r7
 8009b48:	f7ff ff62 	bl	8009a10 <__sfmoreglue>
 8009b4c:	4604      	mov	r4, r0
 8009b4e:	6030      	str	r0, [r6, #0]
 8009b50:	2800      	cmp	r0, #0
 8009b52:	d1d5      	bne.n	8009b00 <__sfp+0x24>
 8009b54:	f7ff ff78 	bl	8009a48 <__sfp_lock_release>
 8009b58:	230c      	movs	r3, #12
 8009b5a:	603b      	str	r3, [r7, #0]
 8009b5c:	e7ee      	b.n	8009b3c <__sfp+0x60>
 8009b5e:	bf00      	nop
 8009b60:	0800a800 	.word	0x0800a800
 8009b64:	ffff0001 	.word	0xffff0001

08009b68 <_fwalk_reent>:
 8009b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b6c:	4606      	mov	r6, r0
 8009b6e:	4688      	mov	r8, r1
 8009b70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b74:	2700      	movs	r7, #0
 8009b76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b7a:	f1b9 0901 	subs.w	r9, r9, #1
 8009b7e:	d505      	bpl.n	8009b8c <_fwalk_reent+0x24>
 8009b80:	6824      	ldr	r4, [r4, #0]
 8009b82:	2c00      	cmp	r4, #0
 8009b84:	d1f7      	bne.n	8009b76 <_fwalk_reent+0xe>
 8009b86:	4638      	mov	r0, r7
 8009b88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b8c:	89ab      	ldrh	r3, [r5, #12]
 8009b8e:	2b01      	cmp	r3, #1
 8009b90:	d907      	bls.n	8009ba2 <_fwalk_reent+0x3a>
 8009b92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b96:	3301      	adds	r3, #1
 8009b98:	d003      	beq.n	8009ba2 <_fwalk_reent+0x3a>
 8009b9a:	4629      	mov	r1, r5
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	47c0      	blx	r8
 8009ba0:	4307      	orrs	r7, r0
 8009ba2:	3568      	adds	r5, #104	; 0x68
 8009ba4:	e7e9      	b.n	8009b7a <_fwalk_reent+0x12>

08009ba6 <__retarget_lock_init_recursive>:
 8009ba6:	4770      	bx	lr

08009ba8 <__retarget_lock_acquire_recursive>:
 8009ba8:	4770      	bx	lr

08009baa <__retarget_lock_release_recursive>:
 8009baa:	4770      	bx	lr

08009bac <__swhatbuf_r>:
 8009bac:	b570      	push	{r4, r5, r6, lr}
 8009bae:	460e      	mov	r6, r1
 8009bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb4:	2900      	cmp	r1, #0
 8009bb6:	b096      	sub	sp, #88	; 0x58
 8009bb8:	4614      	mov	r4, r2
 8009bba:	461d      	mov	r5, r3
 8009bbc:	da08      	bge.n	8009bd0 <__swhatbuf_r+0x24>
 8009bbe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	602a      	str	r2, [r5, #0]
 8009bc6:	061a      	lsls	r2, r3, #24
 8009bc8:	d410      	bmi.n	8009bec <__swhatbuf_r+0x40>
 8009bca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bce:	e00e      	b.n	8009bee <__swhatbuf_r+0x42>
 8009bd0:	466a      	mov	r2, sp
 8009bd2:	f000 fc97 	bl	800a504 <_fstat_r>
 8009bd6:	2800      	cmp	r0, #0
 8009bd8:	dbf1      	blt.n	8009bbe <__swhatbuf_r+0x12>
 8009bda:	9a01      	ldr	r2, [sp, #4]
 8009bdc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009be0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009be4:	425a      	negs	r2, r3
 8009be6:	415a      	adcs	r2, r3
 8009be8:	602a      	str	r2, [r5, #0]
 8009bea:	e7ee      	b.n	8009bca <__swhatbuf_r+0x1e>
 8009bec:	2340      	movs	r3, #64	; 0x40
 8009bee:	2000      	movs	r0, #0
 8009bf0:	6023      	str	r3, [r4, #0]
 8009bf2:	b016      	add	sp, #88	; 0x58
 8009bf4:	bd70      	pop	{r4, r5, r6, pc}
	...

08009bf8 <__smakebuf_r>:
 8009bf8:	898b      	ldrh	r3, [r1, #12]
 8009bfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009bfc:	079d      	lsls	r5, r3, #30
 8009bfe:	4606      	mov	r6, r0
 8009c00:	460c      	mov	r4, r1
 8009c02:	d507      	bpl.n	8009c14 <__smakebuf_r+0x1c>
 8009c04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	6123      	str	r3, [r4, #16]
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	6163      	str	r3, [r4, #20]
 8009c10:	b002      	add	sp, #8
 8009c12:	bd70      	pop	{r4, r5, r6, pc}
 8009c14:	ab01      	add	r3, sp, #4
 8009c16:	466a      	mov	r2, sp
 8009c18:	f7ff ffc8 	bl	8009bac <__swhatbuf_r>
 8009c1c:	9900      	ldr	r1, [sp, #0]
 8009c1e:	4605      	mov	r5, r0
 8009c20:	4630      	mov	r0, r6
 8009c22:	f000 f895 	bl	8009d50 <_malloc_r>
 8009c26:	b948      	cbnz	r0, 8009c3c <__smakebuf_r+0x44>
 8009c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c2c:	059a      	lsls	r2, r3, #22
 8009c2e:	d4ef      	bmi.n	8009c10 <__smakebuf_r+0x18>
 8009c30:	f023 0303 	bic.w	r3, r3, #3
 8009c34:	f043 0302 	orr.w	r3, r3, #2
 8009c38:	81a3      	strh	r3, [r4, #12]
 8009c3a:	e7e3      	b.n	8009c04 <__smakebuf_r+0xc>
 8009c3c:	4b0d      	ldr	r3, [pc, #52]	; (8009c74 <__smakebuf_r+0x7c>)
 8009c3e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009c40:	89a3      	ldrh	r3, [r4, #12]
 8009c42:	6020      	str	r0, [r4, #0]
 8009c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c48:	81a3      	strh	r3, [r4, #12]
 8009c4a:	9b00      	ldr	r3, [sp, #0]
 8009c4c:	6163      	str	r3, [r4, #20]
 8009c4e:	9b01      	ldr	r3, [sp, #4]
 8009c50:	6120      	str	r0, [r4, #16]
 8009c52:	b15b      	cbz	r3, 8009c6c <__smakebuf_r+0x74>
 8009c54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c58:	4630      	mov	r0, r6
 8009c5a:	f000 fc65 	bl	800a528 <_isatty_r>
 8009c5e:	b128      	cbz	r0, 8009c6c <__smakebuf_r+0x74>
 8009c60:	89a3      	ldrh	r3, [r4, #12]
 8009c62:	f023 0303 	bic.w	r3, r3, #3
 8009c66:	f043 0301 	orr.w	r3, r3, #1
 8009c6a:	81a3      	strh	r3, [r4, #12]
 8009c6c:	89a0      	ldrh	r0, [r4, #12]
 8009c6e:	4305      	orrs	r5, r0
 8009c70:	81a5      	strh	r5, [r4, #12]
 8009c72:	e7cd      	b.n	8009c10 <__smakebuf_r+0x18>
 8009c74:	08009a05 	.word	0x08009a05

08009c78 <_free_r>:
 8009c78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009c7a:	2900      	cmp	r1, #0
 8009c7c:	d044      	beq.n	8009d08 <_free_r+0x90>
 8009c7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c82:	9001      	str	r0, [sp, #4]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	f1a1 0404 	sub.w	r4, r1, #4
 8009c8a:	bfb8      	it	lt
 8009c8c:	18e4      	addlt	r4, r4, r3
 8009c8e:	f000 fc95 	bl	800a5bc <__malloc_lock>
 8009c92:	4a1e      	ldr	r2, [pc, #120]	; (8009d0c <_free_r+0x94>)
 8009c94:	9801      	ldr	r0, [sp, #4]
 8009c96:	6813      	ldr	r3, [r2, #0]
 8009c98:	b933      	cbnz	r3, 8009ca8 <_free_r+0x30>
 8009c9a:	6063      	str	r3, [r4, #4]
 8009c9c:	6014      	str	r4, [r2, #0]
 8009c9e:	b003      	add	sp, #12
 8009ca0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ca4:	f000 bc90 	b.w	800a5c8 <__malloc_unlock>
 8009ca8:	42a3      	cmp	r3, r4
 8009caa:	d908      	bls.n	8009cbe <_free_r+0x46>
 8009cac:	6825      	ldr	r5, [r4, #0]
 8009cae:	1961      	adds	r1, r4, r5
 8009cb0:	428b      	cmp	r3, r1
 8009cb2:	bf01      	itttt	eq
 8009cb4:	6819      	ldreq	r1, [r3, #0]
 8009cb6:	685b      	ldreq	r3, [r3, #4]
 8009cb8:	1949      	addeq	r1, r1, r5
 8009cba:	6021      	streq	r1, [r4, #0]
 8009cbc:	e7ed      	b.n	8009c9a <_free_r+0x22>
 8009cbe:	461a      	mov	r2, r3
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	b10b      	cbz	r3, 8009cc8 <_free_r+0x50>
 8009cc4:	42a3      	cmp	r3, r4
 8009cc6:	d9fa      	bls.n	8009cbe <_free_r+0x46>
 8009cc8:	6811      	ldr	r1, [r2, #0]
 8009cca:	1855      	adds	r5, r2, r1
 8009ccc:	42a5      	cmp	r5, r4
 8009cce:	d10b      	bne.n	8009ce8 <_free_r+0x70>
 8009cd0:	6824      	ldr	r4, [r4, #0]
 8009cd2:	4421      	add	r1, r4
 8009cd4:	1854      	adds	r4, r2, r1
 8009cd6:	42a3      	cmp	r3, r4
 8009cd8:	6011      	str	r1, [r2, #0]
 8009cda:	d1e0      	bne.n	8009c9e <_free_r+0x26>
 8009cdc:	681c      	ldr	r4, [r3, #0]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	6053      	str	r3, [r2, #4]
 8009ce2:	4421      	add	r1, r4
 8009ce4:	6011      	str	r1, [r2, #0]
 8009ce6:	e7da      	b.n	8009c9e <_free_r+0x26>
 8009ce8:	d902      	bls.n	8009cf0 <_free_r+0x78>
 8009cea:	230c      	movs	r3, #12
 8009cec:	6003      	str	r3, [r0, #0]
 8009cee:	e7d6      	b.n	8009c9e <_free_r+0x26>
 8009cf0:	6825      	ldr	r5, [r4, #0]
 8009cf2:	1961      	adds	r1, r4, r5
 8009cf4:	428b      	cmp	r3, r1
 8009cf6:	bf04      	itt	eq
 8009cf8:	6819      	ldreq	r1, [r3, #0]
 8009cfa:	685b      	ldreq	r3, [r3, #4]
 8009cfc:	6063      	str	r3, [r4, #4]
 8009cfe:	bf04      	itt	eq
 8009d00:	1949      	addeq	r1, r1, r5
 8009d02:	6021      	streq	r1, [r4, #0]
 8009d04:	6054      	str	r4, [r2, #4]
 8009d06:	e7ca      	b.n	8009c9e <_free_r+0x26>
 8009d08:	b003      	add	sp, #12
 8009d0a:	bd30      	pop	{r4, r5, pc}
 8009d0c:	20001014 	.word	0x20001014

08009d10 <sbrk_aligned>:
 8009d10:	b570      	push	{r4, r5, r6, lr}
 8009d12:	4e0e      	ldr	r6, [pc, #56]	; (8009d4c <sbrk_aligned+0x3c>)
 8009d14:	460c      	mov	r4, r1
 8009d16:	6831      	ldr	r1, [r6, #0]
 8009d18:	4605      	mov	r5, r0
 8009d1a:	b911      	cbnz	r1, 8009d22 <sbrk_aligned+0x12>
 8009d1c:	f000 fb7c 	bl	800a418 <_sbrk_r>
 8009d20:	6030      	str	r0, [r6, #0]
 8009d22:	4621      	mov	r1, r4
 8009d24:	4628      	mov	r0, r5
 8009d26:	f000 fb77 	bl	800a418 <_sbrk_r>
 8009d2a:	1c43      	adds	r3, r0, #1
 8009d2c:	d00a      	beq.n	8009d44 <sbrk_aligned+0x34>
 8009d2e:	1cc4      	adds	r4, r0, #3
 8009d30:	f024 0403 	bic.w	r4, r4, #3
 8009d34:	42a0      	cmp	r0, r4
 8009d36:	d007      	beq.n	8009d48 <sbrk_aligned+0x38>
 8009d38:	1a21      	subs	r1, r4, r0
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	f000 fb6c 	bl	800a418 <_sbrk_r>
 8009d40:	3001      	adds	r0, #1
 8009d42:	d101      	bne.n	8009d48 <sbrk_aligned+0x38>
 8009d44:	f04f 34ff 	mov.w	r4, #4294967295
 8009d48:	4620      	mov	r0, r4
 8009d4a:	bd70      	pop	{r4, r5, r6, pc}
 8009d4c:	20001018 	.word	0x20001018

08009d50 <_malloc_r>:
 8009d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d54:	1ccd      	adds	r5, r1, #3
 8009d56:	f025 0503 	bic.w	r5, r5, #3
 8009d5a:	3508      	adds	r5, #8
 8009d5c:	2d0c      	cmp	r5, #12
 8009d5e:	bf38      	it	cc
 8009d60:	250c      	movcc	r5, #12
 8009d62:	2d00      	cmp	r5, #0
 8009d64:	4607      	mov	r7, r0
 8009d66:	db01      	blt.n	8009d6c <_malloc_r+0x1c>
 8009d68:	42a9      	cmp	r1, r5
 8009d6a:	d905      	bls.n	8009d78 <_malloc_r+0x28>
 8009d6c:	230c      	movs	r3, #12
 8009d6e:	603b      	str	r3, [r7, #0]
 8009d70:	2600      	movs	r6, #0
 8009d72:	4630      	mov	r0, r6
 8009d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d78:	4e2e      	ldr	r6, [pc, #184]	; (8009e34 <_malloc_r+0xe4>)
 8009d7a:	f000 fc1f 	bl	800a5bc <__malloc_lock>
 8009d7e:	6833      	ldr	r3, [r6, #0]
 8009d80:	461c      	mov	r4, r3
 8009d82:	bb34      	cbnz	r4, 8009dd2 <_malloc_r+0x82>
 8009d84:	4629      	mov	r1, r5
 8009d86:	4638      	mov	r0, r7
 8009d88:	f7ff ffc2 	bl	8009d10 <sbrk_aligned>
 8009d8c:	1c43      	adds	r3, r0, #1
 8009d8e:	4604      	mov	r4, r0
 8009d90:	d14d      	bne.n	8009e2e <_malloc_r+0xde>
 8009d92:	6834      	ldr	r4, [r6, #0]
 8009d94:	4626      	mov	r6, r4
 8009d96:	2e00      	cmp	r6, #0
 8009d98:	d140      	bne.n	8009e1c <_malloc_r+0xcc>
 8009d9a:	6823      	ldr	r3, [r4, #0]
 8009d9c:	4631      	mov	r1, r6
 8009d9e:	4638      	mov	r0, r7
 8009da0:	eb04 0803 	add.w	r8, r4, r3
 8009da4:	f000 fb38 	bl	800a418 <_sbrk_r>
 8009da8:	4580      	cmp	r8, r0
 8009daa:	d13a      	bne.n	8009e22 <_malloc_r+0xd2>
 8009dac:	6821      	ldr	r1, [r4, #0]
 8009dae:	3503      	adds	r5, #3
 8009db0:	1a6d      	subs	r5, r5, r1
 8009db2:	f025 0503 	bic.w	r5, r5, #3
 8009db6:	3508      	adds	r5, #8
 8009db8:	2d0c      	cmp	r5, #12
 8009dba:	bf38      	it	cc
 8009dbc:	250c      	movcc	r5, #12
 8009dbe:	4629      	mov	r1, r5
 8009dc0:	4638      	mov	r0, r7
 8009dc2:	f7ff ffa5 	bl	8009d10 <sbrk_aligned>
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d02b      	beq.n	8009e22 <_malloc_r+0xd2>
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	442b      	add	r3, r5
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	e00e      	b.n	8009df0 <_malloc_r+0xa0>
 8009dd2:	6822      	ldr	r2, [r4, #0]
 8009dd4:	1b52      	subs	r2, r2, r5
 8009dd6:	d41e      	bmi.n	8009e16 <_malloc_r+0xc6>
 8009dd8:	2a0b      	cmp	r2, #11
 8009dda:	d916      	bls.n	8009e0a <_malloc_r+0xba>
 8009ddc:	1961      	adds	r1, r4, r5
 8009dde:	42a3      	cmp	r3, r4
 8009de0:	6025      	str	r5, [r4, #0]
 8009de2:	bf18      	it	ne
 8009de4:	6059      	strne	r1, [r3, #4]
 8009de6:	6863      	ldr	r3, [r4, #4]
 8009de8:	bf08      	it	eq
 8009dea:	6031      	streq	r1, [r6, #0]
 8009dec:	5162      	str	r2, [r4, r5]
 8009dee:	604b      	str	r3, [r1, #4]
 8009df0:	4638      	mov	r0, r7
 8009df2:	f104 060b 	add.w	r6, r4, #11
 8009df6:	f000 fbe7 	bl	800a5c8 <__malloc_unlock>
 8009dfa:	f026 0607 	bic.w	r6, r6, #7
 8009dfe:	1d23      	adds	r3, r4, #4
 8009e00:	1af2      	subs	r2, r6, r3
 8009e02:	d0b6      	beq.n	8009d72 <_malloc_r+0x22>
 8009e04:	1b9b      	subs	r3, r3, r6
 8009e06:	50a3      	str	r3, [r4, r2]
 8009e08:	e7b3      	b.n	8009d72 <_malloc_r+0x22>
 8009e0a:	6862      	ldr	r2, [r4, #4]
 8009e0c:	42a3      	cmp	r3, r4
 8009e0e:	bf0c      	ite	eq
 8009e10:	6032      	streq	r2, [r6, #0]
 8009e12:	605a      	strne	r2, [r3, #4]
 8009e14:	e7ec      	b.n	8009df0 <_malloc_r+0xa0>
 8009e16:	4623      	mov	r3, r4
 8009e18:	6864      	ldr	r4, [r4, #4]
 8009e1a:	e7b2      	b.n	8009d82 <_malloc_r+0x32>
 8009e1c:	4634      	mov	r4, r6
 8009e1e:	6876      	ldr	r6, [r6, #4]
 8009e20:	e7b9      	b.n	8009d96 <_malloc_r+0x46>
 8009e22:	230c      	movs	r3, #12
 8009e24:	603b      	str	r3, [r7, #0]
 8009e26:	4638      	mov	r0, r7
 8009e28:	f000 fbce 	bl	800a5c8 <__malloc_unlock>
 8009e2c:	e7a1      	b.n	8009d72 <_malloc_r+0x22>
 8009e2e:	6025      	str	r5, [r4, #0]
 8009e30:	e7de      	b.n	8009df0 <_malloc_r+0xa0>
 8009e32:	bf00      	nop
 8009e34:	20001014 	.word	0x20001014

08009e38 <__ssputs_r>:
 8009e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e3c:	688e      	ldr	r6, [r1, #8]
 8009e3e:	429e      	cmp	r6, r3
 8009e40:	4682      	mov	sl, r0
 8009e42:	460c      	mov	r4, r1
 8009e44:	4690      	mov	r8, r2
 8009e46:	461f      	mov	r7, r3
 8009e48:	d838      	bhi.n	8009ebc <__ssputs_r+0x84>
 8009e4a:	898a      	ldrh	r2, [r1, #12]
 8009e4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009e50:	d032      	beq.n	8009eb8 <__ssputs_r+0x80>
 8009e52:	6825      	ldr	r5, [r4, #0]
 8009e54:	6909      	ldr	r1, [r1, #16]
 8009e56:	eba5 0901 	sub.w	r9, r5, r1
 8009e5a:	6965      	ldr	r5, [r4, #20]
 8009e5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009e60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009e64:	3301      	adds	r3, #1
 8009e66:	444b      	add	r3, r9
 8009e68:	106d      	asrs	r5, r5, #1
 8009e6a:	429d      	cmp	r5, r3
 8009e6c:	bf38      	it	cc
 8009e6e:	461d      	movcc	r5, r3
 8009e70:	0553      	lsls	r3, r2, #21
 8009e72:	d531      	bpl.n	8009ed8 <__ssputs_r+0xa0>
 8009e74:	4629      	mov	r1, r5
 8009e76:	f7ff ff6b 	bl	8009d50 <_malloc_r>
 8009e7a:	4606      	mov	r6, r0
 8009e7c:	b950      	cbnz	r0, 8009e94 <__ssputs_r+0x5c>
 8009e7e:	230c      	movs	r3, #12
 8009e80:	f8ca 3000 	str.w	r3, [sl]
 8009e84:	89a3      	ldrh	r3, [r4, #12]
 8009e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e8a:	81a3      	strh	r3, [r4, #12]
 8009e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e94:	6921      	ldr	r1, [r4, #16]
 8009e96:	464a      	mov	r2, r9
 8009e98:	f000 fb68 	bl	800a56c <memcpy>
 8009e9c:	89a3      	ldrh	r3, [r4, #12]
 8009e9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009ea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ea6:	81a3      	strh	r3, [r4, #12]
 8009ea8:	6126      	str	r6, [r4, #16]
 8009eaa:	6165      	str	r5, [r4, #20]
 8009eac:	444e      	add	r6, r9
 8009eae:	eba5 0509 	sub.w	r5, r5, r9
 8009eb2:	6026      	str	r6, [r4, #0]
 8009eb4:	60a5      	str	r5, [r4, #8]
 8009eb6:	463e      	mov	r6, r7
 8009eb8:	42be      	cmp	r6, r7
 8009eba:	d900      	bls.n	8009ebe <__ssputs_r+0x86>
 8009ebc:	463e      	mov	r6, r7
 8009ebe:	6820      	ldr	r0, [r4, #0]
 8009ec0:	4632      	mov	r2, r6
 8009ec2:	4641      	mov	r1, r8
 8009ec4:	f000 fb60 	bl	800a588 <memmove>
 8009ec8:	68a3      	ldr	r3, [r4, #8]
 8009eca:	1b9b      	subs	r3, r3, r6
 8009ecc:	60a3      	str	r3, [r4, #8]
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	4433      	add	r3, r6
 8009ed2:	6023      	str	r3, [r4, #0]
 8009ed4:	2000      	movs	r0, #0
 8009ed6:	e7db      	b.n	8009e90 <__ssputs_r+0x58>
 8009ed8:	462a      	mov	r2, r5
 8009eda:	f000 fb7b 	bl	800a5d4 <_realloc_r>
 8009ede:	4606      	mov	r6, r0
 8009ee0:	2800      	cmp	r0, #0
 8009ee2:	d1e1      	bne.n	8009ea8 <__ssputs_r+0x70>
 8009ee4:	6921      	ldr	r1, [r4, #16]
 8009ee6:	4650      	mov	r0, sl
 8009ee8:	f7ff fec6 	bl	8009c78 <_free_r>
 8009eec:	e7c7      	b.n	8009e7e <__ssputs_r+0x46>
	...

08009ef0 <_svfiprintf_r>:
 8009ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ef4:	4698      	mov	r8, r3
 8009ef6:	898b      	ldrh	r3, [r1, #12]
 8009ef8:	061b      	lsls	r3, r3, #24
 8009efa:	b09d      	sub	sp, #116	; 0x74
 8009efc:	4607      	mov	r7, r0
 8009efe:	460d      	mov	r5, r1
 8009f00:	4614      	mov	r4, r2
 8009f02:	d50e      	bpl.n	8009f22 <_svfiprintf_r+0x32>
 8009f04:	690b      	ldr	r3, [r1, #16]
 8009f06:	b963      	cbnz	r3, 8009f22 <_svfiprintf_r+0x32>
 8009f08:	2140      	movs	r1, #64	; 0x40
 8009f0a:	f7ff ff21 	bl	8009d50 <_malloc_r>
 8009f0e:	6028      	str	r0, [r5, #0]
 8009f10:	6128      	str	r0, [r5, #16]
 8009f12:	b920      	cbnz	r0, 8009f1e <_svfiprintf_r+0x2e>
 8009f14:	230c      	movs	r3, #12
 8009f16:	603b      	str	r3, [r7, #0]
 8009f18:	f04f 30ff 	mov.w	r0, #4294967295
 8009f1c:	e0d1      	b.n	800a0c2 <_svfiprintf_r+0x1d2>
 8009f1e:	2340      	movs	r3, #64	; 0x40
 8009f20:	616b      	str	r3, [r5, #20]
 8009f22:	2300      	movs	r3, #0
 8009f24:	9309      	str	r3, [sp, #36]	; 0x24
 8009f26:	2320      	movs	r3, #32
 8009f28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f30:	2330      	movs	r3, #48	; 0x30
 8009f32:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a0dc <_svfiprintf_r+0x1ec>
 8009f36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f3a:	f04f 0901 	mov.w	r9, #1
 8009f3e:	4623      	mov	r3, r4
 8009f40:	469a      	mov	sl, r3
 8009f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f46:	b10a      	cbz	r2, 8009f4c <_svfiprintf_r+0x5c>
 8009f48:	2a25      	cmp	r2, #37	; 0x25
 8009f4a:	d1f9      	bne.n	8009f40 <_svfiprintf_r+0x50>
 8009f4c:	ebba 0b04 	subs.w	fp, sl, r4
 8009f50:	d00b      	beq.n	8009f6a <_svfiprintf_r+0x7a>
 8009f52:	465b      	mov	r3, fp
 8009f54:	4622      	mov	r2, r4
 8009f56:	4629      	mov	r1, r5
 8009f58:	4638      	mov	r0, r7
 8009f5a:	f7ff ff6d 	bl	8009e38 <__ssputs_r>
 8009f5e:	3001      	adds	r0, #1
 8009f60:	f000 80aa 	beq.w	800a0b8 <_svfiprintf_r+0x1c8>
 8009f64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f66:	445a      	add	r2, fp
 8009f68:	9209      	str	r2, [sp, #36]	; 0x24
 8009f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	f000 80a2 	beq.w	800a0b8 <_svfiprintf_r+0x1c8>
 8009f74:	2300      	movs	r3, #0
 8009f76:	f04f 32ff 	mov.w	r2, #4294967295
 8009f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f7e:	f10a 0a01 	add.w	sl, sl, #1
 8009f82:	9304      	str	r3, [sp, #16]
 8009f84:	9307      	str	r3, [sp, #28]
 8009f86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009f8a:	931a      	str	r3, [sp, #104]	; 0x68
 8009f8c:	4654      	mov	r4, sl
 8009f8e:	2205      	movs	r2, #5
 8009f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f94:	4851      	ldr	r0, [pc, #324]	; (800a0dc <_svfiprintf_r+0x1ec>)
 8009f96:	f7f6 f92b 	bl	80001f0 <memchr>
 8009f9a:	9a04      	ldr	r2, [sp, #16]
 8009f9c:	b9d8      	cbnz	r0, 8009fd6 <_svfiprintf_r+0xe6>
 8009f9e:	06d0      	lsls	r0, r2, #27
 8009fa0:	bf44      	itt	mi
 8009fa2:	2320      	movmi	r3, #32
 8009fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fa8:	0711      	lsls	r1, r2, #28
 8009faa:	bf44      	itt	mi
 8009fac:	232b      	movmi	r3, #43	; 0x2b
 8009fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8009fb6:	2b2a      	cmp	r3, #42	; 0x2a
 8009fb8:	d015      	beq.n	8009fe6 <_svfiprintf_r+0xf6>
 8009fba:	9a07      	ldr	r2, [sp, #28]
 8009fbc:	4654      	mov	r4, sl
 8009fbe:	2000      	movs	r0, #0
 8009fc0:	f04f 0c0a 	mov.w	ip, #10
 8009fc4:	4621      	mov	r1, r4
 8009fc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fca:	3b30      	subs	r3, #48	; 0x30
 8009fcc:	2b09      	cmp	r3, #9
 8009fce:	d94e      	bls.n	800a06e <_svfiprintf_r+0x17e>
 8009fd0:	b1b0      	cbz	r0, 800a000 <_svfiprintf_r+0x110>
 8009fd2:	9207      	str	r2, [sp, #28]
 8009fd4:	e014      	b.n	800a000 <_svfiprintf_r+0x110>
 8009fd6:	eba0 0308 	sub.w	r3, r0, r8
 8009fda:	fa09 f303 	lsl.w	r3, r9, r3
 8009fde:	4313      	orrs	r3, r2
 8009fe0:	9304      	str	r3, [sp, #16]
 8009fe2:	46a2      	mov	sl, r4
 8009fe4:	e7d2      	b.n	8009f8c <_svfiprintf_r+0x9c>
 8009fe6:	9b03      	ldr	r3, [sp, #12]
 8009fe8:	1d19      	adds	r1, r3, #4
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	9103      	str	r1, [sp, #12]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	bfbb      	ittet	lt
 8009ff2:	425b      	neglt	r3, r3
 8009ff4:	f042 0202 	orrlt.w	r2, r2, #2
 8009ff8:	9307      	strge	r3, [sp, #28]
 8009ffa:	9307      	strlt	r3, [sp, #28]
 8009ffc:	bfb8      	it	lt
 8009ffe:	9204      	strlt	r2, [sp, #16]
 800a000:	7823      	ldrb	r3, [r4, #0]
 800a002:	2b2e      	cmp	r3, #46	; 0x2e
 800a004:	d10c      	bne.n	800a020 <_svfiprintf_r+0x130>
 800a006:	7863      	ldrb	r3, [r4, #1]
 800a008:	2b2a      	cmp	r3, #42	; 0x2a
 800a00a:	d135      	bne.n	800a078 <_svfiprintf_r+0x188>
 800a00c:	9b03      	ldr	r3, [sp, #12]
 800a00e:	1d1a      	adds	r2, r3, #4
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	9203      	str	r2, [sp, #12]
 800a014:	2b00      	cmp	r3, #0
 800a016:	bfb8      	it	lt
 800a018:	f04f 33ff 	movlt.w	r3, #4294967295
 800a01c:	3402      	adds	r4, #2
 800a01e:	9305      	str	r3, [sp, #20]
 800a020:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a0ec <_svfiprintf_r+0x1fc>
 800a024:	7821      	ldrb	r1, [r4, #0]
 800a026:	2203      	movs	r2, #3
 800a028:	4650      	mov	r0, sl
 800a02a:	f7f6 f8e1 	bl	80001f0 <memchr>
 800a02e:	b140      	cbz	r0, 800a042 <_svfiprintf_r+0x152>
 800a030:	2340      	movs	r3, #64	; 0x40
 800a032:	eba0 000a 	sub.w	r0, r0, sl
 800a036:	fa03 f000 	lsl.w	r0, r3, r0
 800a03a:	9b04      	ldr	r3, [sp, #16]
 800a03c:	4303      	orrs	r3, r0
 800a03e:	3401      	adds	r4, #1
 800a040:	9304      	str	r3, [sp, #16]
 800a042:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a046:	4826      	ldr	r0, [pc, #152]	; (800a0e0 <_svfiprintf_r+0x1f0>)
 800a048:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a04c:	2206      	movs	r2, #6
 800a04e:	f7f6 f8cf 	bl	80001f0 <memchr>
 800a052:	2800      	cmp	r0, #0
 800a054:	d038      	beq.n	800a0c8 <_svfiprintf_r+0x1d8>
 800a056:	4b23      	ldr	r3, [pc, #140]	; (800a0e4 <_svfiprintf_r+0x1f4>)
 800a058:	bb1b      	cbnz	r3, 800a0a2 <_svfiprintf_r+0x1b2>
 800a05a:	9b03      	ldr	r3, [sp, #12]
 800a05c:	3307      	adds	r3, #7
 800a05e:	f023 0307 	bic.w	r3, r3, #7
 800a062:	3308      	adds	r3, #8
 800a064:	9303      	str	r3, [sp, #12]
 800a066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a068:	4433      	add	r3, r6
 800a06a:	9309      	str	r3, [sp, #36]	; 0x24
 800a06c:	e767      	b.n	8009f3e <_svfiprintf_r+0x4e>
 800a06e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a072:	460c      	mov	r4, r1
 800a074:	2001      	movs	r0, #1
 800a076:	e7a5      	b.n	8009fc4 <_svfiprintf_r+0xd4>
 800a078:	2300      	movs	r3, #0
 800a07a:	3401      	adds	r4, #1
 800a07c:	9305      	str	r3, [sp, #20]
 800a07e:	4619      	mov	r1, r3
 800a080:	f04f 0c0a 	mov.w	ip, #10
 800a084:	4620      	mov	r0, r4
 800a086:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a08a:	3a30      	subs	r2, #48	; 0x30
 800a08c:	2a09      	cmp	r2, #9
 800a08e:	d903      	bls.n	800a098 <_svfiprintf_r+0x1a8>
 800a090:	2b00      	cmp	r3, #0
 800a092:	d0c5      	beq.n	800a020 <_svfiprintf_r+0x130>
 800a094:	9105      	str	r1, [sp, #20]
 800a096:	e7c3      	b.n	800a020 <_svfiprintf_r+0x130>
 800a098:	fb0c 2101 	mla	r1, ip, r1, r2
 800a09c:	4604      	mov	r4, r0
 800a09e:	2301      	movs	r3, #1
 800a0a0:	e7f0      	b.n	800a084 <_svfiprintf_r+0x194>
 800a0a2:	ab03      	add	r3, sp, #12
 800a0a4:	9300      	str	r3, [sp, #0]
 800a0a6:	462a      	mov	r2, r5
 800a0a8:	4b0f      	ldr	r3, [pc, #60]	; (800a0e8 <_svfiprintf_r+0x1f8>)
 800a0aa:	a904      	add	r1, sp, #16
 800a0ac:	4638      	mov	r0, r7
 800a0ae:	f3af 8000 	nop.w
 800a0b2:	1c42      	adds	r2, r0, #1
 800a0b4:	4606      	mov	r6, r0
 800a0b6:	d1d6      	bne.n	800a066 <_svfiprintf_r+0x176>
 800a0b8:	89ab      	ldrh	r3, [r5, #12]
 800a0ba:	065b      	lsls	r3, r3, #25
 800a0bc:	f53f af2c 	bmi.w	8009f18 <_svfiprintf_r+0x28>
 800a0c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0c2:	b01d      	add	sp, #116	; 0x74
 800a0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c8:	ab03      	add	r3, sp, #12
 800a0ca:	9300      	str	r3, [sp, #0]
 800a0cc:	462a      	mov	r2, r5
 800a0ce:	4b06      	ldr	r3, [pc, #24]	; (800a0e8 <_svfiprintf_r+0x1f8>)
 800a0d0:	a904      	add	r1, sp, #16
 800a0d2:	4638      	mov	r0, r7
 800a0d4:	f000 f87a 	bl	800a1cc <_printf_i>
 800a0d8:	e7eb      	b.n	800a0b2 <_svfiprintf_r+0x1c2>
 800a0da:	bf00      	nop
 800a0dc:	0800a864 	.word	0x0800a864
 800a0e0:	0800a86e 	.word	0x0800a86e
 800a0e4:	00000000 	.word	0x00000000
 800a0e8:	08009e39 	.word	0x08009e39
 800a0ec:	0800a86a 	.word	0x0800a86a

0800a0f0 <_printf_common>:
 800a0f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f4:	4616      	mov	r6, r2
 800a0f6:	4699      	mov	r9, r3
 800a0f8:	688a      	ldr	r2, [r1, #8]
 800a0fa:	690b      	ldr	r3, [r1, #16]
 800a0fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a100:	4293      	cmp	r3, r2
 800a102:	bfb8      	it	lt
 800a104:	4613      	movlt	r3, r2
 800a106:	6033      	str	r3, [r6, #0]
 800a108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a10c:	4607      	mov	r7, r0
 800a10e:	460c      	mov	r4, r1
 800a110:	b10a      	cbz	r2, 800a116 <_printf_common+0x26>
 800a112:	3301      	adds	r3, #1
 800a114:	6033      	str	r3, [r6, #0]
 800a116:	6823      	ldr	r3, [r4, #0]
 800a118:	0699      	lsls	r1, r3, #26
 800a11a:	bf42      	ittt	mi
 800a11c:	6833      	ldrmi	r3, [r6, #0]
 800a11e:	3302      	addmi	r3, #2
 800a120:	6033      	strmi	r3, [r6, #0]
 800a122:	6825      	ldr	r5, [r4, #0]
 800a124:	f015 0506 	ands.w	r5, r5, #6
 800a128:	d106      	bne.n	800a138 <_printf_common+0x48>
 800a12a:	f104 0a19 	add.w	sl, r4, #25
 800a12e:	68e3      	ldr	r3, [r4, #12]
 800a130:	6832      	ldr	r2, [r6, #0]
 800a132:	1a9b      	subs	r3, r3, r2
 800a134:	42ab      	cmp	r3, r5
 800a136:	dc26      	bgt.n	800a186 <_printf_common+0x96>
 800a138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a13c:	1e13      	subs	r3, r2, #0
 800a13e:	6822      	ldr	r2, [r4, #0]
 800a140:	bf18      	it	ne
 800a142:	2301      	movne	r3, #1
 800a144:	0692      	lsls	r2, r2, #26
 800a146:	d42b      	bmi.n	800a1a0 <_printf_common+0xb0>
 800a148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a14c:	4649      	mov	r1, r9
 800a14e:	4638      	mov	r0, r7
 800a150:	47c0      	blx	r8
 800a152:	3001      	adds	r0, #1
 800a154:	d01e      	beq.n	800a194 <_printf_common+0xa4>
 800a156:	6823      	ldr	r3, [r4, #0]
 800a158:	68e5      	ldr	r5, [r4, #12]
 800a15a:	6832      	ldr	r2, [r6, #0]
 800a15c:	f003 0306 	and.w	r3, r3, #6
 800a160:	2b04      	cmp	r3, #4
 800a162:	bf08      	it	eq
 800a164:	1aad      	subeq	r5, r5, r2
 800a166:	68a3      	ldr	r3, [r4, #8]
 800a168:	6922      	ldr	r2, [r4, #16]
 800a16a:	bf0c      	ite	eq
 800a16c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a170:	2500      	movne	r5, #0
 800a172:	4293      	cmp	r3, r2
 800a174:	bfc4      	itt	gt
 800a176:	1a9b      	subgt	r3, r3, r2
 800a178:	18ed      	addgt	r5, r5, r3
 800a17a:	2600      	movs	r6, #0
 800a17c:	341a      	adds	r4, #26
 800a17e:	42b5      	cmp	r5, r6
 800a180:	d11a      	bne.n	800a1b8 <_printf_common+0xc8>
 800a182:	2000      	movs	r0, #0
 800a184:	e008      	b.n	800a198 <_printf_common+0xa8>
 800a186:	2301      	movs	r3, #1
 800a188:	4652      	mov	r2, sl
 800a18a:	4649      	mov	r1, r9
 800a18c:	4638      	mov	r0, r7
 800a18e:	47c0      	blx	r8
 800a190:	3001      	adds	r0, #1
 800a192:	d103      	bne.n	800a19c <_printf_common+0xac>
 800a194:	f04f 30ff 	mov.w	r0, #4294967295
 800a198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a19c:	3501      	adds	r5, #1
 800a19e:	e7c6      	b.n	800a12e <_printf_common+0x3e>
 800a1a0:	18e1      	adds	r1, r4, r3
 800a1a2:	1c5a      	adds	r2, r3, #1
 800a1a4:	2030      	movs	r0, #48	; 0x30
 800a1a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a1aa:	4422      	add	r2, r4
 800a1ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a1b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a1b4:	3302      	adds	r3, #2
 800a1b6:	e7c7      	b.n	800a148 <_printf_common+0x58>
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	4622      	mov	r2, r4
 800a1bc:	4649      	mov	r1, r9
 800a1be:	4638      	mov	r0, r7
 800a1c0:	47c0      	blx	r8
 800a1c2:	3001      	adds	r0, #1
 800a1c4:	d0e6      	beq.n	800a194 <_printf_common+0xa4>
 800a1c6:	3601      	adds	r6, #1
 800a1c8:	e7d9      	b.n	800a17e <_printf_common+0x8e>
	...

0800a1cc <_printf_i>:
 800a1cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a1d0:	7e0f      	ldrb	r7, [r1, #24]
 800a1d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a1d4:	2f78      	cmp	r7, #120	; 0x78
 800a1d6:	4691      	mov	r9, r2
 800a1d8:	4680      	mov	r8, r0
 800a1da:	460c      	mov	r4, r1
 800a1dc:	469a      	mov	sl, r3
 800a1de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a1e2:	d807      	bhi.n	800a1f4 <_printf_i+0x28>
 800a1e4:	2f62      	cmp	r7, #98	; 0x62
 800a1e6:	d80a      	bhi.n	800a1fe <_printf_i+0x32>
 800a1e8:	2f00      	cmp	r7, #0
 800a1ea:	f000 80d8 	beq.w	800a39e <_printf_i+0x1d2>
 800a1ee:	2f58      	cmp	r7, #88	; 0x58
 800a1f0:	f000 80a3 	beq.w	800a33a <_printf_i+0x16e>
 800a1f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a1f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a1fc:	e03a      	b.n	800a274 <_printf_i+0xa8>
 800a1fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a202:	2b15      	cmp	r3, #21
 800a204:	d8f6      	bhi.n	800a1f4 <_printf_i+0x28>
 800a206:	a101      	add	r1, pc, #4	; (adr r1, 800a20c <_printf_i+0x40>)
 800a208:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a20c:	0800a265 	.word	0x0800a265
 800a210:	0800a279 	.word	0x0800a279
 800a214:	0800a1f5 	.word	0x0800a1f5
 800a218:	0800a1f5 	.word	0x0800a1f5
 800a21c:	0800a1f5 	.word	0x0800a1f5
 800a220:	0800a1f5 	.word	0x0800a1f5
 800a224:	0800a279 	.word	0x0800a279
 800a228:	0800a1f5 	.word	0x0800a1f5
 800a22c:	0800a1f5 	.word	0x0800a1f5
 800a230:	0800a1f5 	.word	0x0800a1f5
 800a234:	0800a1f5 	.word	0x0800a1f5
 800a238:	0800a385 	.word	0x0800a385
 800a23c:	0800a2a9 	.word	0x0800a2a9
 800a240:	0800a367 	.word	0x0800a367
 800a244:	0800a1f5 	.word	0x0800a1f5
 800a248:	0800a1f5 	.word	0x0800a1f5
 800a24c:	0800a3a7 	.word	0x0800a3a7
 800a250:	0800a1f5 	.word	0x0800a1f5
 800a254:	0800a2a9 	.word	0x0800a2a9
 800a258:	0800a1f5 	.word	0x0800a1f5
 800a25c:	0800a1f5 	.word	0x0800a1f5
 800a260:	0800a36f 	.word	0x0800a36f
 800a264:	682b      	ldr	r3, [r5, #0]
 800a266:	1d1a      	adds	r2, r3, #4
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	602a      	str	r2, [r5, #0]
 800a26c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a274:	2301      	movs	r3, #1
 800a276:	e0a3      	b.n	800a3c0 <_printf_i+0x1f4>
 800a278:	6820      	ldr	r0, [r4, #0]
 800a27a:	6829      	ldr	r1, [r5, #0]
 800a27c:	0606      	lsls	r6, r0, #24
 800a27e:	f101 0304 	add.w	r3, r1, #4
 800a282:	d50a      	bpl.n	800a29a <_printf_i+0xce>
 800a284:	680e      	ldr	r6, [r1, #0]
 800a286:	602b      	str	r3, [r5, #0]
 800a288:	2e00      	cmp	r6, #0
 800a28a:	da03      	bge.n	800a294 <_printf_i+0xc8>
 800a28c:	232d      	movs	r3, #45	; 0x2d
 800a28e:	4276      	negs	r6, r6
 800a290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a294:	485e      	ldr	r0, [pc, #376]	; (800a410 <_printf_i+0x244>)
 800a296:	230a      	movs	r3, #10
 800a298:	e019      	b.n	800a2ce <_printf_i+0x102>
 800a29a:	680e      	ldr	r6, [r1, #0]
 800a29c:	602b      	str	r3, [r5, #0]
 800a29e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a2a2:	bf18      	it	ne
 800a2a4:	b236      	sxthne	r6, r6
 800a2a6:	e7ef      	b.n	800a288 <_printf_i+0xbc>
 800a2a8:	682b      	ldr	r3, [r5, #0]
 800a2aa:	6820      	ldr	r0, [r4, #0]
 800a2ac:	1d19      	adds	r1, r3, #4
 800a2ae:	6029      	str	r1, [r5, #0]
 800a2b0:	0601      	lsls	r1, r0, #24
 800a2b2:	d501      	bpl.n	800a2b8 <_printf_i+0xec>
 800a2b4:	681e      	ldr	r6, [r3, #0]
 800a2b6:	e002      	b.n	800a2be <_printf_i+0xf2>
 800a2b8:	0646      	lsls	r6, r0, #25
 800a2ba:	d5fb      	bpl.n	800a2b4 <_printf_i+0xe8>
 800a2bc:	881e      	ldrh	r6, [r3, #0]
 800a2be:	4854      	ldr	r0, [pc, #336]	; (800a410 <_printf_i+0x244>)
 800a2c0:	2f6f      	cmp	r7, #111	; 0x6f
 800a2c2:	bf0c      	ite	eq
 800a2c4:	2308      	moveq	r3, #8
 800a2c6:	230a      	movne	r3, #10
 800a2c8:	2100      	movs	r1, #0
 800a2ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a2ce:	6865      	ldr	r5, [r4, #4]
 800a2d0:	60a5      	str	r5, [r4, #8]
 800a2d2:	2d00      	cmp	r5, #0
 800a2d4:	bfa2      	ittt	ge
 800a2d6:	6821      	ldrge	r1, [r4, #0]
 800a2d8:	f021 0104 	bicge.w	r1, r1, #4
 800a2dc:	6021      	strge	r1, [r4, #0]
 800a2de:	b90e      	cbnz	r6, 800a2e4 <_printf_i+0x118>
 800a2e0:	2d00      	cmp	r5, #0
 800a2e2:	d04d      	beq.n	800a380 <_printf_i+0x1b4>
 800a2e4:	4615      	mov	r5, r2
 800a2e6:	fbb6 f1f3 	udiv	r1, r6, r3
 800a2ea:	fb03 6711 	mls	r7, r3, r1, r6
 800a2ee:	5dc7      	ldrb	r7, [r0, r7]
 800a2f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a2f4:	4637      	mov	r7, r6
 800a2f6:	42bb      	cmp	r3, r7
 800a2f8:	460e      	mov	r6, r1
 800a2fa:	d9f4      	bls.n	800a2e6 <_printf_i+0x11a>
 800a2fc:	2b08      	cmp	r3, #8
 800a2fe:	d10b      	bne.n	800a318 <_printf_i+0x14c>
 800a300:	6823      	ldr	r3, [r4, #0]
 800a302:	07de      	lsls	r6, r3, #31
 800a304:	d508      	bpl.n	800a318 <_printf_i+0x14c>
 800a306:	6923      	ldr	r3, [r4, #16]
 800a308:	6861      	ldr	r1, [r4, #4]
 800a30a:	4299      	cmp	r1, r3
 800a30c:	bfde      	ittt	le
 800a30e:	2330      	movle	r3, #48	; 0x30
 800a310:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a314:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a318:	1b52      	subs	r2, r2, r5
 800a31a:	6122      	str	r2, [r4, #16]
 800a31c:	f8cd a000 	str.w	sl, [sp]
 800a320:	464b      	mov	r3, r9
 800a322:	aa03      	add	r2, sp, #12
 800a324:	4621      	mov	r1, r4
 800a326:	4640      	mov	r0, r8
 800a328:	f7ff fee2 	bl	800a0f0 <_printf_common>
 800a32c:	3001      	adds	r0, #1
 800a32e:	d14c      	bne.n	800a3ca <_printf_i+0x1fe>
 800a330:	f04f 30ff 	mov.w	r0, #4294967295
 800a334:	b004      	add	sp, #16
 800a336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a33a:	4835      	ldr	r0, [pc, #212]	; (800a410 <_printf_i+0x244>)
 800a33c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a340:	6829      	ldr	r1, [r5, #0]
 800a342:	6823      	ldr	r3, [r4, #0]
 800a344:	f851 6b04 	ldr.w	r6, [r1], #4
 800a348:	6029      	str	r1, [r5, #0]
 800a34a:	061d      	lsls	r5, r3, #24
 800a34c:	d514      	bpl.n	800a378 <_printf_i+0x1ac>
 800a34e:	07df      	lsls	r7, r3, #31
 800a350:	bf44      	itt	mi
 800a352:	f043 0320 	orrmi.w	r3, r3, #32
 800a356:	6023      	strmi	r3, [r4, #0]
 800a358:	b91e      	cbnz	r6, 800a362 <_printf_i+0x196>
 800a35a:	6823      	ldr	r3, [r4, #0]
 800a35c:	f023 0320 	bic.w	r3, r3, #32
 800a360:	6023      	str	r3, [r4, #0]
 800a362:	2310      	movs	r3, #16
 800a364:	e7b0      	b.n	800a2c8 <_printf_i+0xfc>
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	f043 0320 	orr.w	r3, r3, #32
 800a36c:	6023      	str	r3, [r4, #0]
 800a36e:	2378      	movs	r3, #120	; 0x78
 800a370:	4828      	ldr	r0, [pc, #160]	; (800a414 <_printf_i+0x248>)
 800a372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a376:	e7e3      	b.n	800a340 <_printf_i+0x174>
 800a378:	0659      	lsls	r1, r3, #25
 800a37a:	bf48      	it	mi
 800a37c:	b2b6      	uxthmi	r6, r6
 800a37e:	e7e6      	b.n	800a34e <_printf_i+0x182>
 800a380:	4615      	mov	r5, r2
 800a382:	e7bb      	b.n	800a2fc <_printf_i+0x130>
 800a384:	682b      	ldr	r3, [r5, #0]
 800a386:	6826      	ldr	r6, [r4, #0]
 800a388:	6961      	ldr	r1, [r4, #20]
 800a38a:	1d18      	adds	r0, r3, #4
 800a38c:	6028      	str	r0, [r5, #0]
 800a38e:	0635      	lsls	r5, r6, #24
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	d501      	bpl.n	800a398 <_printf_i+0x1cc>
 800a394:	6019      	str	r1, [r3, #0]
 800a396:	e002      	b.n	800a39e <_printf_i+0x1d2>
 800a398:	0670      	lsls	r0, r6, #25
 800a39a:	d5fb      	bpl.n	800a394 <_printf_i+0x1c8>
 800a39c:	8019      	strh	r1, [r3, #0]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	6123      	str	r3, [r4, #16]
 800a3a2:	4615      	mov	r5, r2
 800a3a4:	e7ba      	b.n	800a31c <_printf_i+0x150>
 800a3a6:	682b      	ldr	r3, [r5, #0]
 800a3a8:	1d1a      	adds	r2, r3, #4
 800a3aa:	602a      	str	r2, [r5, #0]
 800a3ac:	681d      	ldr	r5, [r3, #0]
 800a3ae:	6862      	ldr	r2, [r4, #4]
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	f7f5 ff1c 	bl	80001f0 <memchr>
 800a3b8:	b108      	cbz	r0, 800a3be <_printf_i+0x1f2>
 800a3ba:	1b40      	subs	r0, r0, r5
 800a3bc:	6060      	str	r0, [r4, #4]
 800a3be:	6863      	ldr	r3, [r4, #4]
 800a3c0:	6123      	str	r3, [r4, #16]
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3c8:	e7a8      	b.n	800a31c <_printf_i+0x150>
 800a3ca:	6923      	ldr	r3, [r4, #16]
 800a3cc:	462a      	mov	r2, r5
 800a3ce:	4649      	mov	r1, r9
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	47d0      	blx	sl
 800a3d4:	3001      	adds	r0, #1
 800a3d6:	d0ab      	beq.n	800a330 <_printf_i+0x164>
 800a3d8:	6823      	ldr	r3, [r4, #0]
 800a3da:	079b      	lsls	r3, r3, #30
 800a3dc:	d413      	bmi.n	800a406 <_printf_i+0x23a>
 800a3de:	68e0      	ldr	r0, [r4, #12]
 800a3e0:	9b03      	ldr	r3, [sp, #12]
 800a3e2:	4298      	cmp	r0, r3
 800a3e4:	bfb8      	it	lt
 800a3e6:	4618      	movlt	r0, r3
 800a3e8:	e7a4      	b.n	800a334 <_printf_i+0x168>
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	4632      	mov	r2, r6
 800a3ee:	4649      	mov	r1, r9
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	47d0      	blx	sl
 800a3f4:	3001      	adds	r0, #1
 800a3f6:	d09b      	beq.n	800a330 <_printf_i+0x164>
 800a3f8:	3501      	adds	r5, #1
 800a3fa:	68e3      	ldr	r3, [r4, #12]
 800a3fc:	9903      	ldr	r1, [sp, #12]
 800a3fe:	1a5b      	subs	r3, r3, r1
 800a400:	42ab      	cmp	r3, r5
 800a402:	dcf2      	bgt.n	800a3ea <_printf_i+0x21e>
 800a404:	e7eb      	b.n	800a3de <_printf_i+0x212>
 800a406:	2500      	movs	r5, #0
 800a408:	f104 0619 	add.w	r6, r4, #25
 800a40c:	e7f5      	b.n	800a3fa <_printf_i+0x22e>
 800a40e:	bf00      	nop
 800a410:	0800a875 	.word	0x0800a875
 800a414:	0800a886 	.word	0x0800a886

0800a418 <_sbrk_r>:
 800a418:	b538      	push	{r3, r4, r5, lr}
 800a41a:	4d06      	ldr	r5, [pc, #24]	; (800a434 <_sbrk_r+0x1c>)
 800a41c:	2300      	movs	r3, #0
 800a41e:	4604      	mov	r4, r0
 800a420:	4608      	mov	r0, r1
 800a422:	602b      	str	r3, [r5, #0]
 800a424:	f7f7 ffdc 	bl	80023e0 <_sbrk>
 800a428:	1c43      	adds	r3, r0, #1
 800a42a:	d102      	bne.n	800a432 <_sbrk_r+0x1a>
 800a42c:	682b      	ldr	r3, [r5, #0]
 800a42e:	b103      	cbz	r3, 800a432 <_sbrk_r+0x1a>
 800a430:	6023      	str	r3, [r4, #0]
 800a432:	bd38      	pop	{r3, r4, r5, pc}
 800a434:	2000101c 	.word	0x2000101c

0800a438 <__sread>:
 800a438:	b510      	push	{r4, lr}
 800a43a:	460c      	mov	r4, r1
 800a43c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a440:	f000 f8f8 	bl	800a634 <_read_r>
 800a444:	2800      	cmp	r0, #0
 800a446:	bfab      	itete	ge
 800a448:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a44a:	89a3      	ldrhlt	r3, [r4, #12]
 800a44c:	181b      	addge	r3, r3, r0
 800a44e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a452:	bfac      	ite	ge
 800a454:	6563      	strge	r3, [r4, #84]	; 0x54
 800a456:	81a3      	strhlt	r3, [r4, #12]
 800a458:	bd10      	pop	{r4, pc}

0800a45a <__swrite>:
 800a45a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a45e:	461f      	mov	r7, r3
 800a460:	898b      	ldrh	r3, [r1, #12]
 800a462:	05db      	lsls	r3, r3, #23
 800a464:	4605      	mov	r5, r0
 800a466:	460c      	mov	r4, r1
 800a468:	4616      	mov	r6, r2
 800a46a:	d505      	bpl.n	800a478 <__swrite+0x1e>
 800a46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a470:	2302      	movs	r3, #2
 800a472:	2200      	movs	r2, #0
 800a474:	f000 f868 	bl	800a548 <_lseek_r>
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a47e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a482:	81a3      	strh	r3, [r4, #12]
 800a484:	4632      	mov	r2, r6
 800a486:	463b      	mov	r3, r7
 800a488:	4628      	mov	r0, r5
 800a48a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a48e:	f000 b817 	b.w	800a4c0 <_write_r>

0800a492 <__sseek>:
 800a492:	b510      	push	{r4, lr}
 800a494:	460c      	mov	r4, r1
 800a496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a49a:	f000 f855 	bl	800a548 <_lseek_r>
 800a49e:	1c43      	adds	r3, r0, #1
 800a4a0:	89a3      	ldrh	r3, [r4, #12]
 800a4a2:	bf15      	itete	ne
 800a4a4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a4a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a4aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a4ae:	81a3      	strheq	r3, [r4, #12]
 800a4b0:	bf18      	it	ne
 800a4b2:	81a3      	strhne	r3, [r4, #12]
 800a4b4:	bd10      	pop	{r4, pc}

0800a4b6 <__sclose>:
 800a4b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4ba:	f000 b813 	b.w	800a4e4 <_close_r>
	...

0800a4c0 <_write_r>:
 800a4c0:	b538      	push	{r3, r4, r5, lr}
 800a4c2:	4d07      	ldr	r5, [pc, #28]	; (800a4e0 <_write_r+0x20>)
 800a4c4:	4604      	mov	r4, r0
 800a4c6:	4608      	mov	r0, r1
 800a4c8:	4611      	mov	r1, r2
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	602a      	str	r2, [r5, #0]
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	f7f7 ff35 	bl	800233e <_write>
 800a4d4:	1c43      	adds	r3, r0, #1
 800a4d6:	d102      	bne.n	800a4de <_write_r+0x1e>
 800a4d8:	682b      	ldr	r3, [r5, #0]
 800a4da:	b103      	cbz	r3, 800a4de <_write_r+0x1e>
 800a4dc:	6023      	str	r3, [r4, #0]
 800a4de:	bd38      	pop	{r3, r4, r5, pc}
 800a4e0:	2000101c 	.word	0x2000101c

0800a4e4 <_close_r>:
 800a4e4:	b538      	push	{r3, r4, r5, lr}
 800a4e6:	4d06      	ldr	r5, [pc, #24]	; (800a500 <_close_r+0x1c>)
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	4608      	mov	r0, r1
 800a4ee:	602b      	str	r3, [r5, #0]
 800a4f0:	f7f7 ff41 	bl	8002376 <_close>
 800a4f4:	1c43      	adds	r3, r0, #1
 800a4f6:	d102      	bne.n	800a4fe <_close_r+0x1a>
 800a4f8:	682b      	ldr	r3, [r5, #0]
 800a4fa:	b103      	cbz	r3, 800a4fe <_close_r+0x1a>
 800a4fc:	6023      	str	r3, [r4, #0]
 800a4fe:	bd38      	pop	{r3, r4, r5, pc}
 800a500:	2000101c 	.word	0x2000101c

0800a504 <_fstat_r>:
 800a504:	b538      	push	{r3, r4, r5, lr}
 800a506:	4d07      	ldr	r5, [pc, #28]	; (800a524 <_fstat_r+0x20>)
 800a508:	2300      	movs	r3, #0
 800a50a:	4604      	mov	r4, r0
 800a50c:	4608      	mov	r0, r1
 800a50e:	4611      	mov	r1, r2
 800a510:	602b      	str	r3, [r5, #0]
 800a512:	f7f7 ff3c 	bl	800238e <_fstat>
 800a516:	1c43      	adds	r3, r0, #1
 800a518:	d102      	bne.n	800a520 <_fstat_r+0x1c>
 800a51a:	682b      	ldr	r3, [r5, #0]
 800a51c:	b103      	cbz	r3, 800a520 <_fstat_r+0x1c>
 800a51e:	6023      	str	r3, [r4, #0]
 800a520:	bd38      	pop	{r3, r4, r5, pc}
 800a522:	bf00      	nop
 800a524:	2000101c 	.word	0x2000101c

0800a528 <_isatty_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	4d06      	ldr	r5, [pc, #24]	; (800a544 <_isatty_r+0x1c>)
 800a52c:	2300      	movs	r3, #0
 800a52e:	4604      	mov	r4, r0
 800a530:	4608      	mov	r0, r1
 800a532:	602b      	str	r3, [r5, #0]
 800a534:	f7f7 ff3b 	bl	80023ae <_isatty>
 800a538:	1c43      	adds	r3, r0, #1
 800a53a:	d102      	bne.n	800a542 <_isatty_r+0x1a>
 800a53c:	682b      	ldr	r3, [r5, #0]
 800a53e:	b103      	cbz	r3, 800a542 <_isatty_r+0x1a>
 800a540:	6023      	str	r3, [r4, #0]
 800a542:	bd38      	pop	{r3, r4, r5, pc}
 800a544:	2000101c 	.word	0x2000101c

0800a548 <_lseek_r>:
 800a548:	b538      	push	{r3, r4, r5, lr}
 800a54a:	4d07      	ldr	r5, [pc, #28]	; (800a568 <_lseek_r+0x20>)
 800a54c:	4604      	mov	r4, r0
 800a54e:	4608      	mov	r0, r1
 800a550:	4611      	mov	r1, r2
 800a552:	2200      	movs	r2, #0
 800a554:	602a      	str	r2, [r5, #0]
 800a556:	461a      	mov	r2, r3
 800a558:	f7f7 ff34 	bl	80023c4 <_lseek>
 800a55c:	1c43      	adds	r3, r0, #1
 800a55e:	d102      	bne.n	800a566 <_lseek_r+0x1e>
 800a560:	682b      	ldr	r3, [r5, #0]
 800a562:	b103      	cbz	r3, 800a566 <_lseek_r+0x1e>
 800a564:	6023      	str	r3, [r4, #0]
 800a566:	bd38      	pop	{r3, r4, r5, pc}
 800a568:	2000101c 	.word	0x2000101c

0800a56c <memcpy>:
 800a56c:	440a      	add	r2, r1
 800a56e:	4291      	cmp	r1, r2
 800a570:	f100 33ff 	add.w	r3, r0, #4294967295
 800a574:	d100      	bne.n	800a578 <memcpy+0xc>
 800a576:	4770      	bx	lr
 800a578:	b510      	push	{r4, lr}
 800a57a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a57e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a582:	4291      	cmp	r1, r2
 800a584:	d1f9      	bne.n	800a57a <memcpy+0xe>
 800a586:	bd10      	pop	{r4, pc}

0800a588 <memmove>:
 800a588:	4288      	cmp	r0, r1
 800a58a:	b510      	push	{r4, lr}
 800a58c:	eb01 0402 	add.w	r4, r1, r2
 800a590:	d902      	bls.n	800a598 <memmove+0x10>
 800a592:	4284      	cmp	r4, r0
 800a594:	4623      	mov	r3, r4
 800a596:	d807      	bhi.n	800a5a8 <memmove+0x20>
 800a598:	1e43      	subs	r3, r0, #1
 800a59a:	42a1      	cmp	r1, r4
 800a59c:	d008      	beq.n	800a5b0 <memmove+0x28>
 800a59e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5a6:	e7f8      	b.n	800a59a <memmove+0x12>
 800a5a8:	4402      	add	r2, r0
 800a5aa:	4601      	mov	r1, r0
 800a5ac:	428a      	cmp	r2, r1
 800a5ae:	d100      	bne.n	800a5b2 <memmove+0x2a>
 800a5b0:	bd10      	pop	{r4, pc}
 800a5b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5ba:	e7f7      	b.n	800a5ac <memmove+0x24>

0800a5bc <__malloc_lock>:
 800a5bc:	4801      	ldr	r0, [pc, #4]	; (800a5c4 <__malloc_lock+0x8>)
 800a5be:	f7ff baf3 	b.w	8009ba8 <__retarget_lock_acquire_recursive>
 800a5c2:	bf00      	nop
 800a5c4:	20001010 	.word	0x20001010

0800a5c8 <__malloc_unlock>:
 800a5c8:	4801      	ldr	r0, [pc, #4]	; (800a5d0 <__malloc_unlock+0x8>)
 800a5ca:	f7ff baee 	b.w	8009baa <__retarget_lock_release_recursive>
 800a5ce:	bf00      	nop
 800a5d0:	20001010 	.word	0x20001010

0800a5d4 <_realloc_r>:
 800a5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d8:	4680      	mov	r8, r0
 800a5da:	4614      	mov	r4, r2
 800a5dc:	460e      	mov	r6, r1
 800a5de:	b921      	cbnz	r1, 800a5ea <_realloc_r+0x16>
 800a5e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e4:	4611      	mov	r1, r2
 800a5e6:	f7ff bbb3 	b.w	8009d50 <_malloc_r>
 800a5ea:	b92a      	cbnz	r2, 800a5f8 <_realloc_r+0x24>
 800a5ec:	f7ff fb44 	bl	8009c78 <_free_r>
 800a5f0:	4625      	mov	r5, r4
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5f8:	f000 f82e 	bl	800a658 <_malloc_usable_size_r>
 800a5fc:	4284      	cmp	r4, r0
 800a5fe:	4607      	mov	r7, r0
 800a600:	d802      	bhi.n	800a608 <_realloc_r+0x34>
 800a602:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a606:	d812      	bhi.n	800a62e <_realloc_r+0x5a>
 800a608:	4621      	mov	r1, r4
 800a60a:	4640      	mov	r0, r8
 800a60c:	f7ff fba0 	bl	8009d50 <_malloc_r>
 800a610:	4605      	mov	r5, r0
 800a612:	2800      	cmp	r0, #0
 800a614:	d0ed      	beq.n	800a5f2 <_realloc_r+0x1e>
 800a616:	42bc      	cmp	r4, r7
 800a618:	4622      	mov	r2, r4
 800a61a:	4631      	mov	r1, r6
 800a61c:	bf28      	it	cs
 800a61e:	463a      	movcs	r2, r7
 800a620:	f7ff ffa4 	bl	800a56c <memcpy>
 800a624:	4631      	mov	r1, r6
 800a626:	4640      	mov	r0, r8
 800a628:	f7ff fb26 	bl	8009c78 <_free_r>
 800a62c:	e7e1      	b.n	800a5f2 <_realloc_r+0x1e>
 800a62e:	4635      	mov	r5, r6
 800a630:	e7df      	b.n	800a5f2 <_realloc_r+0x1e>
	...

0800a634 <_read_r>:
 800a634:	b538      	push	{r3, r4, r5, lr}
 800a636:	4d07      	ldr	r5, [pc, #28]	; (800a654 <_read_r+0x20>)
 800a638:	4604      	mov	r4, r0
 800a63a:	4608      	mov	r0, r1
 800a63c:	4611      	mov	r1, r2
 800a63e:	2200      	movs	r2, #0
 800a640:	602a      	str	r2, [r5, #0]
 800a642:	461a      	mov	r2, r3
 800a644:	f7f7 fe5e 	bl	8002304 <_read>
 800a648:	1c43      	adds	r3, r0, #1
 800a64a:	d102      	bne.n	800a652 <_read_r+0x1e>
 800a64c:	682b      	ldr	r3, [r5, #0]
 800a64e:	b103      	cbz	r3, 800a652 <_read_r+0x1e>
 800a650:	6023      	str	r3, [r4, #0]
 800a652:	bd38      	pop	{r3, r4, r5, pc}
 800a654:	2000101c 	.word	0x2000101c

0800a658 <_malloc_usable_size_r>:
 800a658:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a65c:	1f18      	subs	r0, r3, #4
 800a65e:	2b00      	cmp	r3, #0
 800a660:	bfbc      	itt	lt
 800a662:	580b      	ldrlt	r3, [r1, r0]
 800a664:	18c0      	addlt	r0, r0, r3
 800a666:	4770      	bx	lr

0800a668 <_init>:
 800a668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a66a:	bf00      	nop
 800a66c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a66e:	bc08      	pop	{r3}
 800a670:	469e      	mov	lr, r3
 800a672:	4770      	bx	lr

0800a674 <_fini>:
 800a674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a676:	bf00      	nop
 800a678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a67a:	bc08      	pop	{r3}
 800a67c:	469e      	mov	lr, r3
 800a67e:	4770      	bx	lr
