$date
  Thu Sep  2 09:37:20 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mips_pipelined $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 32 # instrd_out[31:0] $end
$var reg 1 $ regwritem $end
$var reg 1 % regwritew $end
$var reg 1 & regwrited $end
$var reg 1 ' regwritee $end
$var reg 1 ( memtoregd $end
$var reg 1 ) memtorege $end
$var reg 1 * memtoregm $end
$var reg 1 + memwrited $end
$var reg 1 , branchd $end
$var reg 1 - alusrcd $end
$var reg 1 . regdstd $end
$var reg 1 / jumpd $end
$var reg 1 0 stalld $end
$var reg 1 1 stallf $end
$var reg 1 2 flushe $end
$var reg 1 3 forwardad $end
$var reg 1 4 forwardbd $end
$var reg 2 5 forwardae[1:0] $end
$var reg 2 6 forwardbe[1:0] $end
$var reg 3 7 alucontrold[2:0] $end
$var reg 5 8 rse[4:0] $end
$var reg 5 9 rte[4:0] $end
$var reg 5 : rsd[4:0] $end
$var reg 5 ; rtd[4:0] $end
$var reg 5 < writeregm[4:0] $end
$var reg 5 = writeregw[4:0] $end
$var reg 5 > writerege[4:0] $end
$var reg 6 ? opd[5:0] $end
$var reg 6 @ functd[5:0] $end
$var reg 32 A instrd[31:0] $end
$scope module mips_control $end
$var reg 6 B op[5:0] $end
$var reg 6 C funct[5:0] $end
$var reg 1 D regwrited $end
$var reg 1 E memtoregd $end
$var reg 1 F memwrited $end
$var reg 1 G branchd $end
$var reg 3 H alucontrold[2:0] $end
$var reg 1 I alusrcd $end
$var reg 1 J regdstd $end
$var reg 1 K jumpd $end
$var reg 2 L aluop[1:0] $end
$scope module md $end
$var reg 6 M op[5:0] $end
$var reg 1 N memtoreg $end
$var reg 1 O memwrite $end
$var reg 1 P branch $end
$var reg 1 Q alusrc $end
$var reg 1 R regdst $end
$var reg 1 S regwrite $end
$var reg 1 T jump $end
$var reg 2 U aluop[1:0] $end
$var reg 9 V controls[8:0] $end
$upscope $end
$scope module ad $end
$var reg 6 W funct[5:0] $end
$var reg 2 X aluop[1:0] $end
$var reg 3 Y alucontrole[2:0] $end
$upscope $end
$upscope $end
$scope module mips_datapath $end
$var reg 1 Z clk $end
$var reg 1 [ reset $end
$var reg 2 \ forwardae[1:0] $end
$var reg 2 ] forwardbe[1:0] $end
$var reg 1 ^ forwardad $end
$var reg 1 _ forwardbd $end
$var reg 1 ` stallf $end
$var reg 1 a stalld $end
$var reg 1 b flushe $end
$var reg 1 c memtoregd $end
$var reg 1 d alusrcd $end
$var reg 1 e regdstd $end
$var reg 1 f regwrited $end
$var reg 1 g jump $end
$var reg 1 h memwrited $end
$var reg 1 i branchd $end
$var reg 3 j alucontrold[2:0] $end
$var reg 6 k opd[5:0] $end
$var reg 6 l functd[5:0] $end
$var reg 5 m rse_out[4:0] $end
$var reg 5 n rte_out[4:0] $end
$var reg 5 o rsd_out[4:0] $end
$var reg 5 p rtd_out[4:0] $end
$var reg 1 q regwritee_out $end
$var reg 1 r regwritem_out $end
$var reg 1 s regwritew_out $end
$var reg 1 t memtorege_out $end
$var reg 1 u memtoregm_out $end
$var reg 5 v writerege_out[4:0] $end
$var reg 5 w writeregm_out[4:0] $end
$var reg 5 x writeregw_out[4:0] $end
$var reg 32 y instrd_out[31:0] $end
$var reg 1 z not_stallf $end
$var reg 1 { cleard $end
$var reg 32 | pc[31:0] $end
$var reg 32 } pcf[31:0] $end
$var reg 32 !" pcplus4f[31:0] $end
$var reg 32 "" instrf[31:0] $end
$var reg 32 #" pcbranchf[31:0] $end
$var reg 1 $" not_clk $end
$var reg 1 %" not_stalld $end
$var reg 1 &" equald $end
$var reg 1 '" pcsrcd $end
$var reg 5 (" rtd[4:0] $end
$var reg 5 )" rdd[4:0] $end
$var reg 5 *" rsd[4:0] $end
$var reg 32 +" rd1[31:0] $end
$var reg 32 ," rd2[31:0] $end
$var reg 32 -" signimmd[31:0] $end
$var reg 32 ." signimmdsh[31:0] $end
$var reg 32 /" pcbranchd[31:0] $end
$var reg 32 0" pcplus4d[31:0] $end
$var reg 32 1" instrd[31:0] $end
$var reg 32 2" pcjumpd[31:0] $end
$var reg 32 3" equalad[31:0] $end
$var reg 32 4" equalbd[31:0] $end
$var reg 1 5" zeroe $end
$var reg 1 6" regwritee $end
$var reg 1 7" memwritee $end
$var reg 1 8" memtorege $end
$var reg 1 9" alusrce $end
$var reg 1 :" regdste $end
$var reg 3 ;" alucontrole[2:0] $end
$var reg 5 <" writerege[4:0] $end
$var reg 5 =" rde[4:0] $end
$var reg 5 >" rte[4:0] $end
$var reg 5 ?" rse[4:0] $end
$var reg 32 @" rd1e[31:0] $end
$var reg 32 A" rd2e[31:0] $end
$var reg 32 B" srcae[31:0] $end
$var reg 32 C" srcbe[31:0] $end
$var reg 32 D" writedatae[31:0] $end
$var reg 32 E" signimme[31:0] $end
$var reg 32 F" pcplus4e[31:0] $end
$var reg 32 G" aluoute[31:0] $end
$var reg 1 H" memtoregm $end
$var reg 1 I" memwritem $end
$var reg 1 J" regwritem $end
$var reg 5 K" writeregm[4:0] $end
$var reg 32 L" aluoutm[31:0] $end
$var reg 32 M" writedatam[31:0] $end
$var reg 32 N" readdatam[31:0] $end
$var reg 1 O" memtoregw $end
$var reg 1 P" regwritew $end
$var reg 5 Q" writeregw[4:0] $end
$var reg 32 R" aluoutw[31:0] $end
$var reg 32 S" readdataw[31:0] $end
$var reg 32 T" resultw[31:0] $end
$scope module pcreg $end
$var reg 1 U" clk $end
$var reg 1 V" reset $end
$var reg 1 W" stallf $end
$var reg 32 X" d[31:0] $end
$var reg 32 Y" q[31:0] $end
$upscope $end
$scope module equalt $end
$var reg 32 Z" rd1d[31:0] $end
$var reg 32 [" rd2d[31:0] $end
$var reg 1 \" equald $end
$upscope $end
$scope module branchmuxa $end
$var reg 32 ]" d0[31:0] $end
$var reg 32 ^" d1[31:0] $end
$var reg 1 _" s $end
$var reg 32 `" y[31:0] $end
$upscope $end
$scope module branchmuxb $end
$var reg 32 a" d0[31:0] $end
$var reg 32 b" d1[31:0] $end
$var reg 1 c" s $end
$var reg 32 d" y[31:0] $end
$upscope $end
$scope module pcadd1 $end
$var reg 32 e" a[31:0] $end
$var reg 32 f" b[31:0] $end
$var reg 32 g" y[31:0] $end
$upscope $end
$scope module immsh $end
$var reg 32 h" a[31:0] $end
$var reg 32 i" y[31:0] $end
$upscope $end
$scope module pcadd2 $end
$var reg 32 j" a[31:0] $end
$var reg 32 k" b[31:0] $end
$var reg 32 l" y[31:0] $end
$upscope $end
$scope module pcbrmux $end
$var reg 32 m" d0[31:0] $end
$var reg 32 n" d1[31:0] $end
$var reg 1 o" s $end
$var reg 32 p" y[31:0] $end
$upscope $end
$scope module pcmux $end
$var reg 32 q" d0[31:0] $end
$var reg 32 r" d1[31:0] $end
$var reg 1 s" s $end
$var reg 32 t" y[31:0] $end
$upscope $end
$scope module rf $end
$var reg 1 u" clk $end
$var reg 1 v" we3 $end
$var reg 5 w" a1[4:0] $end
$var reg 5 x" a2[4:0] $end
$var reg 5 y" a3[4:0] $end
$var reg 32 z" wd3[31:0] $end
$var reg 32 {" rd1[31:0] $end
$var reg 32 |" rd2[31:0] $end
$comment mem is not handled $end
$upscope $end
$scope module wrmux $end
$var reg 5 }" d0[4:0] $end
$var reg 5 !# d1[4:0] $end
$var reg 1 "# s $end
$var reg 5 ## y[4:0] $end
$upscope $end
$scope module resmux $end
$var reg 32 $# d0[31:0] $end
$var reg 32 %# d1[31:0] $end
$var reg 1 &# s $end
$var reg 32 '# y[31:0] $end
$upscope $end
$scope module se $end
$var reg 16 (# a[15:0] $end
$var reg 32 )# aext[31:0] $end
$upscope $end
$scope module srcbmux $end
$var reg 32 *# d0[31:0] $end
$var reg 32 +# d1[31:0] $end
$var reg 1 ,# s $end
$var reg 32 -# y[31:0] $end
$upscope $end
$scope module mainalu $end
$var reg 32 .# a[31:0] $end
$var reg 32 /# b[31:0] $end
$var reg 3 0# alucontrol[2:0] $end
$var reg 32 1# result[31:0] $end
$var reg 1 2# zero $end
$upscope $end
$scope module instmem $end
$var reg 32 3# pc[31:0] $end
$var reg 32 4# instr[31:0] $end
$comment mem is not handled $end
$upscope $end
$scope module datamem $end
$var reg 1 5# clk $end
$var reg 32 6# addr[31:0] $end
$var reg 32 7# data_in[31:0] $end
$var reg 1 8# memwrite $end
$var reg 32 9# data_out[31:0] $end
$comment mem is not handled $end
$upscope $end
$scope module decode $end
$var reg 1 :# clk $end
$var reg 1 ;# stalld $end
$var reg 1 <# clear $end
$var reg 32 =# instrf[31:0] $end
$var reg 32 ># pcplus4[31:0] $end
$var reg 32 ?# instrd[31:0] $end
$var reg 32 @# pcplus4d[31:0] $end
$comment mem is not handled $end
$upscope $end
$scope module execute $end
$var reg 1 A# clk $end
$var reg 32 B# rd1[31:0] $end
$var reg 32 C# rd2[31:0] $end
$var reg 5 D# rsd[4:0] $end
$var reg 5 E# rtd[4:0] $end
$var reg 5 F# rdd[4:0] $end
$var reg 32 G# signimmd[31:0] $end
$var reg 32 H# pcplus4d[31:0] $end
$var reg 1 I# regwrited $end
$var reg 1 J# memtoregd $end
$var reg 1 K# memwrited $end
$var reg 1 L# flushe $end
$var reg 3 M# alucontrold[2:0] $end
$var reg 1 N# alusrcd $end
$var reg 1 O# regdstd $end
$var reg 32 P# srcae[31:0] $end
$var reg 32 Q# writedatae[31:0] $end
$var reg 5 R# rse[4:0] $end
$var reg 5 S# rte[4:0] $end
$var reg 5 T# rde[4:0] $end
$var reg 32 U# signimme[31:0] $end
$var reg 32 V# pcplus4e[31:0] $end
$var reg 1 W# regwritee $end
$var reg 1 X# memtorege $end
$var reg 1 Y# memwritee $end
$var reg 3 Z# alucontrole[2:0] $end
$var reg 1 [# alusrce $end
$var reg 1 \# regdste $end
$comment mem_32 is not handled $end
$comment mem_5 is not handled $end
$comment mem_3 is not handled $end
$var reg 7 ]# mem_1[6:0] $end
$upscope $end
$scope module memory $end
$var reg 1 ^# clk $end
$var reg 32 _# aluoute[31:0] $end
$var reg 32 `# writedatae[31:0] $end
$var reg 5 a# writerege[4:0] $end
$var reg 1 b# regwritee $end
$var reg 1 c# memtorege $end
$var reg 1 d# memwritee $end
$var reg 32 e# aluoutm[31:0] $end
$var reg 32 f# writedatam[31:0] $end
$var reg 5 g# writeregm[4:0] $end
$var reg 1 h# regwritem $end
$var reg 1 i# memtoregm $end
$var reg 1 j# memwritem $end
$comment mem_32 is not handled $end
$comment mem_5 is not handled $end
$var reg 3 k# mem_1[2:0] $end
$upscope $end
$scope module writeback $end
$var reg 1 l# clk $end
$var reg 32 m# aluoutm[31:0] $end
$var reg 32 n# readdatam[31:0] $end
$var reg 1 o# regwritem $end
$var reg 1 p# memtoregm $end
$var reg 5 q# writeregm[4:0] $end
$var reg 32 r# aluoutw[31:0] $end
$var reg 32 s# readdataw[31:0] $end
$var reg 1 t# regwritew $end
$var reg 1 u# memtoregw $end
$var reg 5 v# writeregw[4:0] $end
$comment mem is not handled $end
$var reg 1 w# regwrite $end
$var reg 1 x# memtoreg $end
$var reg 5 y# writereg[4:0] $end
$upscope $end
$scope module muxae $end
$var reg 32 z# d0[31:0] $end
$var reg 32 {# d1[31:0] $end
$var reg 32 |# d2[31:0] $end
$var reg 32 }# d3[31:0] $end
$var reg 2 !$ s[1:0] $end
$var reg 32 "$ y[31:0] $end
$upscope $end
$scope module muxbe $end
$var reg 32 #$ d0[31:0] $end
$var reg 32 $$ d1[31:0] $end
$var reg 32 %$ d2[31:0] $end
$var reg 32 &$ d3[31:0] $end
$var reg 2 '$ s[1:0] $end
$var reg 32 ($ y[31:0] $end
$upscope $end
$upscope $end
$scope module hazard_mips $end
$var reg 5 )$ rse[4:0] $end
$var reg 5 *$ rte[4:0] $end
$var reg 5 +$ rsd[4:0] $end
$var reg 5 ,$ rtd[4:0] $end
$var reg 1 -$ regwritee $end
$var reg 1 .$ regwritem $end
$var reg 1 /$ regwritew $end
$var reg 1 0$ memtorege $end
$var reg 1 1$ memtoregm $end
$var reg 5 2$ writerege[4:0] $end
$var reg 5 3$ writeregm[4:0] $end
$var reg 5 4$ writeregw[4:0] $end
$var reg 1 5$ branchd $end
$var reg 2 6$ forwardae[1:0] $end
$var reg 2 7$ forwardbe[1:0] $end
$var reg 1 8$ forwardad $end
$var reg 1 9$ forwardbd $end
$var reg 1 :$ stallf $end
$var reg 1 ;$ stalld $end
$var reg 1 <$ flushe $end
$var reg 1 =$ lwstall $end
$var reg 1 >$ branchstall $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #
U$
U%
-&
U'
-(
U)
U*
-+
-,
--
-.
-/
00
01
02
03
04
b00 5
b00 6
b--- 7
bUUUUU 8
bUUUUU 9
bUUUUU :
bUUUUU ;
bUUUUU <
bUUUUU =
bUUUUU >
bUUUUUU ?
bUUUUUU @
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU A
bUUUUUU B
bUUUUUU C
-D
-E
-F
-G
b--- H
-I
-J
-K
b-- L
bUUUUUU M
-N
-O
-P
-Q
-R
-S
-T
b-- U
b--------- V
bUUUUUU W
b-- X
b--- Y
UZ
U[
b00 \
b00 ]
0^
0_
0`
0a
0b
-c
-d
-e
-f
-g
-h
-i
b--- j
bUUUUUU k
bUUUUUU l
bUUUUU m
bUUUUU n
bUUUUU o
bUUUUU p
Uq
Ur
Us
Ut
Uu
bUUUUU v
bUUUUU w
bUUUUU x
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU y
1z
X{
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX |
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU }
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX !"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ""
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX #"
U$"
1%"
1&"
X'"
bUUUUU ("
bUUUUU )"
bUUUUU *"
b00000000000000000000000000000000 +"
b00000000000000000000000000000000 ,"
b0000000000000000UUUUUUUUUUUUUUUU -"
b00000000000000UUUUUUUUUUUUUUUU00 ."
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX /"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 0"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 1"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU00 2"
b00000000000000000000000000000000 3"
b00000000000000000000000000000000 4"
05"
U6"
U7"
U8"
U9"
U:"
bUUU ;"
bUUUUU <"
bUUUUU ="
bUUUUU >"
bUUUUU ?"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU @"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU A"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU B"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU C"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU D"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU E"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU F"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU G"
UH"
UI"
UJ"
bUUUUU K"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU L"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU M"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU N"
UO"
UP"
bUUUUU Q"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU R"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU S"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU T"
UU"
UV"
1W"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX X"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Y"
b00000000000000000000000000000000 Z"
b00000000000000000000000000000000 ["
1\"
b00000000000000000000000000000000 ]"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ^"
0_"
b00000000000000000000000000000000 `"
b00000000000000000000000000000000 a"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU b"
0c"
b00000000000000000000000000000000 d"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU e"
b00000000000000000000000000000100 f"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX g"
b0000000000000000UUUUUUUUUUUUUUUU h"
b00000000000000UUUUUUUUUUUUUUUU00 i"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU j"
b00000000000000UUUUUUUUUUUUUUUU00 k"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX l"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX m"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX n"
Xo"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX p"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX q"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU00 r"
-s"
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX t"
Uu"
Uv"
bUUUUU w"
bUUUUU x"
bUUUUU y"
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU z"
b00000000000000000000000000000000 {"
b00000000000000000000000000000000 |"
bUUUUU }"
bUUUUU !#
U"#
bUUUUU ##
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %#
U&#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU '#
bUUUUUUUUUUUUUUUU (#
b0000000000000000UUUUUUUUUUUUUUUU )#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU *#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU +#
U,#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU -#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU .#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU /#
bUUU 0#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 1#
02#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 3#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 4#
U5#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 6#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 7#
U8#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 9#
U:#
1;#
X<#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU =#
bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX >#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ?#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU @#
UA#
b00000000000000000000000000000000 B#
b00000000000000000000000000000000 C#
bUUUUU D#
bUUUUU E#
bUUUUU F#
b0000000000000000UUUUUUUUUUUUUUUU G#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU H#
-I#
-J#
-K#
0L#
b--- M#
-N#
-O#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU P#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU Q#
bUUUUU R#
bUUUUU S#
bUUUUU T#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU U#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU V#
UW#
UX#
UY#
bUUU Z#
U[#
U\#
bUUUUUUU ]#
U^#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU _#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU `#
bUUUUU a#
Ub#
Uc#
Ud#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU e#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU f#
bUUUUU g#
Uh#
Ui#
Uj#
bUUU k#
Ul#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU m#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU n#
Uo#
Up#
bUUUUU q#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU r#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU s#
Ut#
Uu#
bUUUUU v#
Uw#
Ux#
bUUUUU y#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU z#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU {#
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU |#
b00000000000000000000000000000000 }#
b00 !$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU "$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU #$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU $$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU %$
b00000000000000000000000000000000 &$
b00 '$
bUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU ($
bUUUUU )$
bUUUUU *$
bUUUUU +$
bUUUUU ,$
U-$
U.$
U/$
U0$
U1$
bUUUUU 2$
bUUUUU 3$
bUUUUU 4$
-5$
b00 6$
b00 7$
08$
09$
0:$
0;$
0<$
0=$
0>$
