INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/priority_encoder/priority_encoder.srcs/sources_1/new/encoder_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/beyza/Documents/GitHub/verilog/priority_encoder/priority_encoder.srcs/sim_1/new/p_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_priority_encoder
