[0m[[0m[31merror[0m] [0m[0m/Users/kaiyu/Documents/Chisel/USB2.0/src/test/scala/Sync/WirteTest.scala:27:16: illegal start of simple pattern[0m
[0m[[0m[31merror[0m] [0m[0mval Signal fork{[0m
[0m[[0m[31merror[0m] [0m[0m               ^[0m
[0m[[0m[31merror[0m] [0m[0m/Users/kaiyu/Documents/Chisel/USB2.0/src/test/scala/Sync/WirteTest.scala:35:1: '=' expected.[0m
[0m[[0m[31merror[0m] [0m[0mdut.clock.step()[0m
[0m[[0m[31merror[0m] [0m[0m^[0m
[0m[[0m[31merror[0m] [0m[0mtwo errors found[0m
