# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"LittleNetAcc_tb_func_synth.v" \

sv xil_defaultlib  \
"../../../../../LittleNetAcc.srcs/sim_1/imports/new/little_net_acc_tb.sv" \

# Do not sort compile order
nosort
