{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@75:85@HdlIdDef", "reg rst_good_cnt;\nreg event_unexpected_lane_state_error_nx;\n\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@74:84", "reg [5:0] good_cnt;\nreg rst_good_cnt;\nreg event_unexpected_lane_state_error_nx;\n\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@78:88", "wire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@77:87", "\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@70:80", "localparam STATE_DATA = 2'b11;\n\nreg [1:0] state = STATE_RESET;\nreg [1:0] next_state;\nreg [5:0] good_cnt;\nreg rst_good_cnt;\nreg event_unexpected_lane_state_error_nx;\n\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@73:83", "reg [1:0] next_state;\nreg [5:0] good_cnt;\nreg rst_good_cnt;\nreg event_unexpected_lane_state_error_nx;\n\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@71:81", "\nreg [1:0] state = STATE_RESET;\nreg [1:0] next_state;\nreg [5:0] good_cnt;\nreg rst_good_cnt;\nreg event_unexpected_lane_state_error_nx;\n\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\n"]], "Diff Content": {"Delete": [[80, "wire all_block_sync;\n"]], "Add": []}}