-- VHDL Entity ece411.fetchStage.interface
--
-- Created:
--          by - wheele11.ews (gelib-057-18.ews.illinois.edu)
--          at - 00:18:14 03/08/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY fetchStage IS
   PORT( 
      CLK           : IN     std_logic;
      RESET_L       : IN     STD_LOGIC;
      instr_in      : IN     LC3B_WORD;
      instr_resp_h  : IN     std_logic;
      fetch_instr   : OUT    LC3b_word;
      instr_addr    : OUT    LC3b_word;
      instr_mread_l : OUT    std_logic;
      pc            : OUT    LC3b_word
   );

-- Declarations

END fetchStage ;

--
-- VHDL Architecture ece411.fetchStage.struct
--
-- Created:
--          by - wheele11.ews (gelib-057-18.ews.illinois.edu)
--          at - 00:18:14 03/08/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY mp3lib;

ARCHITECTURE struct OF fetchStage IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL PCMuxOut     : LC3B_WORD;
   SIGNAL Two_16       : LC3B_WORD;
   SIGNAL Zero_16      : LC3B_WORD;
   SIGNAL jump_pc      : LC3B_WORD;
   SIGNAL load_jump_pc : STD_LOGIC;

   -- Implicit buffer signal declarations
   SIGNAL instr_addr_internal : LC3b_word;
   SIGNAL pc_internal         : LC3b_word;


   -- Component Declarations
   COMPONENT ADD16
   PORT (
      A : IN     LC3B_WORD ;
      B : IN     LC3B_WORD ;
      F : OUT    LC3B_WORD 
   );
   END COMPONENT;
   COMPONENT MUX2_16
   PORT (
      A   : IN     LC3B_WORD ;
      B   : IN     LC3B_WORD ;
      SEL : IN     STD_LOGIC ;
      F   : OUT    LC3B_WORD 
   );
   END COMPONENT;
   COMPONENT REG16
   PORT (
      RESET_L : IN     STD_LOGIC ;
      A       : IN     STD_LOGIC_VECTOR (15 DOWNTO 0);
      EN      : IN     STD_LOGIC ;
      CLK     : IN     STD_LOGIC ;
      F       : OUT    STD_LOGIC_VECTOR (15 DOWNTO 0)
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : ADD16 USE ENTITY mp3lib.ADD16;
   FOR ALL : MUX2_16 USE ENTITY mp3lib.MUX2_16;
   FOR ALL : REG16 USE ENTITY mp3lib.REG16;
   -- pragma synthesis_on


BEGIN
   -- Architecture concurrent statements
   -- HDL Embedded Text Block 1 eb1
   instr_mread_l <= '0';
   Zero_16 <= "0000000000000000";
   Two_16  <= "0000000000000010";
   
   load_jump_pc <= '0';


   -- Instance port mappings.
   PCAdder : ADD16
      PORT MAP (
         A => instr_addr_internal,
         B => Two_16,
         F => pc_internal
      );
   PCMux : MUX2_16
      PORT MAP (
         A   => pc_internal,
         B   => jump_pc,
         SEL => load_jump_pc,
         F   => PCMuxOut
      );
   U_0 : MUX2_16
      PORT MAP (
         A   => Zero_16,
         B   => instr_in,
         SEL => instr_resp_h,
         F   => fetch_instr
      );
   PCReg : REG16
      PORT MAP (
         RESET_L => RESET_L,
         A       => PCMuxOut,
         EN      => instr_resp_h,
         CLK     => CLK,
         F       => instr_addr_internal
      );

   -- Implicit buffered output assignments
   instr_addr <= instr_addr_internal;
   pc         <= pc_internal;

END struct;
