VERSION 5.8 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN grid_clb ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 137275 147995 ) ;
ROW ROW_0 unithd 5520 10880 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_1 unithd 5520 13600 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_2 unithd 5520 16320 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_3 unithd 5520 19040 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_4 unithd 5520 21760 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_5 unithd 5520 24480 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_6 unithd 5520 27200 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_7 unithd 5520 29920 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_8 unithd 5520 32640 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_9 unithd 5520 35360 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_10 unithd 5520 38080 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_11 unithd 5520 40800 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_12 unithd 5520 43520 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_13 unithd 5520 46240 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_14 unithd 5520 48960 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_15 unithd 5520 51680 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_16 unithd 5520 54400 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_17 unithd 5520 57120 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_18 unithd 5520 59840 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_19 unithd 5520 62560 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_20 unithd 5520 65280 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_21 unithd 5520 68000 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_22 unithd 5520 70720 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_23 unithd 5520 73440 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_24 unithd 5520 76160 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_25 unithd 5520 78880 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_26 unithd 5520 81600 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_27 unithd 5520 84320 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_28 unithd 5520 87040 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_29 unithd 5520 89760 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_30 unithd 5520 92480 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_31 unithd 5520 95200 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_32 unithd 5520 97920 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_33 unithd 5520 100640 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_34 unithd 5520 103360 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_35 unithd 5520 106080 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_36 unithd 5520 108800 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_37 unithd 5520 111520 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_38 unithd 5520 114240 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_39 unithd 5520 116960 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_40 unithd 5520 119680 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_41 unithd 5520 122400 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_42 unithd 5520 125120 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_43 unithd 5520 127840 N DO 274 BY 1 STEP 460 0 ;
ROW ROW_44 unithd 5520 130560 FS DO 274 BY 1 STEP 460 0 ;
ROW ROW_45 unithd 5520 133280 N DO 274 BY 1 STEP 460 0 ;
TRACKS X 230 DO 298 STEP 460 LAYER li1 ;
TRACKS Y 170 DO 435 STEP 340 LAYER li1 ;
TRACKS X 170 DO 404 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 435 STEP 340 LAYER met1 ;
TRACKS X 230 DO 298 STEP 460 LAYER met2 ;
TRACKS Y 230 DO 322 STEP 460 LAYER met2 ;
TRACKS X 340 DO 202 STEP 680 LAYER met3 ;
TRACKS Y 340 DO 218 STEP 680 LAYER met3 ;
TRACKS X 460 DO 149 STEP 920 LAYER met4 ;
TRACKS Y 460 DO 161 STEP 920 LAYER met4 ;
TRACKS X 1700 DO 40 STEP 3400 LAYER met5 ;
TRACKS Y 1700 DO 44 STEP 3400 LAYER met5 ;
VIAS 4 ;
    - via_1600x480 + VIARULE M1M2_PR + CUTSIZE 150 150  + LAYERS met1 via met2  + CUTSPACING 170 170  + ENCLOSURE 245 165 55 165  + ROWCOL 1 4  ;
    - via2_1600x480 + VIARULE M2M3_PR + CUTSIZE 200 200  + LAYERS met2 via2 met3  + CUTSPACING 200 200  + ENCLOSURE 40 140 100 65  + ROWCOL 1 4  ;
    - via3_1600x480 + VIARULE M3M4_PR + CUTSIZE 200 200  + LAYERS met3 via3 met4  + CUTSPACING 200 200  + ENCLOSURE 100 60 100 140  + ROWCOL 1 4  ;
    - via4_1600x1600 + VIARULE M4M5_PR + CUTSIZE 800 800  + LAYERS met4 via4 met5  + CUTSPACING 800 800  + ENCLOSURE 400 400 400 400  ;
END VIAS
COMPONENTS 492 ;
    - _0_ sky130_fd_sc_hd__conb_1 + PLACED ( 64400 19040 ) N ;
    - _1_ sky130_fd_sc_hd__conb_1 + PLACED ( 13800 59840 ) FS ;
    - _2_ sky130_fd_sc_hd__conb_1 + PLACED ( 118220 116960 ) N ;
    - _3_ sky130_fd_sc_hd__conb_1 + PLACED ( 118680 21760 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 9200 122400 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 23920 103360 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 26680 97920 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 34040 95200 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 92480 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 87040 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 39560 100640 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 10120 127840 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 11040 116960 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 119680 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 12420 111520 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13340 106080 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 114240 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 125120 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 34040 106080 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 41860 78880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 48300 103360 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 65280 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 42320 35360 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 59840 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 40480 57120 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 39560 46240 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 48960 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 46920 84320 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 81600 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 47380 68000 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 47380 73440 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 46920 51680 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 45540 62560 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 19320 40800 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 43520 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 38640 40800 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 19320 19040 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 18400 13600 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 21760 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13800 35360 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 12880 24480 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 39100 24480 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 39100 19040 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 38180 13600 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 27200 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 30360 16320 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 32640 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 12420 29920 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 38080 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 70720 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 14260 68000 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13800 73440 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20240 76160 ) FS ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13340 46240 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 14720 51680 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 15180 62560 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13340 78880 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13340 84320 ) N ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 13800 89760 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 14260 95200 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 15640 100640 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 20700 108800 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 48300 125120 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 34040 127840 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 34040 116960 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 130560 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 48300 130560 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 43700 122400 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 48300 119680 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 62100 127840 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 47380 111520 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 130560 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 47380 89760 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 19320 57120 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 66700 122400 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 114240 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 68540 111520 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 68540 116960 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 114240 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 108800 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 67160 106080 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 66240 100640 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 66700 95200 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 67160 89760 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 92480 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 69920 84320 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 87040 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 81600 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 79580 76160 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 90160 89760 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 90160 78880 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 104420 87040 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 97520 84320 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 104420 81600 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 104420 76160 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 73440 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 106260 70720 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 107180 65280 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 68000 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 107640 59840 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 62560 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 57120 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 51680 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 46240 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 54400 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 106260 54400 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 106720 48960 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 107180 43520 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 108100 38080 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 40800 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 109480 32640 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 109940 27200 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 29920 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 24480 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 109940 16320 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 19040 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 13600 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 21760 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 104420 21760 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 100280 35360 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 27200 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 32640 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 38080 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89240 16320 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 29920 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 19040 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 35360 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 13600 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 24480 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 27200 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 16320 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 32640 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 67160 40800 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 21760 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 38080 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 43520 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 62100 46240 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 47380 29920 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 48960 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 43520 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 66240 51680 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 48960 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 54400 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 71300 57120 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 76360 59840 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 74520 62560 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 68000 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 59840 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 73440 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 65280 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 70720 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 33580 54400 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 76160 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 81600 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 87040 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 90160 95200 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 85100 97920 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 85100 103360 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 84640 108800 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 5520 10880 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 85560 125120 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 90160 116960 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 88780 119680 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 91540 122400 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 94760 127840 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 98440 111520 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 104420 119680 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 104420 130560 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 107180 125120 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 109480 108800 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 111320 103360 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 106080 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 112700 97920 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 103500 100640 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 112240 92480 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 111780 114240 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 97920 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 61640 92480 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 70720 ) FS ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 75440 78880 ) N ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1 + PLACED ( 89700 65280 ) FS ;
    - PHY_0 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 10880 ) FS ;
    - PHY_1 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 10880 ) S ;
    - PHY_2 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 13600 ) N ;
    - PHY_3 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 13600 ) FN ;
    - PHY_4 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 16320 ) FS ;
    - PHY_5 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 16320 ) S ;
    - PHY_6 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 19040 ) N ;
    - PHY_7 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 19040 ) FN ;
    - PHY_8 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 21760 ) FS ;
    - PHY_9 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 21760 ) S ;
    - PHY_10 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 24480 ) N ;
    - PHY_11 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 24480 ) FN ;
    - PHY_12 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 27200 ) FS ;
    - PHY_13 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 27200 ) S ;
    - PHY_14 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 29920 ) N ;
    - PHY_15 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 29920 ) FN ;
    - PHY_16 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 32640 ) FS ;
    - PHY_17 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 32640 ) S ;
    - PHY_18 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 35360 ) N ;
    - PHY_19 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 35360 ) FN ;
    - PHY_20 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 38080 ) FS ;
    - PHY_21 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 38080 ) S ;
    - PHY_22 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 40800 ) N ;
    - PHY_23 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 40800 ) FN ;
    - PHY_24 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 43520 ) FS ;
    - PHY_25 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 43520 ) S ;
    - PHY_26 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 46240 ) N ;
    - PHY_27 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 46240 ) FN ;
    - PHY_28 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 48960 ) FS ;
    - PHY_29 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 48960 ) S ;
    - PHY_30 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 51680 ) N ;
    - PHY_31 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 51680 ) FN ;
    - PHY_32 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 54400 ) FS ;
    - PHY_33 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 54400 ) S ;
    - PHY_34 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 57120 ) N ;
    - PHY_35 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 57120 ) FN ;
    - PHY_36 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 59840 ) FS ;
    - PHY_37 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 59840 ) S ;
    - PHY_38 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 62560 ) N ;
    - PHY_39 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 62560 ) FN ;
    - PHY_40 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 65280 ) FS ;
    - PHY_41 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 65280 ) S ;
    - PHY_42 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 68000 ) N ;
    - PHY_43 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 68000 ) FN ;
    - PHY_44 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 70720 ) FS ;
    - PHY_45 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 70720 ) S ;
    - PHY_46 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 73440 ) N ;
    - PHY_47 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 73440 ) FN ;
    - PHY_48 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 76160 ) FS ;
    - PHY_49 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 76160 ) S ;
    - PHY_50 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 78880 ) N ;
    - PHY_51 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 78880 ) FN ;
    - PHY_52 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 81600 ) FS ;
    - PHY_53 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 81600 ) S ;
    - PHY_54 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 84320 ) N ;
    - PHY_55 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 84320 ) FN ;
    - PHY_56 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 87040 ) FS ;
    - PHY_57 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 87040 ) S ;
    - PHY_58 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 89760 ) N ;
    - PHY_59 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 89760 ) FN ;
    - PHY_60 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 92480 ) FS ;
    - PHY_61 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 92480 ) S ;
    - PHY_62 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 95200 ) N ;
    - PHY_63 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 95200 ) FN ;
    - PHY_64 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 97920 ) FS ;
    - PHY_65 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 97920 ) S ;
    - PHY_66 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 100640 ) N ;
    - PHY_67 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 100640 ) FN ;
    - PHY_68 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 103360 ) FS ;
    - PHY_69 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 103360 ) S ;
    - PHY_70 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 106080 ) N ;
    - PHY_71 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 106080 ) FN ;
    - PHY_72 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 108800 ) FS ;
    - PHY_73 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 108800 ) S ;
    - PHY_74 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 111520 ) N ;
    - PHY_75 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 111520 ) FN ;
    - PHY_76 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 114240 ) FS ;
    - PHY_77 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 114240 ) S ;
    - PHY_78 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 116960 ) N ;
    - PHY_79 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 116960 ) FN ;
    - PHY_80 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 119680 ) FS ;
    - PHY_81 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 119680 ) S ;
    - PHY_82 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 122400 ) N ;
    - PHY_83 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 122400 ) FN ;
    - PHY_84 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 125120 ) FS ;
    - PHY_85 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 125120 ) S ;
    - PHY_86 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 127840 ) N ;
    - PHY_87 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 127840 ) FN ;
    - PHY_88 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 130560 ) FS ;
    - PHY_89 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 130560 ) S ;
    - PHY_90 sky130_fd_sc_hd__decap_3 + FIXED ( 5520 133280 ) N ;
    - PHY_91 sky130_fd_sc_hd__decap_3 + FIXED ( 130180 133280 ) FN ;
    - PHY_92 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 10880 ) FS ;
    - PHY_93 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 34040 10880 ) FS ;
    - PHY_94 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 48300 10880 ) FS ;
    - PHY_95 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 62560 10880 ) FS ;
    - PHY_96 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 76820 10880 ) FS ;
    - PHY_97 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 91080 10880 ) FS ;
    - PHY_98 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 105340 10880 ) FS ;
    - PHY_99 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 119600 10880 ) FS ;
    - PHY_100 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 13600 ) N ;
    - PHY_101 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 13600 ) N ;
    - PHY_102 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 13600 ) N ;
    - PHY_103 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 13600 ) N ;
    - PHY_104 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 16320 ) FS ;
    - PHY_105 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 16320 ) FS ;
    - PHY_106 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 16320 ) FS ;
    - PHY_107 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 16320 ) FS ;
    - PHY_108 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 19040 ) N ;
    - PHY_109 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 19040 ) N ;
    - PHY_110 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 19040 ) N ;
    - PHY_111 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 19040 ) N ;
    - PHY_112 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 21760 ) FS ;
    - PHY_113 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 21760 ) FS ;
    - PHY_114 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 21760 ) FS ;
    - PHY_115 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 21760 ) FS ;
    - PHY_116 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 24480 ) N ;
    - PHY_117 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 24480 ) N ;
    - PHY_118 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 24480 ) N ;
    - PHY_119 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 24480 ) N ;
    - PHY_120 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 27200 ) FS ;
    - PHY_121 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 27200 ) FS ;
    - PHY_122 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 27200 ) FS ;
    - PHY_123 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 27200 ) FS ;
    - PHY_124 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 29920 ) N ;
    - PHY_125 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 29920 ) N ;
    - PHY_126 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 29920 ) N ;
    - PHY_127 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 29920 ) N ;
    - PHY_128 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 32640 ) FS ;
    - PHY_129 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 32640 ) FS ;
    - PHY_130 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 32640 ) FS ;
    - PHY_131 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 32640 ) FS ;
    - PHY_132 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 35360 ) N ;
    - PHY_133 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 35360 ) N ;
    - PHY_134 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 35360 ) N ;
    - PHY_135 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 35360 ) N ;
    - PHY_136 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 38080 ) FS ;
    - PHY_137 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 38080 ) FS ;
    - PHY_138 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 38080 ) FS ;
    - PHY_139 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 38080 ) FS ;
    - PHY_140 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 40800 ) N ;
    - PHY_141 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 40800 ) N ;
    - PHY_142 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 40800 ) N ;
    - PHY_143 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 40800 ) N ;
    - PHY_144 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 43520 ) FS ;
    - PHY_145 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 43520 ) FS ;
    - PHY_146 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 43520 ) FS ;
    - PHY_147 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 43520 ) FS ;
    - PHY_148 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 46240 ) N ;
    - PHY_149 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 46240 ) N ;
    - PHY_150 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 46240 ) N ;
    - PHY_151 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 46240 ) N ;
    - PHY_152 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 48960 ) FS ;
    - PHY_153 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 48960 ) FS ;
    - PHY_154 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 48960 ) FS ;
    - PHY_155 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 48960 ) FS ;
    - PHY_156 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 51680 ) N ;
    - PHY_157 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 51680 ) N ;
    - PHY_158 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 51680 ) N ;
    - PHY_159 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 51680 ) N ;
    - PHY_160 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 54400 ) FS ;
    - PHY_161 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 54400 ) FS ;
    - PHY_162 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 54400 ) FS ;
    - PHY_163 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 54400 ) FS ;
    - PHY_164 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 57120 ) N ;
    - PHY_165 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 57120 ) N ;
    - PHY_166 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 57120 ) N ;
    - PHY_167 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 57120 ) N ;
    - PHY_168 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 59840 ) FS ;
    - PHY_169 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 59840 ) FS ;
    - PHY_170 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 59840 ) FS ;
    - PHY_171 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 59840 ) FS ;
    - PHY_172 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 62560 ) N ;
    - PHY_173 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 62560 ) N ;
    - PHY_174 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 62560 ) N ;
    - PHY_175 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 62560 ) N ;
    - PHY_176 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 65280 ) FS ;
    - PHY_177 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 65280 ) FS ;
    - PHY_178 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 65280 ) FS ;
    - PHY_179 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 65280 ) FS ;
    - PHY_180 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 68000 ) N ;
    - PHY_181 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 68000 ) N ;
    - PHY_182 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 68000 ) N ;
    - PHY_183 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 68000 ) N ;
    - PHY_184 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 70720 ) FS ;
    - PHY_185 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 70720 ) FS ;
    - PHY_186 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 70720 ) FS ;
    - PHY_187 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 70720 ) FS ;
    - PHY_188 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 73440 ) N ;
    - PHY_189 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 73440 ) N ;
    - PHY_190 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 73440 ) N ;
    - PHY_191 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 73440 ) N ;
    - PHY_192 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 76160 ) FS ;
    - PHY_193 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 76160 ) FS ;
    - PHY_194 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 76160 ) FS ;
    - PHY_195 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 76160 ) FS ;
    - PHY_196 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 78880 ) N ;
    - PHY_197 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 78880 ) N ;
    - PHY_198 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 78880 ) N ;
    - PHY_199 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 78880 ) N ;
    - PHY_200 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 81600 ) FS ;
    - PHY_201 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 81600 ) FS ;
    - PHY_202 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 81600 ) FS ;
    - PHY_203 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 81600 ) FS ;
    - PHY_204 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 84320 ) N ;
    - PHY_205 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 84320 ) N ;
    - PHY_206 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 84320 ) N ;
    - PHY_207 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 84320 ) N ;
    - PHY_208 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 87040 ) FS ;
    - PHY_209 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 87040 ) FS ;
    - PHY_210 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 87040 ) FS ;
    - PHY_211 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 87040 ) FS ;
    - PHY_212 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 89760 ) N ;
    - PHY_213 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 89760 ) N ;
    - PHY_214 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 89760 ) N ;
    - PHY_215 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 89760 ) N ;
    - PHY_216 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 92480 ) FS ;
    - PHY_217 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 92480 ) FS ;
    - PHY_218 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 92480 ) FS ;
    - PHY_219 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 92480 ) FS ;
    - PHY_220 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 95200 ) N ;
    - PHY_221 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 95200 ) N ;
    - PHY_222 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 95200 ) N ;
    - PHY_223 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 95200 ) N ;
    - PHY_224 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 97920 ) FS ;
    - PHY_225 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 97920 ) FS ;
    - PHY_226 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 97920 ) FS ;
    - PHY_227 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 97920 ) FS ;
    - PHY_228 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 100640 ) N ;
    - PHY_229 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 100640 ) N ;
    - PHY_230 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 100640 ) N ;
    - PHY_231 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 100640 ) N ;
    - PHY_232 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 103360 ) FS ;
    - PHY_233 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 103360 ) FS ;
    - PHY_234 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 103360 ) FS ;
    - PHY_235 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 103360 ) FS ;
    - PHY_236 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 106080 ) N ;
    - PHY_237 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 106080 ) N ;
    - PHY_238 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 106080 ) N ;
    - PHY_239 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 106080 ) N ;
    - PHY_240 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 108800 ) FS ;
    - PHY_241 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 108800 ) FS ;
    - PHY_242 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 108800 ) FS ;
    - PHY_243 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 108800 ) FS ;
    - PHY_244 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 111520 ) N ;
    - PHY_245 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 111520 ) N ;
    - PHY_246 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 111520 ) N ;
    - PHY_247 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 111520 ) N ;
    - PHY_248 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 114240 ) FS ;
    - PHY_249 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 114240 ) FS ;
    - PHY_250 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 114240 ) FS ;
    - PHY_251 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 114240 ) FS ;
    - PHY_252 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 116960 ) N ;
    - PHY_253 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 116960 ) N ;
    - PHY_254 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 116960 ) N ;
    - PHY_255 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 116960 ) N ;
    - PHY_256 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 119680 ) FS ;
    - PHY_257 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 119680 ) FS ;
    - PHY_258 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 119680 ) FS ;
    - PHY_259 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 119680 ) FS ;
    - PHY_260 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 122400 ) N ;
    - PHY_261 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 122400 ) N ;
    - PHY_262 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 122400 ) N ;
    - PHY_263 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 122400 ) N ;
    - PHY_264 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 125120 ) FS ;
    - PHY_265 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 125120 ) FS ;
    - PHY_266 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 125120 ) FS ;
    - PHY_267 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 125120 ) FS ;
    - PHY_268 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 33580 127840 ) N ;
    - PHY_269 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 61640 127840 ) N ;
    - PHY_270 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 89700 127840 ) N ;
    - PHY_271 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 117760 127840 ) N ;
    - PHY_272 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 130560 ) FS ;
    - PHY_273 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 47840 130560 ) FS ;
    - PHY_274 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 75900 130560 ) FS ;
    - PHY_275 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 103960 130560 ) FS ;
    - PHY_276 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 19780 133280 ) N ;
    - PHY_277 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 34040 133280 ) N ;
    - PHY_278 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 48300 133280 ) N ;
    - PHY_279 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 62560 133280 ) N ;
    - PHY_280 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 76820 133280 ) N ;
    - PHY_281 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 91080 133280 ) N ;
    - PHY_282 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 105340 133280 ) N ;
    - PHY_283 sky130_fd_sc_hd__tapvpwrvgnd_1 + FIXED ( 119600 133280 ) N ;
END COMPONENTS
PINS 24 ;
    - bottom_width_0_height_0__pin_10_ + NET bottom_width_0_height_0__pin_10_ + DIRECTION OUTPUT + USE SIGNAL + PLACED ( 2000 63580 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - bottom_width_0_height_0__pin_14_ + NET bottom_width_0_height_0__pin_14_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 129030 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - bottom_width_0_height_0__pin_2_ + NET bottom_width_0_height_0__pin_2_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 21390 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - bottom_width_0_height_0__pin_6_ + NET bottom_width_0_height_0__pin_6_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 230 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - ccff_head + NET ccff_head + DIRECTION INPUT + USE SIGNAL + PLACED ( 2000 127500 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - ccff_tail + NET ccff_tail + DIRECTION OUTPUT + USE SIGNAL + PLACED ( 135275 83980 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL + PLACED ( 136850 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - left_width_0_height_0__pin_11_ + NET left_width_0_height_0__pin_11_ + DIRECTION OUTPUT + USE SIGNAL + PLACED ( 64630 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - left_width_0_height_0__pin_3_ + NET left_width_0_height_0__pin_3_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 86250 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - left_width_0_height_0__pin_7_ + NET left_width_0_height_0__pin_7_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 72450 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - pReset + NET pReset + DIRECTION INPUT + USE SIGNAL + PLACED ( 135275 20060 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - prog_clk + NET prog_clk + DIRECTION INPUT + USE SIGNAL + PLACED ( 2000 31620 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - reset + NET reset + DIRECTION INPUT + USE SIGNAL + PLACED ( 115690 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - right_width_0_height_0__pin_13_ + NET right_width_0_height_0__pin_13_ + DIRECTION OUTPUT + USE SIGNAL + PLACED ( 135275 115940 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - right_width_0_height_0__pin_1_ + NET right_width_0_height_0__pin_1_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 94070 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - right_width_0_height_0__pin_5_ + NET right_width_0_height_0__pin_5_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 43010 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - right_width_0_height_0__pin_9_ + NET right_width_0_height_0__pin_9_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 8050 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - set + NET set + DIRECTION INPUT + USE SIGNAL + PLACED ( 50830 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - top_width_0_height_0__pin_0_ + NET top_width_0_height_0__pin_0_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 2000 95540 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - top_width_0_height_0__pin_12_ + NET top_width_0_height_0__pin_12_ + DIRECTION OUTPUT + USE SIGNAL + PLACED ( 107870 2000 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - top_width_0_height_0__pin_4_ + NET top_width_0_height_0__pin_4_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 29210 145995 ) N + LAYER met2 ( -140 -2000 ) ( 140 2000 ) ;
    - top_width_0_height_0__pin_8_ + NET top_width_0_height_0__pin_8_ + DIRECTION INPUT + USE SIGNAL + PLACED ( 135275 52020 ) N + LAYER met3 ( -2000 -300 ) ( 2000 300 ) ;
    - VPWR + NET VPWR + DIRECTION INPUT + USE SIGNAL + FIXED ( 68540 27290 ) N + LAYER met5 ( -63020 -800 ) ( 63020 800 ) ;
    - VGND + NET VGND + DIRECTION INPUT + USE SIGNAL + FIXED ( 68540 103880 ) N + LAYER met5 ( -63020 -800 ) ( 63020 800 ) ;
END PINS
SPECIALNETS 2 ;
    - VPWR ( PIN VPWR ) + USE POWER
      + ROUTED met4 0 + SHAPE STRIPE ( 21840 27290 ) via4_1600x1600
      NEW met3 0 + SHAPE STRIPE ( 21840 136000 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 136000 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 136000 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 130560 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 130560 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 130560 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 125120 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 125120 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 125120 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 119680 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 119680 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 119680 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 114240 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 114240 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 114240 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 108800 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 108800 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 108800 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 103360 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 103360 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 103360 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 97920 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 97920 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 97920 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 92480 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 92480 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 92480 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 87040 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 87040 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 87040 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 81600 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 81600 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 81600 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 76160 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 76160 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 76160 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 70720 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 70720 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 70720 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 65280 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 65280 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 65280 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 59840 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 59840 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 59840 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 54400 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 54400 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 54400 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 48960 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 48960 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 48960 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 43520 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 43520 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 43520 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 38080 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 38080 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 38080 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 32640 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 32640 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 32640 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 27200 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 27200 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 27200 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 21760 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 21760 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 21760 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 16320 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 16320 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 16320 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 21840 10880 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 21840 10880 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 21840 10880 ) via_1600x480
      NEW met5 1600 + SHAPE STRIPE ( 5520 27290 ) ( 131560 27290 )
      NEW met4 1600 + SHAPE STRIPE ( 21840 10640 ) ( 21840 136240 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 136000 ) ( 131560 136000 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 130560 ) ( 131560 130560 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 125120 ) ( 131560 125120 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 119680 ) ( 131560 119680 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 114240 ) ( 131560 114240 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 108800 ) ( 131560 108800 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 103360 ) ( 131560 103360 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 97920 ) ( 131560 97920 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 92480 ) ( 131560 92480 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 87040 ) ( 131560 87040 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 81600 ) ( 131560 81600 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 76160 ) ( 131560 76160 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 70720 ) ( 131560 70720 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 65280 ) ( 131560 65280 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 59840 ) ( 131560 59840 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 54400 ) ( 131560 54400 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 48960 ) ( 131560 48960 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 43520 ) ( 131560 43520 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 38080 ) ( 131560 38080 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 32640 ) ( 131560 32640 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 27200 ) ( 131560 27200 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 21760 ) ( 131560 21760 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 16320 ) ( 131560 16320 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 10880 ) ( 131560 10880 ) ;
    - VGND ( PIN VGND ) + USE GROUND
      + ROUTED met4 0 + SHAPE STRIPE ( 98640 103880 ) via4_1600x1600
      NEW met3 0 + SHAPE STRIPE ( 98640 133280 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 133280 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 133280 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 127840 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 127840 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 127840 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 122400 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 122400 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 122400 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 116960 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 116960 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 116960 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 111520 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 111520 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 111520 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 106080 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 106080 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 106080 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 100640 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 100640 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 100640 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 95200 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 95200 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 95200 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 89760 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 89760 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 89760 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 84320 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 84320 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 84320 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 78880 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 78880 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 78880 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 73440 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 73440 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 73440 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 68000 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 68000 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 68000 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 62560 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 62560 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 62560 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 57120 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 57120 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 57120 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 51680 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 51680 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 51680 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 46240 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 46240 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 46240 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 40800 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 40800 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 40800 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 35360 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 35360 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 35360 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 29920 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 29920 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 29920 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 24480 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 24480 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 24480 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 19040 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 19040 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 19040 ) via_1600x480
      NEW met3 0 + SHAPE STRIPE ( 98640 13600 ) via3_1600x480
      NEW met2 0 + SHAPE STRIPE ( 98640 13600 ) via2_1600x480
      NEW met1 0 + SHAPE STRIPE ( 98640 13600 ) via_1600x480
      NEW met5 1600 + SHAPE STRIPE ( 5520 103880 ) ( 131560 103880 )
      NEW met4 1600 + SHAPE STRIPE ( 98640 10640 ) ( 98640 136240 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 133280 ) ( 131560 133280 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 127840 ) ( 131560 127840 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 122400 ) ( 131560 122400 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 116960 ) ( 131560 116960 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 111520 ) ( 131560 111520 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 106080 ) ( 131560 106080 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 100640 ) ( 131560 100640 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 95200 ) ( 131560 95200 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 89760 ) ( 131560 89760 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 84320 ) ( 131560 84320 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 78880 ) ( 131560 78880 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 73440 ) ( 131560 73440 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 68000 ) ( 131560 68000 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 62560 ) ( 131560 62560 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 57120 ) ( 131560 57120 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 51680 ) ( 131560 51680 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 46240 ) ( 131560 46240 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 40800 ) ( 131560 40800 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 35360 ) ( 131560 35360 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 29920 ) ( 131560 29920 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 24480 ) ( 131560 24480 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 19040 ) ( 131560 19040 )
      NEW met1 480 + SHAPE FOLLOWPIN ( 5520 13600 ) ( 131560 13600 ) ;
END SPECIALNETS
NETS 429 ;
    - bottom_width_0_height_0__pin_10_ ( PIN bottom_width_0_height_0__pin_10_ ) ( _1_ LO ) + USE SIGNAL ;
    - bottom_width_0_height_0__pin_14_ ( PIN bottom_width_0_height_0__pin_14_ ) + USE SIGNAL ;
    - bottom_width_0_height_0__pin_2_ ( PIN bottom_width_0_height_0__pin_2_ ) + USE SIGNAL ;
    - bottom_width_0_height_0__pin_6_ ( PIN bottom_width_0_height_0__pin_6_ ) + USE SIGNAL ;
    - ccff_head ( PIN ccff_head ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) + USE SIGNAL ;
    - ccff_tail ( PIN ccff_tail ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - left_width_0_height_0__pin_11_ ( PIN left_width_0_height_0__pin_11_ ) ( _0_ LO ) + USE SIGNAL ;
    - left_width_0_height_0__pin_3_ ( PIN left_width_0_height_0__pin_3_ ) + USE SIGNAL ;
    - left_width_0_height_0__pin_7_ ( PIN left_width_0_height_0__pin_7_ ) + USE SIGNAL ;
    - pReset ( PIN pReset ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 RESET_B )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 RESET_B ) + USE SIGNAL ;
    - prog_clk ( PIN prog_clk ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 CLK )
      ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 CLK ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 CLK ) + USE SIGNAL ;
    - reset ( PIN reset ) + USE SIGNAL ;
    - right_width_0_height_0__pin_13_ ( PIN right_width_0_height_0__pin_13_ ) ( _2_ LO ) + USE SIGNAL ;
    - right_width_0_height_0__pin_1_ ( PIN right_width_0_height_0__pin_1_ ) + USE SIGNAL ;
    - right_width_0_height_0__pin_5_ ( PIN right_width_0_height_0__pin_5_ ) + USE SIGNAL ;
    - right_width_0_height_0__pin_9_ ( PIN right_width_0_height_0__pin_9_ ) + USE SIGNAL ;
    - set ( PIN set ) + USE SIGNAL ;
    - top_width_0_height_0__pin_0_ ( PIN top_width_0_height_0__pin_0_ ) + USE SIGNAL ;
    - top_width_0_height_0__pin_12_ ( PIN top_width_0_height_0__pin_12_ ) ( _3_ LO ) + USE SIGNAL ;
    - top_width_0_height_0__pin_4_ ( PIN top_width_0_height_0__pin_4_ ) + USE SIGNAL ;
    - top_width_0_height_0__pin_8_ ( PIN top_width_0_height_0__pin_8_ ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 D ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 D ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_1.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 D ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_2.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.ccff_tail ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_0_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_10_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_11_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_12_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_13_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_14_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_1_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_2_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_3_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_4_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_5_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_6_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_7_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_8_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_0_.lut4_mux_0_.INVTX1_9_.in ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 D ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_10_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_11_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_12_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_13_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_14_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_15_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_8_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0.lut4_sc_dff_compact_mem.sc_dff_compact_9_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0.mem_ble4_out_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_0_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_1_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_2_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_0.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_1.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.ccff_tail ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_2.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_2_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_3_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_4_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_5_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Q ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 D ) ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_6_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
    - logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.Qb ( logical_tile_clb_mode_clb__0.mem_fle_3_in_3.sc_dff_compact_7_.sky130_fd_sc_hd__dfrbp_1 Q_N ) + USE SIGNAL ;
END NETS
END DESIGN
