<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/arruk/riscv/RTL/PRIMER25k/impl/gwsynthesis/PRIMER25k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/arruk/riscv/RTL/PRIMER25k/src/soc.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jan  6 18:55:56 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5116</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7662</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2896</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">37.134(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-19691.443</td>
<td>2896</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-16.929</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/a_de_IR_26_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>26.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-16.929</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/a_de_IR_30_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>26.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-16.918</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_101_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>26.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-16.914</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_165_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.850</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-16.909</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_166_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>26.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-16.909</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_93_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>26.869</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.908</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_233_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>26.866</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.908</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/a_de_IR_15_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>26.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-16.907</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/a_de_IR_31_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>26.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-16.906</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/b_de_IR_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.048</td>
<td>26.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-16.903</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_253_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.014</td>
<td>26.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-16.894</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_166_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>26.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.894</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_103_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>26.854</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.891</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/b_de_IR_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.051</td>
<td>26.878</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-16.891</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/b_de_IR_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.051</td>
<td>26.878</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-16.871</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_169_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.027</td>
<td>26.834</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-16.868</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_189_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>26.809</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-16.861</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_55_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.019</td>
<td>26.816</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-16.851</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_105_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>26.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-16.844</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_70_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>26.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-16.844</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_41_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.034</td>
<td>26.814</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-16.842</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_94_G[0]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.041</td>
<td>26.819</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-16.815</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/b_em_RES_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.751</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-16.815</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_149_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>-0.022</td>
<td>26.773</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-16.813</td>
<td>CPU/a_mw_IR_3_s0/Q</td>
<td>CPU/BHT_BHT_RAMREG_156_G[1]_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>26.733</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>UART/data_0_s3/Q</td>
<td>UART/data_0_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>UART/cnt_7_s1/Q</td>
<td>UART/cnt_7_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>CPU/instret_2_s3/Q</td>
<td>CPU/instret_2_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>CPU/instret_5_s3/Q</td>
<td>CPU/instret_5_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>CPU/instret_34_s3/Q</td>
<td>CPU/instret_34_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>CPU/instret_25_s1/Q</td>
<td>CPU/instret_25_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>CPU/cycle_0_s0/Q</td>
<td>CPU/cycle_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>UART/cnt_4_s1/Q</td>
<td>UART/cnt_4_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>CPU/instret_28_s3/Q</td>
<td>CPU/instret_28_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>CPU/instret_32_s3/Q</td>
<td>CPU/instret_32_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.278</td>
<td>CPU/instret_3_s1/Q</td>
<td>CPU/instret_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.278</td>
<td>CPU/instret_14_s1/Q</td>
<td>CPU/instret_14_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>CPU/instret_16_s1/Q</td>
<td>CPU/instret_16_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>CPU/instret_30_s1/Q</td>
<td>CPU/instret_30_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>CPU/instret_31_s1/Q</td>
<td>CPU/instret_31_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>CPU/instret_44_s1/Q</td>
<td>CPU/instret_44_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.281</td>
<td>CPU/instret_43_s3/Q</td>
<td>CPU/instret_43_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>18</td>
<td>0.281</td>
<td>CPU/instret_33_s1/Q</td>
<td>CPU/instret_33_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>19</td>
<td>0.328</td>
<td>CPU/instret_61_s3/Q</td>
<td>CPU/instret_61_s3/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>20</td>
<td>0.331</td>
<td>CPU/instret_15_s1/Q</td>
<td>CPU/instret_15_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>21</td>
<td>0.331</td>
<td>CPU/instret_22_s1/Q</td>
<td>CPU/instret_22_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>22</td>
<td>0.331</td>
<td>CPU/instret_48_s1/Q</td>
<td>CPU/instret_48_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>CPU/b_em_IR_12_s0/Q</td>
<td>CPU/b_mw_IR_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>CPU/b_em_IR_14_s0/Q</td>
<td>CPU/b_mw_IR_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>CPU/b_em_IR_17_s0/Q</td>
<td>CPU/b_mw_IR_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_3_s</td>
</tr>
<tr>
<td>3</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/imem/ROM_ROM_0_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/dmem/RAM_0_RAM_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/dmem/RAM_3_RAM_3_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/dmem/RAM_3_RAM_3_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/dmem/RAM_0_RAM_0_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/dmem/RAM_1_RAM_1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>2.751</td>
<td>3.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>MI/dmem/RAM_1_RAM_1_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.226</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][B]</td>
<td>CPU/a_e_flush_s2/I1</td>
</tr>
<tr>
<td>26.491</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R11C54[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s2/F</td>
</tr>
<tr>
<td>29.178</td>
<td>2.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>CPU/a_de_IR_26_s0/CLK</td>
</tr>
<tr>
<td>12.249</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>CPU/a_de_IR_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.315, 20.003%; route: 20.874, 78.558%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.226</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][B]</td>
<td>CPU/a_e_flush_s2/I1</td>
</tr>
<tr>
<td>26.491</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R11C54[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s2/F</td>
</tr>
<tr>
<td>29.178</td>
<td>2.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>CPU/a_de_IR_30_s0/CLK</td>
</tr>
<tr>
<td>12.249</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>CPU/a_de_IR_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.315, 20.003%; route: 20.874, 78.558%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_101_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.476</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_101_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_101_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_101_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.754%; route: 20.910, 77.823%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_165_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.457</td>
<td>2.443</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_165_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_165_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_165_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.768%; route: 20.891, 77.807%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_166_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.476</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_166_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_166_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_166_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.754%; route: 20.910, 77.823%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_93_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.476</td>
<td>2.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_93_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_93_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_93_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.754%; route: 20.910, 77.823%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_233_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.473</td>
<td>2.459</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_233_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.629</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_233_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_233_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.756%; route: 20.908, 77.821%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.963%; route: 1.946, 74.037%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.226</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][B]</td>
<td>CPU/a_e_flush_s2/I1</td>
</tr>
<tr>
<td>26.491</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R11C54[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s2/F</td>
</tr>
<tr>
<td>29.166</td>
<td>2.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[2][A]</td>
<td>CPU/a_de_IR_15_s0/CLK</td>
</tr>
<tr>
<td>12.258</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C45[2][A]</td>
<td>CPU/a_de_IR_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.315, 20.012%; route: 20.861, 78.548%; tC2Q: 0.382, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.249</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/a_de_IR_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.226</td>
<td>1.940</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][B]</td>
<td>CPU/a_e_flush_s2/I1</td>
</tr>
<tr>
<td>26.491</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>R11C54[3][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_flush_s2/F</td>
</tr>
<tr>
<td>29.156</td>
<td>2.665</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td style=" font-weight:bold;">CPU/a_de_IR_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>CPU/a_de_IR_31_s0/CLK</td>
</tr>
<tr>
<td>12.249</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>CPU/a_de_IR_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.315, 20.020%; route: 20.851, 78.539%; tC2Q: 0.382, 1.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>25.436</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][A]</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>25.933</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R11C54[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s0/F</td>
</tr>
<tr>
<td>29.213</td>
<td>3.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>CPU/n1213_s2/I0</td>
</tr>
<tr>
<td>29.503</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td style=" background: #97FFFF;">CPU/n1213_s2/F</td>
</tr>
<tr>
<td>29.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>CPU/b_de_IR_9_s0/CLK</td>
</tr>
<tr>
<td>12.597</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C45[3][A]</td>
<td>CPU/b_de_IR_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.837, 21.704%; route: 20.676, 76.874%; tC2Q: 0.382, 1.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_253_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.461</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_253_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_253_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.557</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C24[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_253_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.765%; route: 20.895, 77.810%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_166_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.461</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_166_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_166_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[0][B]</td>
<td>CPU/BHT_BHT_RAMREG_166_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.765%; route: 20.895, 77.810%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_103_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.461</td>
<td>2.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_103_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.631</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_103_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.567</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_103_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.765%; route: 20.895, 77.810%; tC2Q: 0.382, 1.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.944%; route: 1.948, 74.056%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>25.436</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][A]</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>25.933</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R11C54[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s0/F</td>
</tr>
<tr>
<td>29.023</td>
<td>3.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>CPU/n1212_s2/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1212_s2/F</td>
</tr>
<tr>
<td>29.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>CPU/b_de_IR_10_s0/CLK</td>
</tr>
<tr>
<td>12.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>CPU/b_de_IR_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.009, 22.356%; route: 20.486, 76.221%; tC2Q: 0.382, 1.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_de_IR_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>25.436</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C54[3][A]</td>
<td>CPU/n2659_s0/I1</td>
</tr>
<tr>
<td>25.933</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R11C54[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s0/F</td>
</tr>
<tr>
<td>29.023</td>
<td>3.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>CPU/n1211_s2/I0</td>
</tr>
<tr>
<td>29.484</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1211_s2/F</td>
</tr>
<tr>
<td>29.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">CPU/b_de_IR_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.658</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>CPU/b_de_IR_11_s0/CLK</td>
</tr>
<tr>
<td>12.594</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>CPU/b_de_IR_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.051</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.009, 22.356%; route: 20.486, 76.221%; tC2Q: 0.382, 1.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.682%; route: 1.975, 74.318%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_169_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.441</td>
<td>2.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_169_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.634</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_169_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.570</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_169_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.781%; route: 20.875, 77.794%; tC2Q: 0.382, 1.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.914%; route: 1.951, 74.086%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.868</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_189_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.416</td>
<td>2.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_189_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>CPU/BHT_BHT_RAMREG_189_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>CPU/BHT_BHT_RAMREG_189_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.800%; route: 20.850, 77.773%; tC2Q: 0.382, 1.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_55_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.423</td>
<td>2.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_55_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.626</td>
<td>1.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_55_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.562</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_55_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.794%; route: 20.858, 77.779%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.988%; route: 1.944, 74.012%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_105_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.426</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_105_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.638</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>CPU/BHT_BHT_RAMREG_105_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C20[1][B]</td>
<td>CPU/BHT_BHT_RAMREG_105_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.792%; route: 20.860, 77.781%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.871%; route: 1.956, 74.129%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_70_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.428</td>
<td>2.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_70_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>CPU/BHT_BHT_RAMREG_70_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[3][A]</td>
<td>CPU/BHT_BHT_RAMREG_70_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.790%; route: 20.863, 77.783%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_41_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.421</td>
<td>2.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_41_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_41_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.577</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_41_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.796%; route: 20.855, 77.777%; tC2Q: 0.382, 1.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_94_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>CPU/n2727_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">CPU/n2727_s1/F</td>
</tr>
<tr>
<td>29.426</td>
<td>2.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_94_G[0]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.648</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_94_G[0]_s1/CLK</td>
</tr>
<tr>
<td>12.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C21[0][A]</td>
<td>CPU/BHT_BHT_RAMREG_94_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.792%; route: 20.860, 77.781%; tC2Q: 0.382, 1.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_em_RES_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>10.206</td>
<td>3.665</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C71[0][A]</td>
<td>CPU/n3128_s0/I0</td>
</tr>
<tr>
<td>10.762</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n3128_s0/COUT</td>
</tr>
<tr>
<td>10.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C71[0][B]</td>
<td>CPU/n3129_s0/CIN</td>
</tr>
<tr>
<td>10.812</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n3129_s0/COUT</td>
</tr>
<tr>
<td>10.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C71[1][A]</td>
<td>CPU/n3130_s0/CIN</td>
</tr>
<tr>
<td>10.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n3130_s0/COUT</td>
</tr>
<tr>
<td>10.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C71[1][B]</td>
<td>CPU/n3131_s0/CIN</td>
</tr>
<tr>
<td>10.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n3131_s0/COUT</td>
</tr>
<tr>
<td>10.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C71[2][A]</td>
<td>CPU/n3132_s0/CIN</td>
</tr>
<tr>
<td>10.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R36C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n3132_s0/COUT</td>
</tr>
<tr>
<td>14.327</td>
<td>3.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C50[1][A]</td>
<td>CPU/b_e_ALUin1_31_s6/I0</td>
</tr>
<tr>
<td>14.589</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R8C50[1][A]</td>
<td style=" background: #97FFFF;">CPU/b_e_ALUin1_31_s6/F</td>
</tr>
<tr>
<td>17.348</td>
<td>2.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[3][A]</td>
<td>CPU/b_e_ALUin1_13_s4/I3</td>
</tr>
<tr>
<td>17.763</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C61[3][A]</td>
<td style=" background: #97FFFF;">CPU/b_e_ALUin1_13_s4/F</td>
</tr>
<tr>
<td>17.766</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][B]</td>
<td>CPU/b_e_ALUin1_13_s1/I1</td>
</tr>
<tr>
<td>18.227</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C61[2][B]</td>
<td style=" background: #97FFFF;">CPU/b_e_ALUin1_13_s1/F</td>
</tr>
<tr>
<td>18.229</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C61[1][B]</td>
<td>CPU/b_e_ALUin1_13_s0/I0</td>
</tr>
<tr>
<td>18.756</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R30C61[1][B]</td>
<td style=" background: #97FFFF;">CPU/b_e_ALUin1_13_s0/F</td>
</tr>
<tr>
<td>19.903</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C58[0][B]</td>
<td>CPU/u1/n13_s3/I1</td>
</tr>
<tr>
<td>20.429</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C58[0][B]</td>
<td style=" background: #97FFFF;">CPU/u1/n13_s3/F</td>
</tr>
<tr>
<td>21.319</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C58[3][B]</td>
<td>CPU/u1/n13_s2/I1</td>
</tr>
<tr>
<td>21.817</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R17C58[3][B]</td>
<td style=" background: #97FFFF;">CPU/u1/n13_s2/F</td>
</tr>
<tr>
<td>22.859</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][B]</td>
<td>CPU/b_e_RES_31_s24/I1</td>
</tr>
<tr>
<td>23.386</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R17C46[1][B]</td>
<td style=" background: #97FFFF;">CPU/b_e_RES_31_s24/F</td>
</tr>
<tr>
<td>24.313</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[3][A]</td>
<td>CPU/b_e_RES_31_s13/I1</td>
</tr>
<tr>
<td>24.603</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C46[3][A]</td>
<td style=" background: #97FFFF;">CPU/b_e_RES_31_s13/F</td>
</tr>
<tr>
<td>24.608</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C46[0][A]</td>
<td>CPU/b_e_RES_31_s28/I2</td>
</tr>
<tr>
<td>25.069</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C46[0][A]</td>
<td style=" background: #97FFFF;">CPU/b_e_RES_31_s28/F</td>
</tr>
<tr>
<td>27.672</td>
<td>2.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C59[0][A]</td>
<td>CPU/b_e_RES_31_s1/I1</td>
</tr>
<tr>
<td>28.198</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C59[0][A]</td>
<td style=" background: #97FFFF;">CPU/b_e_RES_31_s1/F</td>
</tr>
<tr>
<td>28.897</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>CPU/b_e_RES_31_s0/I0</td>
</tr>
<tr>
<td>29.358</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td style=" background: #97FFFF;">CPU/b_e_RES_31_s0/F</td>
</tr>
<tr>
<td>29.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td style=" font-weight:bold;">CPU/b_em_RES_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>CPU/b_em_RES_31_s0/CLK</td>
</tr>
<tr>
<td>12.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C60[2][B]</td>
<td>CPU/b_em_RES_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.496, 24.284%; route: 19.872, 74.286%; tC2Q: 0.382, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_149_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.379</td>
<td>2.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_149_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.628</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_149_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.565</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C24[2][A]</td>
<td>CPU/BHT_BHT_RAMREG_149_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.828%; route: 20.814, 77.743%; tC2Q: 0.382, 1.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.966%; route: 1.946, 74.034%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.527</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/a_mw_IR_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/BHT_BHT_RAMREG_156_G[1]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>2.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td>CPU/a_mw_IR_3_s0/CLK</td>
</tr>
<tr>
<td>2.989</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C70[1][A]</td>
<td style=" font-weight:bold;">CPU/a_mw_IR_3_s0/Q</td>
</tr>
<tr>
<td>3.127</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C70[3][B]</td>
<td>CPU/n6536_s4/I1</td>
</tr>
<tr>
<td>3.648</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R11C70[3][B]</td>
<td style=" background: #97FFFF;">CPU/n6536_s4/F</td>
</tr>
<tr>
<td>6.276</td>
<td>2.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[3][A]</td>
<td>CPU/a_wb_rdID_0_s6/I0</td>
</tr>
<tr>
<td>6.541</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C44[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_wb_rdID_0_s6/F</td>
</tr>
<tr>
<td>9.562</td>
<td>3.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[0][A]</td>
<td>CPU/n1887_s0/I0</td>
</tr>
<tr>
<td>10.118</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C71[0][A]</td>
<td style=" background: #97FFFF;">CPU/n1887_s0/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C71[0][B]</td>
<td>CPU/n1888_s0/CIN</td>
</tr>
<tr>
<td>10.168</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C71[0][B]</td>
<td style=" background: #97FFFF;">CPU/n1888_s0/COUT</td>
</tr>
<tr>
<td>10.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][A]</td>
<td>CPU/n1889_s0/CIN</td>
</tr>
<tr>
<td>10.218</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/n1889_s0/COUT</td>
</tr>
<tr>
<td>10.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[1][B]</td>
<td>CPU/n1890_s0/CIN</td>
</tr>
<tr>
<td>10.268</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C71[1][B]</td>
<td style=" background: #97FFFF;">CPU/n1890_s0/COUT</td>
</tr>
<tr>
<td>10.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C71[2][A]</td>
<td>CPU/n1891_s0/CIN</td>
</tr>
<tr>
<td>10.318</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R27C71[2][A]</td>
<td style=" background: #97FFFF;">CPU/n1891_s0/COUT</td>
</tr>
<tr>
<td>13.248</td>
<td>2.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C48[1][A]</td>
<td>CPU/a_e_rs2_24_s3/I0</td>
</tr>
<tr>
<td>13.511</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R8C48[1][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_24_s3/F</td>
</tr>
<tr>
<td>15.807</td>
<td>2.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td>CPU/a_e_rs2_29_s3/I1</td>
</tr>
<tr>
<td>16.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C47[2][B]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s3/F</td>
</tr>
<tr>
<td>16.689</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[3][A]</td>
<td>CPU/a_e_rs2_29_s9/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C55[3][A]</td>
<td style=" background: #97FFFF;">CPU/a_e_rs2_29_s9/F</td>
</tr>
<tr>
<td>18.642</td>
<td>1.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C64[2][A]</td>
<td>CPU/u0/s0/in_b_op_29_s1/I1</td>
</tr>
<tr>
<td>18.904</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C64[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s1/F</td>
</tr>
<tr>
<td>19.544</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td>CPU/u0/s0/in_b_op_29_s4/I0</td>
</tr>
<tr>
<td>19.807</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C71[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/in_b_op_29_s4/F</td>
</tr>
<tr>
<td>20.748</td>
<td>0.941</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C71[2][B]</td>
<td>CPU/u0/s0/r_add_sub_29_s/I1</td>
</tr>
<tr>
<td>21.241</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_29_s/COUT</td>
</tr>
<tr>
<td>21.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td>CPU/u0/s0/r_add_sub_30_s/CIN</td>
</tr>
<tr>
<td>21.484</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C72[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/s0/r_add_sub_30_s/SUM</td>
</tr>
<tr>
<td>22.532</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td>CPU/n2659_s10/I2</td>
</tr>
<tr>
<td>23.048</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s10/F</td>
</tr>
<tr>
<td>23.051</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td>CPU/n2659_s6/I2</td>
</tr>
<tr>
<td>23.466</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C67[3][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s6/F</td>
</tr>
<tr>
<td>23.623</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td>CPU/n2659_s3/I0</td>
</tr>
<tr>
<td>23.886</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C66[2][A]</td>
<td style=" background: #97FFFF;">CPU/n2659_s3/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C66[1][B]</td>
<td>CPU/n2659_s1/I0</td>
</tr>
<tr>
<td>24.286</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R18C66[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2659_s1/F</td>
</tr>
<tr>
<td>26.488</td>
<td>2.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>CPU/n2726_s1/I0</td>
</tr>
<tr>
<td>27.014</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>256</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">CPU/n2726_s1/F</td>
</tr>
<tr>
<td>29.339</td>
<td>2.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td style=" font-weight:bold;">CPU/BHT_BHT_RAMREG_156_G[1]_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>12.590</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_156_G[1]_s1/CLK</td>
</tr>
<tr>
<td>12.527</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C22[1][A]</td>
<td>CPU/BHT_BHT_RAMREG_156_G[1]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.576, 20.859%; route: 20.774, 77.710%; tC2Q: 0.382, 1.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.348%; route: 1.908, 73.652%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R34C55[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>UART/n67_s3/I0</td>
</tr>
<tr>
<td>1.670</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" background: #97FFFF;">UART/n67_s3/F</td>
</tr>
<tr>
<td>1.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td style=" font-weight:bold;">UART/data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>UART/data_0_s3/CLK</td>
</tr>
<tr>
<td>1.395</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C55[0][A]</td>
<td>UART/data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td>UART/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C54[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_7_s1/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td>UART/cnt_7_s6/I2</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td style=" background: #97FFFF;">UART/cnt_7_s6/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td style=" font-weight:bold;">UART/cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C54[0][A]</td>
<td>UART/cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C54[0][A]</td>
<td>UART/cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>CPU/instret_2_s3/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_2_s3/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>CPU/n4445_s2/I2</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4445_s2/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>CPU/instret_2_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C31[0][A]</td>
<td>CPU/instret_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>CPU/instret_5_s3/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_5_s3/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>CPU/n4442_s2/I2</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4442_s2/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>CPU/instret_5_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>CPU/instret_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_34_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_34_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>CPU/instret_34_s3/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R2C28[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_34_s3/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>CPU/n4413_s2/I2</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4413_s2/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_34_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>CPU/instret_34_s3/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>CPU/instret_34_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>CPU/instret_25_s1/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_25_s1/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>CPU/n4422_s1/I3</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4422_s1/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>CPU/instret_25_s1/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>CPU/instret_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C24[0][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>CPU/n4641_s2/I0</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4641_s2/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td style=" font-weight:bold;">CPU/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>CPU/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C24[0][A]</td>
<td>CPU/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART/cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART/cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C55[1][A]</td>
<td>UART/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R35C55[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C55[1][A]</td>
<td>UART/cnt_4_s5/I2</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C55[1][A]</td>
<td style=" background: #97FFFF;">UART/cnt_4_s5/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C55[1][A]</td>
<td style=" font-weight:bold;">UART/cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C55[1][A]</td>
<td>UART/cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C55[1][A]</td>
<td>UART/cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_28_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_28_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>CPU/instret_28_s3/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R2C29[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_28_s3/Q</td>
</tr>
<tr>
<td>1.552</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>CPU/n4419_s4/I2</td>
</tr>
<tr>
<td>1.705</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4419_s4/F</td>
</tr>
<tr>
<td>1.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_28_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>CPU/instret_28_s3/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>CPU/instret_28_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_32_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_32_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>CPU/instret_32_s3/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_32_s3/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>CPU/n4415_s2/I2</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4415_s2/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_32_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>CPU/instret_32_s3/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>CPU/instret_32_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>CPU/instret_3_s1/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C29[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_3_s1/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>CPU/n4444_s0/I2</td>
</tr>
<tr>
<td>1.704</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4444_s0/F</td>
</tr>
<tr>
<td>1.704</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>CPU/instret_3_s1/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>CPU/instret_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>CPU/instret_14_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_14_s1/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>CPU/n4433_s1/I3</td>
</tr>
<tr>
<td>1.700</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4433_s1/F</td>
</tr>
<tr>
<td>1.700</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>CPU/instret_14_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>CPU/instret_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>CPU/instret_16_s1/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_16_s1/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>CPU/n4431_s3/I3</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4431_s3/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>CPU/instret_16_s1/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>CPU/instret_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_30_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>CPU/instret_30_s1/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C29[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_30_s1/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>CPU/n4417_s1/I3</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4417_s1/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>CPU/instret_30_s1/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C29[0][A]</td>
<td>CPU/instret_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>CPU/instret_31_s1/CLK</td>
</tr>
<tr>
<td>1.540</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C29[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_31_s1/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>CPU/n4416_s0/I3</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4416_s0/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.399</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>CPU/instret_31_s1/CLK</td>
</tr>
<tr>
<td>1.424</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C29[1][A]</td>
<td>CPU/instret_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.293%; route: 0.723, 51.707%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_44_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_44_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>CPU/instret_44_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_44_s1/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>CPU/n4403_s1/I0</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">CPU/n4403_s1/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">CPU/instret_44_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>CPU/instret_44_s1/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>CPU/instret_44_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_43_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_43_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>CPU/instret_43_s3/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_43_s3/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>CPU/n4404_s6/I2</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4404_s6/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_43_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>CPU/instret_43_s3/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>CPU/instret_43_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_33_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_33_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td>CPU/instret_33_s1/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C30[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_33_s1/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td>CPU/n4414_s0/I2</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td style=" background: #97FFFF;">CPU/n4414_s0/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td style=" font-weight:bold;">CPU/instret_33_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C30[1][A]</td>
<td>CPU/instret_33_s1/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C30[1][A]</td>
<td>CPU/instret_33_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_61_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_61_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td>CPU/instret_61_s3/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C27[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_61_s3/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td>CPU/n4386_s2/I2</td>
</tr>
<tr>
<td>1.745</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4386_s2/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_61_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[2][A]</td>
<td>CPU/instret_61_s3/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[2][A]</td>
<td>CPU/instret_61_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.510%; route: 0.717, 51.490%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>CPU/instret_15_s1/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C28[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_15_s1/Q</td>
</tr>
<tr>
<td>1.547</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>CPU/n4432_s0/I3</td>
</tr>
<tr>
<td>1.753</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4432_s0/F</td>
</tr>
<tr>
<td>1.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>CPU/instret_15_s1/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[2][A]</td>
<td>CPU/instret_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>CPU/instret_22_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C28[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_22_s1/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>CPU/n4425_s1/I3</td>
</tr>
<tr>
<td>1.747</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4425_s1/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>CPU/instret_22_s1/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>CPU/instret_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/instret_48_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/instret_48_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>CPU/instret_48_s1/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_48_s1/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>CPU/n4399_s4/I3</td>
</tr>
<tr>
<td>1.745</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">CPU/n4399_s4/F</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">CPU/instret_48_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>CPU/instret_48_s1/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>CPU/instret_48_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/b_em_IR_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_mw_IR_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[3][A]</td>
<td>CPU/b_em_IR_12_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C42[3][A]</td>
<td style=" font-weight:bold;">CPU/b_em_IR_12_s0/Q</td>
</tr>
<tr>
<td>1.729</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td style=" font-weight:bold;">CPU/b_mw_IR_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>CPU/b_mw_IR_12_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C42[1][A]</td>
<td>CPU/b_mw_IR_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/b_em_IR_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_mw_IR_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td>CPU/b_em_IR_14_s0/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td style=" font-weight:bold;">CPU/b_em_IR_14_s0/Q</td>
</tr>
<tr>
<td>1.729</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td style=" font-weight:bold;">CPU/b_mw_IR_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>CPU/b_mw_IR_14_s0/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>CPU/b_mw_IR_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/b_em_IR_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/b_mw_IR_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[2][A]</td>
<td>CPU/b_em_IR_17_s0/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C45[2][A]</td>
<td style=" font-weight:bold;">CPU/b_em_IR_17_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td style=" font-weight:bold;">CPU/b_mw_IR_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2284</td>
<td>IOB12[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C45[0][A]</td>
<td>CPU/b_mw_IR_17_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C45[0][A]</td>
<td>CPU/b_mw_IR_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_2_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_2_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_3_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/imem/ROM_ROM_0_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/imem/ROM_ROM_0_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/imem/ROM_ROM_0_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/dmem/RAM_0_RAM_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/dmem/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/dmem/RAM_0_RAM_0_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/dmem/RAM_3_RAM_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/dmem/RAM_3_RAM_3_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/dmem/RAM_3_RAM_3_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/dmem/RAM_3_RAM_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/dmem/RAM_3_RAM_3_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/dmem/RAM_3_RAM_3_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/dmem/RAM_0_RAM_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/dmem/RAM_0_RAM_0_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/dmem/RAM_0_RAM_0_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/dmem/RAM_1_RAM_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/dmem/RAM_1_RAM_1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/dmem/RAM_1_RAM_1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MI/dmem/RAM_1_RAM_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>MI/dmem/RAM_1_RAM_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>MI/dmem/RAM_1_RAM_1_0_1_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2284</td>
<td>CLK_d</td>
<td>-16.929</td>
<td>1.985</td>
</tr>
<tr>
<td>522</td>
<td>a_de_IR[24]</td>
<td>-16.355</td>
<td>5.207</td>
</tr>
<tr>
<td>520</td>
<td>b_de_IR[24]</td>
<td>-10.985</td>
<td>3.967</td>
</tr>
<tr>
<td>519</td>
<td>b_de_IR[19]</td>
<td>-12.802</td>
<td>3.109</td>
</tr>
<tr>
<td>518</td>
<td>a_de_IR[19]</td>
<td>-14.826</td>
<td>4.939</td>
</tr>
<tr>
<td>290</td>
<td>a_de_PC[9]</td>
<td>-3.296</td>
<td>4.797</td>
</tr>
<tr>
<td>266</td>
<td>a_de_IR[23]</td>
<td>-16.037</td>
<td>5.494</td>
</tr>
<tr>
<td>266</td>
<td>a_de_PC[2]</td>
<td>-5.986</td>
<td>4.235</td>
</tr>
<tr>
<td>266</td>
<td>a_de_PC[3]</td>
<td>-5.284</td>
<td>3.213</td>
</tr>
<tr>
<td>266</td>
<td>a_de_PC[4]</td>
<td>-5.545</td>
<td>2.822</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C47</td>
<td>80.56%</td>
</tr>
<tr>
<td>R8C48</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C48</td>
<td>77.78%</td>
</tr>
<tr>
<td>R8C60</td>
<td>75.00%</td>
</tr>
<tr>
<td>R11C59</td>
<td>75.00%</td>
</tr>
<tr>
<td>R25C46</td>
<td>73.61%</td>
</tr>
<tr>
<td>R12C60</td>
<td>73.61%</td>
</tr>
<tr>
<td>R14C47</td>
<td>72.22%</td>
</tr>
<tr>
<td>R7C48</td>
<td>72.22%</td>
</tr>
<tr>
<td>R13C56</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
