// Seed: 2627021704
module module_0;
  wire id_1;
  id_2(
      .id_0(1),
      .id_1(id_3),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(id_4),
      .id_6(""),
      .id_7((id_1)),
      .id_8(1 - 1),
      .id_9(1)
  );
  supply1 id_5;
  wire id_6 = 1;
  wire id_7;
  always begin
    id_4 <= 1 || id_5;
  end
endmodule
module module_1 (
    input uwire   id_0,
    input uwire   id_1,
    input uwire   id_2,
    input supply1 id_3
);
  assign id_5 = 1;
  module_0();
endmodule
