/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2019 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_PDP_V1_0_0_H
#define IS_HW_PDP_V1_0_0_H

#include "is-hw-api-common.h"
#include "is-common-config.h"

#define SENSOR_TYPE_MSPD		(0)
#define SENSOR_TYPE_MOD1		(1)
#define SENSOR_TYPE_MOD2		(2)
#define SENSOR_TYPE_MOD3		(3)
#define SENSOR_TYPE_MSPD_TAIL		(4)

#define COREX_IGNORE			(0)
#define COREX_COPY			(1)
#define COREX_SWAP			(2)

#define HW_TRIGGER			(0)
#define SW_TRIGGER			(1)

#define START_ASAP			(0)
#define START_VVALID_RISE		(1)

#define INT_PULSE			(0)
#define INT_LEVEL			(1)

#define HBLANK_CYCLE			(0x2D)

struct is_pdp_reg {
	u32 init_value;
	u32 index;
};

enum pdp_int1 {
	FRAME_START			= 0, /* Chain frame start */
	FRAME_END_INTERRUPT		= 1, /* Accumulated End interrupt upon core business and int1[5-21] */
	FRAME_INT_ON_ROW_COL_INFO	= 2, /* Frame Info: Interrupt on programmable row col. */
	IRQ_CORRUPTED			= 3, /* Accumulated courrupted frame indication upon int1[21-31] */
	COREX_ERROR_INT			= 4, /* corex error Interrupt */
	/* not used = 5, */
	PRE_FRAME_END_INTERRUPT		= 6, /* Accumulated End interrupt upon core business and int1[7-19] */
	LIC_INPUT_FRAME_END		= 7,
	LIC_OUTPUT_FRAME_END		= 8,
	AFIDENT_DATA_IN_LAST		= 9, /* AFIDENT last pixel on input */
	COUTFIFO_DATA_OUT_END_INT	= 10, /* COUTFIFO - interrupt on last data */
	COUTFIFO_FRAME_OUT_END_INT	= 11, /* COUTFIFO - interrupt on vvalid fall */
	RCB_OUTPUT_LAST			= 12,
	MPD_LR_OUTPUT_LAST		= 13,
	YEXT_OUTPUT_LAST		= 14,
	BPC_LR_OUTPUT_LAST		= 15,
	REORDER_LR_OUTPUT_LAST		= 16,
	GAMMA0_OUTPUT_LAST		= 17,
	GAMMA1_LR_OUTPUT_LAST		= 18,
	ALC_LR_OUTPUT_LAST		= 19,
	COREX_END_INT_0			= 20, /* corex end interrupt */
	COREX_END_INT_1			= 21, /* corex end interrupt */
	COUTFIFO_SIZE_ERROR		= 22, /* COUTFIFO total pixel count error. */
	COUTFIFO_LINE_ERROR		= 23, /* COUTFIFO line count error. */
	COUTFIFO_COL_ERROR		= 24, /* COUTFIFO column count error. */
	COUTFIFO_OVERFLOW_ERROR		= 25, /* COUTFIFO overflow. */
	/* not used = 26, */
	LIC_LINES_ERROR_INT		= 27, /*LIC line count error. */
	LIC_COLUMNS_ERROR_INT		= 28, /* LIC column count error. */
	LIC_STREAM_OVERFLOW_SIG		= 29, /* LIC overflow. */
	/* not used = 30, */
	DMACLIENTS_ERROR_IRQ		= 31, /* AXI encapsulated errors */
	PDP_INT1_CNT,
};

#define INT1_EN_MASK	((0)\
			|(1 << FRAME_START)\
			|(1 << FRAME_END_INTERRUPT)\
			|(1 << FRAME_INT_ON_ROW_COL_INFO)\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << LIC_INPUT_FRAME_END) */\
			/* |(1 << LIC_OUTPUT_FRAME_END) */\
			/* |(1 << AFIDENT_DATA_IN_LAST) */\
			/* |(1 << COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << RCB_OUTPUT_LAST) */\
			/* |(1 << MPD_LR_OUTPUT_LAST) */\
			/* |(1 << YEXT_OUTPUT_LAST) */\
			/* |(1 << BPC_LR_OUTPUT_LAST) */\
			/* |(1 << REORDER_LR_OUTPUT_LAST) */\
			/* |(1 << GAMMA0_OUTPUT_LAST) */\
			/* |(1 << GAMMA1_LR_OUTPUT_LAST) */\
			/* |(1 << ALC_LR_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			|(1 << COUTFIFO_SIZE_ERROR)\
			|(1 << COUTFIFO_LINE_ERROR)\
			|(1 << COUTFIFO_COL_ERROR)\
			|(1 << COUTFIFO_OVERFLOW_ERROR)\
			|(1 << LIC_LINES_ERROR_INT)\
			|(1 << LIC_COLUMNS_ERROR_INT)\
			|(1 << LIC_STREAM_OVERFLOW_SIG)\
			|(1 << DMACLIENTS_ERROR_IRQ))

#define INT1_ERR_MASK	((0)\
			/* |(1 << FRAME_START) */\
			/* |(1 << FRAME_END_INTERRUPT) */\
			/* |(1 << FRAME_INT_ON_ROW_COL_INFO) */\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << LIC_INPUT_FRAME_END) */\
			/* |(1 << LIC_OUTPUT_FRAME_END) */\
			/* |(1 << AFIDENT_DATA_IN_LAST) */\
			/* |(1 << COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << RCB_OUTPUT_LAST) */\
			/* |(1 << MPD_LR_OUTPUT_LAST) */\
			/* |(1 << YEXT_OUTPUT_LAST) */\
			/* |(1 << BPC_LR_OUTPUT_LAST) */\
			/* |(1 << REORDER_LR_OUTPUT_LAST) */\
			/* |(1 << GAMMA0_OUTPUT_LAST) */\
			/* |(1 << GAMMA1_LR_OUTPUT_LAST) */\
			/* |(1 << ALC_LR_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			|(1 << COUTFIFO_SIZE_ERROR)\
			|(1 << COUTFIFO_LINE_ERROR)\
			|(1 << COUTFIFO_COL_ERROR)\
			|(1 << COUTFIFO_OVERFLOW_ERROR)\
			|(1 << LIC_LINES_ERROR_INT)\
			|(1 << LIC_COLUMNS_ERROR_INT)\
			|(1 << LIC_STREAM_OVERFLOW_SIG)\
			|(1 << DMACLIENTS_ERROR_IRQ))

const char *pdp_int1_str[PDP_INT1_CNT] = {
	[FRAME_START ... PDP_INT1_CNT-1]	= "UNKNOWN",
	[FRAME_START]				= "FRAME_START",
	[FRAME_END_INTERRUPT]			= "FRAME_END_INTERRUPT",
	[FRAME_INT_ON_ROW_COL_INFO]		= "FRAME_INT_ON_ROW_COL_INFO",
	[IRQ_CORRUPTED]				= "IRQ_CORRUPTED",
	[COREX_ERROR_INT]			= "COREX_ERROR_INT",
	[PRE_FRAME_END_INTERRUPT]		= "PRE_FRAME_END_INTERRUPT",
	[LIC_INPUT_FRAME_END]			= "LIC_INPUT_FRAME_END",
	[LIC_OUTPUT_FRAME_END]			= "LIC_OUTPUT_FRAME_END",
	[AFIDENT_DATA_IN_LAST]			= "AFIDENT_DATA_IN_LAST",
	[COUTFIFO_DATA_OUT_END_INT]		= "COUTFIFO_DATA_OUT_END_INT",
	[COUTFIFO_FRAME_OUT_END_INT]		= "COUTFIFO_FRAME_OUT_END_INT",
	[RCB_OUTPUT_LAST]			= "RCB_OUTPUT_LAST",
	[MPD_LR_OUTPUT_LAST]			= "MPD_LR_OUTPUT_LAST",
	[YEXT_OUTPUT_LAST]			= "YEXT_OUTPUT_LAST",
	[BPC_LR_OUTPUT_LAST]			= "BPC_LR_OUTPUT_LAST",
	[REORDER_LR_OUTPUT_LAST]		= "REORDER_LR_OUTPUT_LAST",
	[GAMMA0_OUTPUT_LAST]			= "GAMMA0_OUTPUT_LAST",
	[GAMMA1_LR_OUTPUT_LAST]			= "GAMMA1_LR_OUTPUT_LAST",
	[ALC_LR_OUTPUT_LAST]			= "ALC_LR_OUTPUT_LAST",
	[COREX_END_INT_0]			= "COREX_END_INT_0",
	[COREX_END_INT_1]			= "COREX_END_INT_1",
	[COUTFIFO_SIZE_ERROR]			= "COUTFIFO_SIZE_ERROR",
	[COUTFIFO_LINE_ERROR]			= "COUTFIFO_LINE_ERROR",
	[COUTFIFO_COL_ERROR]			= "COUTFIFO_COL_ERROR",
	[COUTFIFO_OVERFLOW_ERROR]		= "COUTFIFO_OVERFLOW_ERROR",
	[LIC_LINES_ERROR_INT]			= "LIC_LINES_ERROR_INT",
	[LIC_COLUMNS_ERROR_INT]			= "LIC_COLUMNS_ERROR_INT",
	[LIC_STREAM_OVERFLOW_SIG]		= "LIC_STREAM_OVERFLOW_SIG",
	[DMACLIENTS_ERROR_IRQ]			= "DMACLIENTS_ERROR_IRQ",
};

enum pdp_int2 {
	/* not used = 0, */
	LIC_INPUT_FRAME_END_SRC1	= 0, /* frame end time */
	COUTFIFO_FRAME_OUT_START_INT	= 1, /* frame start time */
	SDC_FRAME_IRQ			= 2, /* frame end time */
	SDC_ERROR_IRQ			= 3, /* SDC header decoding error */
	SDC_PADDING_IRQ			= 4,
	RDMA_IRQ			= 5,
	DMACLIENT_INFO_IRQ		= 6,
	C2SER_SLOW_RING			= 7,
	PDAF_STAT_INT			= 8,
	PDP_INT2_CNT			= 9,
};
#define INT2_EN_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			/* |(1 << COUTFIFO_FRAME_OUT_START_INT) */\
			/* |(1 << SDC_FRAME_IRQ) */\
			|(1 << SDC_ERROR_IRQ)\
			|(1 << SDC_PADDING_IRQ)\
			|(1 << RDMA_IRQ)\
			/* |(1 << DMACLIENT_INFO_IRQ) */\
			|(1 << C2SER_SLOW_RING)\
			/* |(1 << PDAF_STAT_INT) */)

#define INT2_ERR_MASK	((0)\
			|(1 << SDC_ERROR_IRQ)\
			|(1 << SDC_PADDING_IRQ)\
			|(1 << RDMA_IRQ)\
			|(1 << C2SER_SLOW_RING))

const char *pdp_int2_str[PDP_INT2_CNT] = {
	[LIC_INPUT_FRAME_END_SRC1 ... PDP_INT2_CNT-1]		= "UNKNOWN",
	[LIC_INPUT_FRAME_END_SRC1]				= "LIC_INPUT_FRAME_END_SRC1",
	[COUTFIFO_FRAME_OUT_START_INT]				= "COUTFIFO_FRAME_OUT_START_INT",
	[SDC_FRAME_IRQ]						= "SDC_FRAME_IRQ",
	[SDC_ERROR_IRQ]						= "SDC_ERROR_IRQ",
	[SDC_PADDING_IRQ]					= "SDC_PADDING_IRQ",
	[RDMA_IRQ]						= "RDMA_IRQ",
	[DMACLIENT_INFO_IRQ]					= "DMACLIENT_INFO_IRQ",
	[C2SER_SLOW_RING]					= "C2SER_SLOW_RING",
	[PDAF_STAT_INT]						= "PDAF_STAT_INT",
};

#define PDP_RDMA_AF_STATE_OFFSET	(8)
enum pdp_int2_rdma {
	/* RDMA Bayer state */
	PDP_INT2_RDMA_BAY_AUTO_RESET	= 0,
	/* not used = 1, */
	PDP_INT2_RDMA_BAY_VOTF_ERR	= 2,
	PDP_INT2_RDMA_BAY_SBWC_ERR	= 3,

	/* RDMA AF state */
	PDP_INT2_RDMA_AF_AUTO_RESET	= 0 + PDP_RDMA_AF_STATE_OFFSET,
	/* not used = 1, */
	PDP_INT2_RDMA_AF_VOTF_ERR	= 2 + PDP_RDMA_AF_STATE_OFFSET,
	PDP_INT2_RDMA_AF_SBWC_ERR	= 3 + PDP_RDMA_AF_STATE_OFFSET,
	PDP_INT2_RDMA_CNT,
};

const char *pdp_int2_rdma_str[PDP_INT2_RDMA_CNT] = {
	[PDP_INT2_RDMA_BAY_AUTO_RESET ... PDP_INT2_RDMA_CNT-1]	= "UNKNOWN",
	/* RDMA Bayer state */
	[PDP_INT2_RDMA_BAY_AUTO_RESET]				= "BAY_AUTO_RESET",
	[PDP_INT2_RDMA_BAY_VOTF_ERR]				= "BAY_VOTF_ERR",
	[PDP_INT2_RDMA_BAY_SBWC_ERR]				= "BAY_SBWC_ERR",

	/* RDMA AF state */
	[PDP_INT2_RDMA_AF_AUTO_RESET]				= "AF_AUTO_RESET",
	[PDP_INT2_RDMA_AF_VOTF_ERR]				= "AF_VOTF_ERR",
	[PDP_INT2_RDMA_AF_SBWC_ERR]				= "AF_SBWC_ERR",
};

#define PDP_TRY_COUNT				(10000)

/* RDMA format */
#define PDP_DMA_FMT_U8BIT_PACK			(0x0)
#define PDP_DMA_FMT_U8BIT_UNPACK_LSB_ZERO	(0x1)
#define PDP_DMA_FMT_U8BIT_UNPACK_MSB_ZERO	(0x2)
#define PDP_DMA_FMT_U10BIT_PACK			(0x4)
#define PDP_DMA_FMT_U10BIT_UNPACK_LSB_ZERO	(0x5)
#define PDP_DMA_FMT_U10BIT_UNPACK_MSB_ZERO	(0x6)
#define PDP_DMA_FMT_ANDROID10			(0x7)
#define PDP_DMA_FMT_U12BIT_PACK			(0x8)
#define PDP_DMA_FMT_U12BIT_UNPACK_LSB_ZERO	(0x9)
#define PDP_DMA_FMT_U12BIT_UNPACK_MSB_ZERO	(0xA)
#define PDP_DMA_FMT_ANDROID12			(0xB)
#define PDP_DMA_FMT_U14BIT_PACK			(0xC)
#define PDP_DMA_FMT_U14BIT_UNPACK_LSB_ZERO	(0xD)
#define PDP_DMA_FMT_U14BIT_UNPACK_MSB_ZERO	(0xE)
#define PDP_DMA_FMT_S8BIT_PACK			(0x10)
#define PDP_DMA_FMT_S8BIT_UNPACK_LSB_ZERO	(0x11)
#define PDP_DMA_FMT_S8BIT_UNPACK_MSB_ZERO	(0x12)
#define PDP_DMA_FMT_S10BIT_PACK			(0x14)
#define PDP_DMA_FMT_S10BIT_UNPACK_LSB_ZERO	(0x15)
#define PDP_DMA_FMT_S10BIT_UNPACK_MSB_ZERO	(0x16)
#define PDP_DMA_FMT_S12BIT_PACK			(0x18)
#define PDP_DMA_FMT_S12BIT_UNPACK_LSB_ZERO	(0x19)
#define PDP_DMA_FMT_S12BIT_UNPACK_MSB_ZERO	(0x1A)
#define PDP_DMA_FMT_S14BIT_PACK			(0x1C)
#define PDP_DMA_FMT_S14BIT_UNPACK_LSB_ZERO	(0x1D)
#define PDP_DMA_FMT_S14BIT_UNPACK_MSB_ZERO	(0x1E)

/* stat WDMA format */
#define PDP_WDMA_8BIT_LSB			(0x0) /* 8bit from LSB */
#define PDP_WDMA_8BIT_MSB			(0x1) /* 8bit from MSB */
#define PDP_WDMA_10BIT				(0x2) /* 10bit */
#define PDP_WDMA_12BIT_LSB_ZERO			(0x3) /* 12bit {10bit, 2bit} */
#define PDP_WDMA_12BIT_MSB_ZERO			(0x4) /* 12bit {2bit, 10bit} */
#define PDP_WDMA_16BIT_LSB_ZERO			(0x5) /* 16bit pack{10bit,6'b0} */
#define PDP_WDMA_16BIT_MSB_ZERO			(0x6) /* 16bit pack{6'b0,10bit} */

#define PDP_STAT_TOTAL_SIZE			(43008) /* 2,500 + 40,132 + 376 = 43008 (Bytes) */
#define PDP_STAT_DMA_WIDTH			(512)

#define PDP_LIC_MODE_DYNAMIC			(0)
#define PDP_LIC_MODE_STATIC			(1)
#define PDP_LIC_MODE_SINGLE			(2)
#define PDP_LIC_TOTAL_SIZE			(3584) /* 512(depth) x 7(block) */
#define PDP_LIC_WEIGHT_MAX			(7)

#define PDP_SHADOW_SET_B			(0)
#define PDP_SHADOW_SET_A			(1)
#define PDP_SHADOW_MODE				(0)
#define PDP_IMMEDIATE_MODE			(1)
#define PDP_SHADOW_EN				(0)
#define PDP_SHADOW_DIS				(1)

/* the total count of pdp v1.0.0's regs */
enum is_hw_pdp_reg_name {
	PDP_R_GLOBAL_ENABLE,
	PDP_R_ONE_SHOT_ENABLE,
	PDP_R_GLOBAL_ENABLE_STOP_CRPT,
	PDP_R_SW_RESET,
	PDP_R_SW_CORE_RESET,
	PDP_R_HW_RESET,
	PDP_R_FORCE_INTERNAL_CLOCK,
	PDP_R_TRANS_STOP_REQ,
	PDP_R_TRANS_STOP_REQ_RDY,
	PDP_R_IDLENESS_STATUS,
	PDP_R_SELREGISTER,
	PDP_R_SELREGISTERMODE,
	PDP_R_SHADOW_CONTROL,
	PDP_R_SHADOW_SW_TRIGGER,
	PDP_R_AUTO_MASK_PREADY,
	PDP_R_INTERRUPT_AUTO_MASK,
	PDP_R_IP_POST_FRAME_GAP,
	PDP_R_IP_USE_END_INTERRUPT_ENABLE,
	PDP_R_IP_END_INTERRUPT_ENABLE,
	PDP_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_R_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_R_IP_INT_ON_COL_ROW,
	PDP_R_IP_INT_ON_COL_ROW_CORD,
	PDP_R_IP_CHAIN_INPUT_SELECT,
	PDP_R_IP_USE_INPUT_FRAME_START_IN,
	PDP_R_IP_ROL_SELECT,
	PDP_R_IP_ROL_MODE,
	PDP_R_IP_ROL_RESET,
	PDP_R_IP_PROCESSING,
	PDP_R_IP_FRO_NUMBER_GRP0,
	PDP_R_IP_FRO_NUMBER_GRP1,
	PDP_R_IP_FRO_NUMBER_GRP2,
	PDP_R_IP_FRO_FRM_CNT,
	PDP_R_IP_FRO_FRM_MED_INT,
	PDP_R_IP_FRO_LINE_MED_INT,
	PDP_R_IP_FRO_FRM_FAIL,
	PDP_R_IP_STALL_OUT,
	PDP_R_IP_PDSTAT_PATH_ON,
	PDP_R_IP_PDSTAT_DEPTH_ON,
	PDP_R_IP_COREX_HW_TRIGGER_GAP,
	PDP_R_IP_VERSION,
	PDP_R_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_R_CONTINT_INT1,
	PDP_R_CONTINT_INT1_ENABLE,
	PDP_R_CONTINT_INT1_STATUS,
	PDP_R_CONTINT_INT1_CLEAR,
	PDP_R_CONTINT_INT2,
	PDP_R_CONTINT_INT2_ENABLE,
	PDP_R_CONTINT_INT2_STATUS,
	PDP_R_CONTINT_INT2_CLEAR,
	PDP_R_SECU_CTRL_ID,
	PDP_R_SECU_CTRL_TZPC_0,
	PDP_R_SECU_CTRL_TZPC_1,
	PDP_R_SECU_CTRL_TZPC_2,
	PDP_R_SECU_CTRL_TZPC_3,
	PDP_R_SECU_CTRL_SPARE,
	PDP_R_FRO_MODE_EN,
	PDP_R_FRO_GLOBAL_ENABLE,
	PDP_R_FRO_ONE_SHOT_ENABLE,
	PDP_R_FRO_FRAME_COUNT,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_R_FRO_DONE,
	PDP_R_FRO_BUSY,
	PDP_R_FRO_HISTORY_INT0_0,
	PDP_R_FRO_HISTORY_INT0_1,
	PDP_R_FRO_HISTORY_INT0_2,
	PDP_R_FRO_HISTORY_INT0_3,
	PDP_R_FRO_HISTORY_INT0_4,
	PDP_R_FRO_HISTORY_INT0_5,
	PDP_R_FRO_HISTORY_INT0_6,
	PDP_R_FRO_HISTORY_INT0_7,
	PDP_R_FRO_HISTORY_INT0_8,
	PDP_R_FRO_HISTORY_INT0_9,
	PDP_R_FRO_HISTORY_INT0_10,
	PDP_R_FRO_HISTORY_INT0_11,
	PDP_R_FRO_HISTORY_INT0_12,
	PDP_R_FRO_HISTORY_INT0_13,
	PDP_R_FRO_HISTORY_INT0_14,
	PDP_R_FRO_HISTORY_INT0_15,
	PDP_R_FRO_HISTORY_INT1_0,
	PDP_R_FRO_HISTORY_INT1_1,
	PDP_R_FRO_HISTORY_INT1_2,
	PDP_R_FRO_HISTORY_INT1_3,
	PDP_R_FRO_HISTORY_INT1_4,
	PDP_R_FRO_HISTORY_INT1_5,
	PDP_R_FRO_HISTORY_INT1_6,
	PDP_R_FRO_HISTORY_INT1_7,
	PDP_R_FRO_HISTORY_INT1_8,
	PDP_R_FRO_HISTORY_INT1_9,
	PDP_R_FRO_HISTORY_INT1_10,
	PDP_R_FRO_HISTORY_INT1_11,
	PDP_R_FRO_HISTORY_INT1_12,
	PDP_R_FRO_HISTORY_INT1_13,
	PDP_R_FRO_HISTORY_INT1_14,
	PDP_R_FRO_HISTORY_INT1_15,
	PDP_R_FRO_SW_RESET,
	PDP_R_FRO_INT0_CLEAR,
	PDP_R_FRO_INT1_CLEAR,
	PDP_R_FRO_INT0,
	PDP_R_FRO_INT1,
	PDP_R_STRGEN_ENABLE,
	PDP_R_STRGEN_CONFIG,
	PDP_R_STRGEN_PRE_FRAME_GAP,
	PDP_R_STRGEN_PIXEL_GAP,
	PDP_R_STRGEN_LINE_GAP,
	PDP_R_STRGEN_IMAGE_WIDTH,
	PDP_R_STRGEN_IMAGE_HEIGHT,
	PDP_R_STRGEN_DATA_VALUE,
	PDP_R_STRGEN_REG_INTERFACE_VER,
	PDP_R_STRGEN_BLOCK_ID_CODE,
	PDP_R_STRGEN_STREAM_CRC,
	PDP_R_LIC_OPERATION_MODE,
	PDP_R_LIC_BUFFER_COMMON_CONFIG,
	PDP_R_LIC_DYNAMIC_ALLOC_CONFIG,
	PDP_R_LIC_STATIC_ALLOC_CONFIG1,
	PDP_R_LIC_STATIC_ALLOC_CONFIG2,
	PDP_R_LIC_STATIC_ALLOC_CONFIG3,
	PDP_R_LIC_INPUT_CONFIG1,
	PDP_R_LIC_INPUT_CONFIG2,
	PDP_R_LIC_INPUT_CONFIG3,
	PDP_R_LIC_OUTPUT_CONFIG,
	PDP_R_LIC_DEBUG_CONFIG,
	PDP_R_LIC_DEBUG_CONFIG1,
	PDP_R_LIC_GAMMA_EN,
	PDP_R_LIC_GAMMA_X_PNTS_TBL,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_1,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_2,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_3,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_4,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_5,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_6,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_7,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_8,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_9,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_10,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_11,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_12,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_13,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_14,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_15,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_1,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_2,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_3,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_4,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_5,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_6,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_7,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_8,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_9,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_10,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_11,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_12,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_13,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_14,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_15,
	PDP_R_LIC_DEBUG_INPUT,
	PDP_R_LIC_DEBUG_OUTPUT,
	PDP_R_LIC_DEBUG_BUFFER,
	PDP_R_CINFIFO_OUTPUT_CINFIFO_ENABLE,
	PDP_R_CINFIFO_OUTPUT_IMAGE_DIMENSIONS,
	PDP_R_CINFIFO_OUTPUT_T1_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T2_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T3_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T4_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T5_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T6_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T7_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_COUNT_AT_STALL,
	PDP_R_CINFIFO_OUTPUT_T2_WAIT_FOR_FS,
	PDP_R_CINFIFO_OUTPUT_START_STALL,
	PDP_R_CINFIFO_OUTPUT_STOP_STALL,
	PDP_R_CINFIFO_OUTPUT_STALL_EN_THR,
	PDP_R_CINFIFO_OUTPUT_COL_CNT,
	PDP_R_CINFIFO_OUTPUT_LINE_CNT,
	PDP_R_CINFIFO_OUTPUT_TOTAL_SIZE_CNT,
	PDP_R_CINFIFO_OUTPUT_ERROR_ENABLE,
	PDP_R_CINFIFO_OUTPUT_ERROR_STATE,
	PDP_R_CINFIFO_OUTPUT_ERROR_STATE_CLR,
	PDP_R_CINFIFO_OUTPUT_IDLE,
	PDP_R_AFIDENT_0_BYPASS,
	PDP_R_AFIDENT_0_START_ACTIVE,
	PDP_R_AFIDENT_0_ACTIVE_SIZE,
	PDP_R_AFIDENT_0_BLOCKS_PER_ACTIVE,
	PDP_R_AFIDENT_0_OFFSET,
	PDP_R_AFIDENT_0_UNITS,
	PDP_R_AFIDENT_0_PTRN_XY_0,
	PDP_R_AFIDENT_0_PTRN_XY_1,
	PDP_R_AFIDENT_0_PTRN_XY_2,
	PDP_R_AFIDENT_0_PTRN_XY_3,
	PDP_R_AFIDENT_0_PTRN_XY_4,
	PDP_R_AFIDENT_0_PTRN_XY_5,
	PDP_R_AFIDENT_0_PTRN_XY_6,
	PDP_R_AFIDENT_0_PTRN_XY_7,
	PDP_R_AFIDENT_0_PTRN_0,
	PDP_R_AFIDENT_0_PTRN_1,
	PDP_R_AFIDENT_0_SWITCHED_PTRN,
	PDP_R_AFIDENT_1_BYPASS,
	PDP_R_AFIDENT_1_START_ACTIVE,
	PDP_R_AFIDENT_1_ACTIVE_SIZE,
	PDP_R_AFIDENT_1_PER_ACTIVE,
	PDP_R_AFIDENT_1_OFFSET,
	PDP_R_AFIDENT_1_UNITS,
	PDP_R_AFIDENT_1_PTRN_XY_0,
	PDP_R_AFIDENT_1_PTRN_XY_1,
	PDP_R_AFIDENT_1_PTRN_XY_2,
	PDP_R_AFIDENT_1_PTRN_XY_3,
	PDP_R_AFIDENT_1_PTRN_XY_4,
	PDP_R_AFIDENT_1_PTRN_XY_5,
	PDP_R_AFIDENT_1_PTRN_XY_6,
	PDP_R_AFIDENT_1_PTRN_XY_7,
	PDP_R_AFIDENT_1_PTRN_0,
	PDP_R_AFIDENT_1_PTRN_1,
	PDP_R_AFIDENT_1_SWITCHED_PTRN,
	PDP_R_AFIDENT_STREAM_CRC,
	PDP_R_YEXTR_HDR_MODE,
	PDP_R_YEXTR_MAXNOSKIPPXG,
	PDP_R_YEXTR_SKIPLEVEL_THR,
	PDP_R_YEXTR_SAT_VALUEG,
	PDP_R_YEXTR_SAT_VALUER,
	PDP_R_YEXTR_SAT_VALUEB,
	PDP_R_YEXTR_NUM_SATG,
	PDP_R_YEXTR_NUM_SATR,
	PDP_R_YEXTR_NUM_SATB,
	PDP_R_YEXTR_SAT_SUM_G,
	PDP_R_YEXTR_SAT_SUM_R,
	PDP_R_YEXTR_SAT_SUM_B,
	PDP_R_YEXTR_CLIP_LEFT,
	PDP_R_YEXTR_CLIP_RIGHT,
	PDP_R_YEXTR_COEFG,
	PDP_R_YEXTR_COEFR,
	PDP_R_YEXTR_COEFB,
	PDP_R_YEXTR_YSHIFT,
	PDP_R_YEXTR_COEFG_SHORT,
	PDP_R_YEXTR_COEFR_SHORT,
	PDP_R_YEXTR_COEFB_SHORT,
	PDP_R_YEXTR_CRC,
	PDP_R_I_MPD_ON,
	PDP_R_I_AF_CROSS,
	PDP_R_I_MPD_HBIN,
	PDP_R_I_MPD_VBIN,
	PDP_R_I_COL,
	PDP_R_I_WDR_ON,
	PDP_R_I_WDR_COEF_LONG,
	PDP_R_I_WDR_COEF_SHORT,
	PDP_R_I_WDR_SHFT_LONG,
	PDP_R_I_WDR_SHFT_SHORT,
	PDP_R_I_WDR_SPLIT_ON,
	PDP_R_I_OB_VALUE,
	PDP_R_I_ROW,
	PDP_R_RCB_IN_CROP,
	PDP_R_RCB_IN_CROP_LT,
	PDP_R_RCB_IN_CROP_RB,
	PDP_R_RCB_BIN,
	PDP_R_RCB_OUT_CROP,
	PDP_R_RCB_OUT_CROP_LT,
	PDP_R_RCB_OUT_CROP_RB,
	PDP_R_RCB_CRC,
	PDP_R_CROP_ROI_MAIN_BYPASS,
	PDP_R_CROP_ROI_SUB_BYPASS,
	PDP_R_CROP_ROI_MAIN_SX,
	PDP_R_CROP_ROI_MAIN_SY,
	PDP_R_CROP_ROI_MAIN_EX,
	PDP_R_CROP_ROI_MAIN_EY,
	PDP_R_CROP_ROI_SUB_SX,
	PDP_R_CROP_ROI_SUB_SY,
	PDP_R_CROP_ROI_SUB_EX,
	PDP_R_CROP_ROI_SUB_EY,
	PDP_R_PRE_GAMMA_ON,
	PDP_R_PRE_GAMMA_LUT_00,
	PDP_R_PRE_GAMMA_LUT_01,
	PDP_R_PRE_GAMMA_LUT_02,
	PDP_R_PRE_GAMMA_LUT_03,
	PDP_R_PRE_GAMMA_LUT_04,
	PDP_R_PRE_GAMMA_LUT_05,
	PDP_R_PRE_GAMMA_LUT_06,
	PDP_R_PRE_GAMMA_LUT_07,
	PDP_R_PRE_GAMMA_LUT_08,
	PDP_R_PRE_GAMMA_LUT_09,
	PDP_R_PRE_GAMMA_LUT_10,
	PDP_R_PRE_GAMMA_LUT_11,
	PDP_R_PRE_GAMMA_LUT_12,
	PDP_R_PRE_GAMMA_LUT_13,
	PDP_R_PRE_GAMMA_LUT_14,
	PDP_R_PRE_GAMMA_LUT_15,
	PDP_R_PRE_GAMMA_LUT_16,
	PDP_R_PRE_GAMMA_LUT_17,
	PDP_R_PRE_GAMMA_LUT_18,
	PDP_R_PRE_GAMMA_LUT_19,
	PDP_R_PRE_GAMMA_LUT_20,
	PDP_R_PRE_GAMMA_LUT_21,
	PDP_R_PRE_GAMMA_LUT_22,
	PDP_R_PRE_GAMMA_LUT_23,
	PDP_R_PRE_GAMMA_LUT_24,
	PDP_R_PRE_GAMMA_LUT_25,
	PDP_R_PRE_GAMMA_LUT_26,
	PDP_R_PRE_GAMMA_LUT_27,
	PDP_R_PRE_GAMMA_LUT_28,
	PDP_R_PRE_GAMMA_LUT_29,
	PDP_R_PRE_GAMMA_LUT_30,
	PDP_R_PRE_GAMMA_LUT_31,
	PDP_R_PRE_GAMMA_REG_INTERFACE_VER,
	PDP_R_PRE_GAMMA_BLOCK_ID_CODE,
	PDP_R_PRE_GAMMA_CRC,
	PDP_R_REORDER_ON,
	PDP_R_REORDER_OB_VALUE,
	PDP_R_REORDER_0_ACTIVE_STA_XY,
	PDP_R_REORDER_0_ACTIVE_SIZE_XY,
	PDP_R_REORDER_0_UNIT_SIZE_XY,
	PDP_R_REORDER_0_UNIT_NUM_XY,
	PDP_R_REORDER_1_ACTIVE_STA_XY,
	PDP_R_REORDER_1_ACTIVE_SIZE_XY,
	PDP_R_REORDER_1_UNIT_SIZE_XY,
	PDP_R_REORDER_1_UNIT_NUM_XY,
	PDP_R_REORDER_TAIL_ON,
	PDP_R_REORDER_TAIL_SOURCE_HEIGHT,
	PDP_R_REORDER_TAIL_SOURCE_FLAG,
	PDP_R_REORDER_TAIL_0_NUM_OF_UNIT_XY_IN_BLK,
	PDP_R_REORDER_TAIL_0_NUM_OF_BLK_XY,
	PDP_R_REORDER_TAIL_0_SOURCE_WIDTH,
	PDP_R_REORDER_TAIL_0_POS_0_7,
	PDP_R_REORDER_TAIL_0_POS_8_15,
	PDP_R_REORDER_TAIL_0_POS_16_23,
	PDP_R_REORDER_TAIL_0_POS_24_31,
	PDP_R_REORDER_TAIL_0_FLAG,
	PDP_R_REORDER_TAIL_1_NUM_OF_UNIT_XY_IN_BLK,
	PDP_R_REORDER_TAIL_1_NUM_OF_BLK_XY,
	PDP_R_REORDER_TAIL_1_SOURCE_WIDTH,
	PDP_R_REORDER_TAIL_1_POS_0_7,
	PDP_R_REORDER_TAIL_1_POS_8_15,
	PDP_R_REORDER_TAIL_1_POS_16_23,
	PDP_R_REORDER_TAIL_1_POS_24_31,
	PDP_R_REORDER_TAIL_1_FLAG,
	PDP_R_REORDER_CRC_0,
	PDP_R_REORDER_CRC_1,
	PDP_R_BPC_H_BYPASS,
	PDP_R_BPC_H_STATIC_POS_NUM,
	PDP_R_BPC_H_STATIC_POS_ADDR,
	PDP_R_BPC_H_STATIC_POS_DATA,
	PDP_R_BPC_H_IMG_SIZE,
	PDP_R_BPC_H_LINE_GAP,
	PDP_R_BPC_H_CRC,
	PDP_R_BPC_V_BYPASS,
	PDP_R_BPC_V_STATIC_POS_NUM,
	PDP_R_BPC_V_STATIC_POS_ADDR,
	PDP_R_BPC_V_STATIC_POS_DATA,
	PDP_R_BPC_V_IMG_SIZE,
	PDP_R_BPC_V_LINE_GAP,
	PDP_R_BPC_V_CRC,
	PDP_R_ALC_0_ON,
	PDP_R_ALC_0_ROI_SX,
	PDP_R_ALC_0_ROI_SY,
	PDP_R_ALC_0_LUT_TYPE,
	PDP_R_ALC_0_GAP_H,
	PDP_R_ALC_0_GAP_V,
	PDP_R_ALC_0_GAP_H_INV,
	PDP_R_ALC_0_GAP_V_INV,
	PDP_R_ALC_0_GAP_H_MARGIN,
	PDP_R_ALC_0_GAP_V_MARGIN,
	PDP_R_ALC_0_GAP_H_MARGIN_INV,
	PDP_R_ALC_0_GAP_V_MARGIN_INV,
	PDP_R_ALC_0_POS_INTERP_ON,
	PDP_R_ALC_0_POS_WEIGHT_INF,
	PDP_R_ALC_0_POS_WEIGHT_MAC,
	PDP_R_ALC_0_GAIN_SHIFT,
	PDP_R_ALC_0_MAX_VAL,
	PDP_R_ALC_0_LUT_INIT_TYPE,
	PDP_R_ALC_0_LUT_INIT_ADDR,
	PDP_R_ALC_0_LUT_INIT_DATA,
	PDP_R_ALC_0_CRC,
	PDP_R_ALC_1_ON,
	PDP_R_ALC_1_ROI_SX,
	PDP_R_ALC_1_ROI_SY,
	PDP_R_ALC_1_LUT_TYPE,
	PDP_R_ALC_1_GAP_H,
	PDP_R_ALC_1_GAP_V,
	PDP_R_ALC_1_GAP_H_INV,
	PDP_R_ALC_1_GAP_V_INV,
	PDP_R_ALC_1_GAP_H_MARGIN,
	PDP_R_ALC_1_GAP_V_MARGIN,
	PDP_R_ALC_1_GAP_H_MARGIN_INV,
	PDP_R_ALC_1_GAP_V_MARGIN_INV,
	PDP_R_ALC_1_POS_INTERP_ON,
	PDP_R_ALC_1_POS_WEIGHT_INF,
	PDP_R_ALC_1_POS_WEIGHT_MAC,
	PDP_R_ALC_1_GAIN_SHIFT,
	PDP_R_ALC_1_MAX_VAL,
	PDP_R_ALC_1_LUT_INIT_TYPE,
	PDP_R_ALC_1_LUT_ADDR,
	PDP_R_ALC_1_LUT_DATA,
	PDP_R_ALC_1_CRC,
	PDP_R_POST_GAMMA_ON,
	PDP_R_POST_GAMMA_LUT_00,
	PDP_R_POST_GAMMA_LUT_01,
	PDP_R_POST_GAMMA_LUT_02,
	PDP_R_POST_GAMMA_LUT_03,
	PDP_R_POST_GAMMA_LUT_04,
	PDP_R_POST_GAMMA_LUT_05,
	PDP_R_POST_GAMMA_LUT_06,
	PDP_R_POST_GAMMA_LUT_07,
	PDP_R_POST_GAMMA_LUT_08,
	PDP_R_POST_GAMMA_LUT_09,
	PDP_R_POST_GAMMA_LUT_10,
	PDP_R_POST_GAMMA_LUT_11,
	PDP_R_POST_GAMMA_LUT_12,
	PDP_R_POST_GAMMA_LUT_13,
	PDP_R_POST_GAMMA_LUT_14,
	PDP_R_POST_GAMMA_LUT_15,
	PDP_R_POST_GAMMA_LUT_16,
	PDP_R_POST_GAMMA_LUT_17,
	PDP_R_POST_GAMMA_LUT_18,
	PDP_R_POST_GAMMA_LUT_19,
	PDP_R_POST_GAMMA_LUT_20,
	PDP_R_POST_GAMMA_LUT_21,
	PDP_R_POST_GAMMA_LUT_22,
	PDP_R_POST_GAMMA_LUT_23,
	PDP_R_POST_GAMMA_LUT_24,
	PDP_R_POST_GAMMA_LUT_25,
	PDP_R_POST_GAMMA_LUT_26,
	PDP_R_POST_GAMMA_LUT_27,
	PDP_R_POST_GAMMA_LUT_28,
	PDP_R_POST_GAMMA_LUT_29,
	PDP_R_POST_GAMMA_LUT_30,
	PDP_R_POST_GAMMA_LUT_31,
	PDP_R_POST_GAMMA_SUB_LUT_00,
	PDP_R_POST_GAMMA_SUB_LUT_01,
	PDP_R_POST_GAMMA_SUB_LUT_02,
	PDP_R_POST_GAMMA_SUB_LUT_03,
	PDP_R_POST_GAMMA_SUB_LUT_04,
	PDP_R_POST_GAMMA_SUB_LUT_05,
	PDP_R_POST_GAMMA_SUB_LUT_06,
	PDP_R_POST_GAMMA_SUB_LUT_07,
	PDP_R_POST_GAMMA_SUB_LUT_08,
	PDP_R_POST_GAMMA_SUB_LUT_09,
	PDP_R_POST_GAMMA_SUB_LUT_10,
	PDP_R_POST_GAMMA_SUB_LUT_11,
	PDP_R_POST_GAMMA_SUB_LUT_12,
	PDP_R_POST_GAMMA_SUB_LUT_13,
	PDP_R_POST_GAMMA_SUB_LUT_14,
	PDP_R_POST_GAMMA_SUB_LUT_15,
	PDP_R_POST_GAMMA_SUB_LUT_16,
	PDP_R_POST_GAMMA_SUB_LUT_17,
	PDP_R_POST_GAMMA_SUB_LUT_18,
	PDP_R_POST_GAMMA_SUB_LUT_19,
	PDP_R_POST_GAMMA_SUB_LUT_20,
	PDP_R_POST_GAMMA_SUB_LUT_21,
	PDP_R_POST_GAMMA_SUB_LUT_22,
	PDP_R_POST_GAMMA_SUB_LUT_23,
	PDP_R_POST_GAMMA_SUB_LUT_24,
	PDP_R_POST_GAMMA_SUB_LUT_25,
	PDP_R_POST_GAMMA_SUB_LUT_26,
	PDP_R_POST_GAMMA_SUB_LUT_27,
	PDP_R_POST_GAMMA_SUB_LUT_28,
	PDP_R_POST_GAMMA_SUB_LUT_29,
	PDP_R_POST_GAMMA_SUB_LUT_30,
	PDP_R_POST_GAMMA_SUB_LUT_31,
	PDP_R_POST_GAMMA_REG_INTERFACE_VER,
	PDP_R_POST_GAMMA_BLOCK_ID_CODE,
	PDP_R_POST_GAMMA_CRC,
	PDP_R_DEPTH_ON,
	PDP_R_DEPTH_DMODE,
	PDP_R_DEPTH_DSHIFT,
	PDP_R_DEPTH_DKSIZE1,
	PDP_R_DEPTH_DKSIZE2,
	PDP_R_DEPTH_DBIN_UP,
	PDP_R_DEPTH_DSCALE_UP,
	PDP_R_DEPTH_DSMOOTHE_ON,
	PDP_R_DEPTH_DSCAN_ON,
	PDP_R_DEPTH_DMEDIAN_ON,
	PDP_R_DEPTH_DSLOPE_ON,
	PDP_R_DEPTH_DARM_EDGE_H,
	PDP_R_DEPTH_DMEDIAN_SIZE,
	PDP_R_DEPTH_DSCAN_EDGE,
	PDP_R_DEPTH_DSCAN_PENALTY,
	PDP_R_DEPTH_DOUT_STAT_MODE,
	PDP_R_DEPTH_DINVERSE_SNR,
	PDP_R_DEPTH_DCOEF_SNR,
	PDP_R_DEPTH_DCOEF_EDGEH,
	PDP_R_DEPTH_DCOEF_EDGEV,
	PDP_R_DEPTH_DSHIFT_FILTER,
	PDP_R_DEPTH_DADD_FILTER,
	PDP_R_DEPTH_DMASK_FILTER1,
	PDP_R_DEPTH_DMASK_FILTER2,
	PDP_R_DEPTH_DMASK_FILTER3,
	PDP_R_DEPTH_DMASK_FILTER4,
	PDP_R_DEPTH_DMASK_FILTER5,
	PDP_R_DEPTH_CROP_X_SIZE,
	PDP_R_DEPTH_CROP_Y_SIZE,
	PDP_R_DEPTH_AF_SIZE_X,
	PDP_R_DEPTH_MPD_ON,
	PDP_R_DEPTH_MPD_HBIN,
	PDP_R_DEPTH_LUT_ADDR,
	PDP_R_DEPTH_LUT_DATA,
	PDP_R_DEPTH_CROP_SX,
	PDP_R_DEPTH_CROP_SY,
	PDP_R_DEPTH_HBLANK_ADD_CYCLE,
	PDP_R_DEPTH_CRC,
	PDP_R_PDSTAT_SAT_ON,
	PDP_R_PDSTAT_SAT_LV0,
	PDP_R_PDSTAT_SAT_LV1,
	PDP_R_PDSTAT_SAT_LV2,
	PDP_R_PDSTAT_SAT_SRC,
	PDP_R_PDSTAT_SAT_LV0_SUB,
	PDP_R_PDSTAT_SAT_LV1_SUB,
	PDP_R_PDSTAT_SAT_LV2_SUB,
	PDP_R_PDSTAT_SAT_SRC_SUB,
	PDP_R_PDSTAT_PRE_H_B2_EN,
	PDP_R_PDSTAT_PRE_H_I0_G0,
	PDP_R_PDSTAT_PRE_H_I0_K01,
	PDP_R_PDSTAT_PRE_H_I0_K02,
	PDP_R_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_R_PDSTAT_PRE_H_I0_G1,
	PDP_R_PDSTAT_PRE_H_I0_K11,
	PDP_R_PDSTAT_PRE_H_I0_K12,
	PDP_R_PDSTAT_PRE_H_I0_C11,
	PDP_R_PDSTAT_PRE_H_I0_C12,
	PDP_R_PDSTAT_PRE_H_I0_G2,
	PDP_R_PDSTAT_PRE_H_I0_K21,
	PDP_R_PDSTAT_PRE_H_I0_K22,
	PDP_R_PDSTAT_PRE_H_I0_C21,
	PDP_R_PDSTAT_PRE_H_I0_C22,
	PDP_R_PDSTAT_PRE_H_I0_BY0,
	PDP_R_PDSTAT_PRE_H_I0_BY1,
	PDP_R_PDSTAT_PRE_H_I0_BY2,
	PDP_R_PDSTAT_PRE_H_I1_G0,
	PDP_R_PDSTAT_PRE_H_I1_K01,
	PDP_R_PDSTAT_PRE_H_I1_K02,
	PDP_R_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_R_PDSTAT_PRE_H_I1_G1,
	PDP_R_PDSTAT_PRE_H_I1_K11,
	PDP_R_PDSTAT_PRE_H_I1_K12,
	PDP_R_PDSTAT_PRE_H_I1_C11,
	PDP_R_PDSTAT_PRE_H_I1_C12,
	PDP_R_PDSTAT_PRE_H_I1_G2,
	PDP_R_PDSTAT_PRE_H_I1_K21,
	PDP_R_PDSTAT_PRE_H_I1_K22,
	PDP_R_PDSTAT_PRE_H_I1_C21,
	PDP_R_PDSTAT_PRE_H_I1_C22,
	PDP_R_PDSTAT_PRE_H_I1_BY0,
	PDP_R_PDSTAT_PRE_H_I1_BY1,
	PDP_R_PDSTAT_PRE_H_I1_BY2,
	PDP_R_PDSTAT_PRE_H_I2_G0,
	PDP_R_PDSTAT_PRE_H_I2_K01,
	PDP_R_PDSTAT_PRE_H_I2_K02,
	PDP_R_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_R_PDSTAT_PRE_H_I2_G1,
	PDP_R_PDSTAT_PRE_H_I2_K11,
	PDP_R_PDSTAT_PRE_H_I2_K12,
	PDP_R_PDSTAT_PRE_H_I2_C11,
	PDP_R_PDSTAT_PRE_H_I2_C12,
	PDP_R_PDSTAT_PRE_H_I2_G2,
	PDP_R_PDSTAT_PRE_H_I2_K21,
	PDP_R_PDSTAT_PRE_H_I2_K22,
	PDP_R_PDSTAT_PRE_H_I2_C21,
	PDP_R_PDSTAT_PRE_H_I2_C22,
	PDP_R_PDSTAT_PRE_H_I2_BY0,
	PDP_R_PDSTAT_PRE_H_I2_BY1,
	PDP_R_PDSTAT_PRE_H_I2_BY2,
	PDP_R_PDSTAT_PRE_H_ACCM_V_NUM,
	PDP_R_PDSTAT_PRE_H_ACCM_V_SKIP,
	PDP_R_PDSTAT_PRE_H_ACCM_V_SHIFT,
	PDP_R_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_R_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_R_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_R_PDSTAT_PRE_H_BIN_H_B0_SKIP,
	PDP_R_PDSTAT_PRE_H_BIN_H_B1_SKIP,
	PDP_R_PDSTAT_PRE_H_BIN_H_B2_SKIP,
	PDP_R_PDSTAT_PRE_H_BIN_FIRST,
	PDP_R_PDSTAT_PRE_V_B2_EN,
	PDP_R_PDSTAT_PRE_V_I0_G0,
	PDP_R_PDSTAT_PRE_V_I0_KI,
	PDP_R_PDSTAT_PRE_V_I0_K01,
	PDP_R_PDSTAT_PRE_V_I0_K02,
	PDP_R_PDSTAT_PRE_V_I0_C01,
	PDP_R_PDSTAT_PRE_V_I0_C02,
	PDP_R_PDSTAT_PRE_V_I0_BY0,
	PDP_R_PDSTAT_PRE_V_I1_G0,
	PDP_R_PDSTAT_PRE_V_I1_KI,
	PDP_R_PDSTAT_PRE_V_I1_K01,
	PDP_R_PDSTAT_PRE_V_I1_K02,
	PDP_R_PDSTAT_PRE_V_I1_C01,
	PDP_R_PDSTAT_PRE_V_I1_C02,
	PDP_R_PDSTAT_PRE_V_I1_BY0,
	PDP_R_PDSTAT_PRE_V_I2_G0,
	PDP_R_PDSTAT_PRE_V_I2_KI,
	PDP_R_PDSTAT_PRE_V_I2_K01,
	PDP_R_PDSTAT_PRE_V_I2_K02,
	PDP_R_PDSTAT_PRE_V_I2_C01,
	PDP_R_PDSTAT_PRE_V_I2_C02,
	PDP_R_PDSTAT_PRE_V_I2_BY0,
	PDP_R_PDSTAT_PRE_V_ACCM_H_NUM,
	PDP_R_PDSTAT_PRE_V_ACCM_H_SKIP,
	PDP_R_PDSTAT_PRE_V_ACCM_H_SHIFT,
	PDP_R_PDSTAT_PRE_V_BIN_V_B0_NUM,
	PDP_R_PDSTAT_PRE_V_BIN_V_B1_NUM,
	PDP_R_PDSTAT_PRE_V_BIN_V_B2_NUM,
	PDP_R_PDSTAT_PRE_V_BIN_V_B0_SKIP,
	PDP_R_PDSTAT_PRE_V_BIN_V_B1_SKIP,
	PDP_R_PDSTAT_PRE_V_BIN_V_B2_SKIP,
	PDP_R_PDSTAT_PRE_V_BIN_FIRST,
	PDP_R_PDSTAT_XCOR_H_ON,
	PDP_R_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_R_PDSTAT_XCOR_H_I0_CORING,
	PDP_R_PDSTAT_XCOR_H_I1_CORING,
	PDP_R_PDSTAT_XCOR_H_I2_CORING,
	PDP_R_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_R_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_R_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_R_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_R_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_R_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_R_PDSTAT_XCOR_H_CORING_TY,
	PDP_R_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_R_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_R_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_R_PDSTAT_XCOR_V_ON,
	PDP_R_PDSTAT_XCOR_V_PHASE_RANGE,
	PDP_R_PDSTAT_XCOR_V_I0_CORING,
	PDP_R_PDSTAT_XCOR_V_I1_CORING,
	PDP_R_PDSTAT_XCOR_V_I2_CORING,
	PDP_R_PDSTAT_XCOR_V_COR_TYPE_B0,
	PDP_R_PDSTAT_XCOR_V_COR_TYPE_B1,
	PDP_R_PDSTAT_XCOR_V_COR_TYPE_B2,
	PDP_R_PDSTAT_XCOR_V_CORING_TH_B0,
	PDP_R_PDSTAT_XCOR_V_CORING_TH_B1,
	PDP_R_PDSTAT_XCOR_V_CORING_TH_B2,
	PDP_R_PDSTAT_XCOR_V_CORING_TY,
	PDP_R_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0,
	PDP_R_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1,
	PDP_R_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B2,
	PDP_R_PDSTAT_ROI_MAIN_SX,
	PDP_R_PDSTAT_ROI_MAIN_SY,
	PDP_R_PDSTAT_ROI_MAIN_EX,
	PDP_R_PDSTAT_ROI_MAIN_EY,
	PDP_R_PDSTAT_ROI_SUB_SX,
	PDP_R_PDSTAT_ROI_SUB_SY,
	PDP_R_PDSTAT_ROI_SUB_EX,
	PDP_R_PDSTAT_ROI_SUB_EY,
	PDP_R_PDSTAT_ROI_MAIN_SROI,
	PDP_R_PDSTAT_ROI_MAIN_S0SX,
	PDP_R_PDSTAT_ROI_MAIN_S0SY,
	PDP_R_PDSTAT_ROI_MAIN_S0EX,
	PDP_R_PDSTAT_ROI_MAIN_S0EY,
	PDP_R_PDSTAT_ROI_MAIN_S1SX,
	PDP_R_PDSTAT_ROI_MAIN_S1SY,
	PDP_R_PDSTAT_ROI_MAIN_S1EX,
	PDP_R_PDSTAT_ROI_MAIN_S1EY,
	PDP_R_PDSTAT_ROI_MAIN_S2SX,
	PDP_R_PDSTAT_ROI_MAIN_S2SY,
	PDP_R_PDSTAT_ROI_MAIN_S2EX,
	PDP_R_PDSTAT_ROI_MAIN_S2EY,
	PDP_R_PDSTAT_ROI_MAIN_S3SX,
	PDP_R_PDSTAT_ROI_MAIN_S3SY,
	PDP_R_PDSTAT_ROI_MAIN_S3EX,
	PDP_R_PDSTAT_ROI_MAIN_S3EY,
	PDP_R_PDSTAT_ROI_SUB_SROI,
	PDP_R_PDSTAT_ROI_SUB_S0SX,
	PDP_R_PDSTAT_ROI_SUB_S0SY,
	PDP_R_PDSTAT_ROI_SUB_S0EX,
	PDP_R_PDSTAT_ROI_SUB_S0EY,
	PDP_R_PDSTAT_ROI_SUB_S1SX,
	PDP_R_PDSTAT_ROI_SUB_S1SY,
	PDP_R_PDSTAT_ROI_SUB_S1EX,
	PDP_R_PDSTAT_ROI_SUB_S1EY,
	PDP_R_PDSTAT_ROI_SUB_S2SX,
	PDP_R_PDSTAT_ROI_SUB_S2SY,
	PDP_R_PDSTAT_ROI_SUB_S2EX,
	PDP_R_PDSTAT_ROI_SUB_S2EY,
	PDP_R_PDSTAT_ROI_SUB_S3SX,
	PDP_R_PDSTAT_ROI_SUB_S3SY,
	PDP_R_PDSTAT_ROI_SUB_S3EX,
	PDP_R_PDSTAT_ROI_SUB_S3EY,
	PDP_R_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_R_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_R_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_R_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_R_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_R_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_R_PDSTAT_ROI_SUB_MWM_CX,
	PDP_R_PDSTAT_ROI_SUB_MWM_CY,
	PDP_R_PDSTAT_ROI_SUB_MWM_SX,
	PDP_R_PDSTAT_ROI_SUB_MWM_SY,
	PDP_R_PDSTAT_ROI_SUB_MWM_EX,
	PDP_R_PDSTAT_ROI_SUB_MWM_EY,
	PDP_R_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_R_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_R_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_R_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_R_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_R_PDSTAT_ROI_SUB_MWS_ON,
	PDP_R_PDSTAT_ROI_SUB_MWS_SX,
	PDP_R_PDSTAT_ROI_SUB_MWS_SY,
	PDP_R_PDSTAT_ROI_SUB_MWS_SIZE_X,
	PDP_R_PDSTAT_ROI_SUB_MWS_SIZE_Y,
	PDP_R_PDSTAT_ROI_SUB_MWS_GAP_X,
	PDP_R_PDSTAT_ROI_SUB_MWS_GAP_Y,
	PDP_R_PDSTAT_ROI_SUB_MWS_NO_X,
	PDP_R_PDSTAT_ROI_SUB_MWS_NO_Y,
	PDP_R_PDSTAT_H_WDR_SPLIT_ON,
	PDP_R_PDSTAT_V_ON,
	PDP_R_PDSTAT_CRC,
	PDP_R_DMA_AUTO_FLUSH_MODE,
	PDP_R_DMA_AUTO_FLUSH_STATUS,
	PDP_R_DMA_CONFIG,
	PDP_R_DMA_ROL_FIFO_FULLNESS,
	PDP_R_DMA_ROL_STATUS0,
	PDP_R_DMA_ROL_STATUS1,
	PDP_R_DMA_ROL_STATUS2,
	PDP_R_DMA_ROL_POS_M0,
	PDP_R_DMA_ROL_POS_M1,
	PDP_R_DMA_ROL_POS_M2,
	PDP_R_DMA_ROL_POS_M3,
	PDP_R_DMA_ROL_POS_M4,
	PDP_R_DMA_ROL_POS_M5,
	PDP_R_DMA_ROL_POS_M6,
	PDP_R_DMA_ROL_POS_M7,
	PDP_R_DMA_ROL_BUF_M0,
	PDP_R_DMA_ROL_BUF_M1,
	PDP_R_DMA_ROL_BUF_M2,
	PDP_R_DMA_ROL_BUF_M3,
	PDP_R_DMA_ROL_BUF_M4,
	PDP_R_DMA_ROL_BUF_M5,
	PDP_R_DMA_ROL_BUF_M6,
	PDP_R_DMA_ROL_BUF_M7,
	PDP_R_DMA_MPD_IMG_ENABLE,
	PDP_R_DMA_MPD_IMG_DATA_FORMAT,
	PDP_R_DMA_MPD_IMG_IMG_WIDTH,
	PDP_R_DMA_MPD_IMG_IMG_HEIGHT,
	PDP_R_DMA_MPD_IMG_IMG_STRIDE,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS0,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS1,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS2,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS3,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS4,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS5,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS6,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS7,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS8,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS9,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS10,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS11,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS12,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS13,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS14,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS15,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS16,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS17,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS18,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS19,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS20,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS21,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS22,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS23,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS24,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS25,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS26,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS27,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS28,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS29,
	PDP_R_DMA_MPD_IMG_BASE_ADDRESS30,
	PDP_R_DMA_MPD_IMG_USER_BIT,
	/* PDP_R_DMA_MPD_IMG_CRC, */ /* acess fail */
	PDP_R_DMA_DEPTH_IMG_ENABLE,
	PDP_R_DMA_DEPTH_IMG_DATA_FORMAT,
	PDP_R_DMA_DEPTH_IMG_IMG_WIDTH,
	PDP_R_DMA_DEPTH_IMG_IMG_HEIGHT,
	PDP_R_DMA_DEPTH_IMG_IMG_STRIDE,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS0,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS1,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS2,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS3,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS4,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS5,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS6,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS7,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS8,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS9,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS10,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS11,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS12,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS13,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS14,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS15,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS16,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS17,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS18,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS19,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS20,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS21,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS22,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS23,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS24,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS25,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS26,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS27,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS28,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS29,
	PDP_R_DMA_DEPTH_IMG_BASE_ADDRESS30,
	PDP_R_DMA_DEPTH_IMG_USER_BIT,
	/* PDP_R_DMA_DEPTH_IMG_CRC, */ /* access fail */
	PDP_R_DMA_DEPTH_PD_ENABLE,
	PDP_R_DMA_DEPTH_PD_DATA_FORMAT,
	PDP_R_DMA_DEPTH_PD_IMG_WIDTH,
	PDP_R_DMA_DEPTH_PD_IMG_HEIGHT,
	PDP_R_DMA_DEPTH_PD_IMG_STRIDE,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS0,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS1,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS2,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS3,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS4,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS5,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS6,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS7,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS8,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS9,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS10,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS11,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS12,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS13,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS14,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS15,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS16,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS17,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS18,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS19,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS20,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS21,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS22,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS23,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS24,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS25,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS26,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS27,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS28,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS29,
	PDP_R_DMA_DEPTH_PD_BASE_ADDRESS30,
	PDP_R_DMA_DEPTH_PD_USER_BIT,
	/* PDP_R_DMA_DEPTH_PD_CRC, */ /* access fail */
	PDP_R_DMA_PDSTAT_0_ENABLE,
	PDP_R_DMA_PDSTAT_0_DATA_FORMAT,
	PDP_R_DMA_PDSTAT_0_IMG_WIDTH,
	PDP_R_DMA_PDSTAT_0_IMG_HEIGHT,
	PDP_R_DMA_PDSTAT_0_IMG_STRIDE,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS0,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS1,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS2,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS3,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS4,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS5,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS6,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS7,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS8,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS9,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS10,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS11,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS12,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS13,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS14,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS15,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS16,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS17,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS18,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS19,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS20,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS21,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS22,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS23,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS24,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS25,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS26,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS27,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS28,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS29,
	PDP_R_DMA_PDSTAT_0_BASE_ADDRESS30,
	PDP_R_DMA_PDSTAT_0_USER_BIT,
	/* PDP_R_DMA_PDSTAT_0_CRC, */ /* access fail */
	PDP_R_RDMA_ROL_STATUS0,
	PDP_R_RDMA_ROL_STATUS1,
	PDP_R_RDMA_ROL_STATUS2,
	PDP_R_RDMA_ROL_STATUS3,
	PDP_R_RDMA_ROL_STATUS4,
	PDP_R_RDMA_ROL_STATUS5,
	PDP_R_RDMA_ROL_STATUS6,
	PDP_R_RDMA_ROL_STATUS7,
	PDP_R_RDMA_ROL_STATUS8,
	PDP_R_RDMA_ROL_STATUS9,
	PDP_R_RDMA_ROL_STATUS10,
	PDP_R_RDMA_ROL_STATUS11,
	PDP_R_RDMA_ROL_STATUS12,
	PDP_R_RDMA_ROL_STATUS13,
	PDP_R_RDMA_ROL_STATUS14,
	PDP_R_RDMA_LINE_GAP,
	PDP_R_RDMA_INT_STATUS,
	PDP_R_RDMA_BAYER_CTRL,
	PDP_R_RDMA_BAYER_MO,
	PDP_R_RDMA_BAYER_THRESHOLD,
	PDP_R_RDMA_BAYER_VOTF,
	PDP_R_RDMA_BAYER_FORMAT,
	PDP_R_RDMA_BAYER_WIDTH,
	PDP_R_RDMA_BAYER_HEIGHT,
	PDP_R_RDMA_BAYER_PAY_STRIDE,
	PDP_R_RDMA_BAYER_PAY_BASE0,
	PDP_R_RDMA_BAYER_PAY_BASE1,
	PDP_R_RDMA_BAYER_PAY_BASE2,
	PDP_R_RDMA_BAYER_PAY_BASE3,
	PDP_R_RDMA_BAYER_PAY_BASE4,
	PDP_R_RDMA_BAYER_PAY_BASE5,
	PDP_R_RDMA_BAYER_PAY_BASE6,
	PDP_R_RDMA_BAYER_PAY_BASE7,
	PDP_R_RDMA_BAYER_PAY_BASE8,
	PDP_R_RDMA_BAYER_PAY_BASE9,
	PDP_R_RDMA_BAYER_PAY_BASE10,
	PDP_R_RDMA_BAYER_PAY_BASE11,
	PDP_R_RDMA_BAYER_PAY_BASE12,
	PDP_R_RDMA_BAYER_PAY_BASE13,
	PDP_R_RDMA_BAYER_PAY_BASE14,
	PDP_R_RDMA_BAYER_PAY_BASE15,
	PDP_R_RDMA_BAYER_PAY_BASE16,
	PDP_R_RDMA_BAYER_PAY_BASE17,
	PDP_R_RDMA_BAYER_PAY_BASE18,
	PDP_R_RDMA_BAYER_PAY_BASE19,
	PDP_R_RDMA_BAYER_PAY_BASE20,
	PDP_R_RDMA_BAYER_PAY_BASE21,
	PDP_R_RDMA_BAYER_PAY_BASE22,
	PDP_R_RDMA_BAYER_PAY_BASE23,
	PDP_R_RDMA_BAYER_PAY_BASE24,
	PDP_R_RDMA_BAYER_PAY_BASE25,
	PDP_R_RDMA_BAYER_PAY_BASE26,
	PDP_R_RDMA_BAYER_PAY_BASE27,
	PDP_R_RDMA_BAYER_PAY_BASE28,
	PDP_R_RDMA_BAYER_PAY_BASE29,
	PDP_R_RDMA_BAYER_PAY_BASE30,
	PDP_R_RDMA_BAYER_PAY_BASE31,
	PDP_R_RDMA_BAYER_PAY_USER0,
	PDP_R_RDMA_BAYER_PAY_USER1,
	PDP_R_RDMA_BAYER_PAY_USER2,
	PDP_R_RDMA_BAYER_PAY_USER3,
	PDP_R_RDMA_BAYER_PAY_USER4,
	PDP_R_RDMA_BAYER_PAY_USER5,
	PDP_R_RDMA_BAYER_PAY_USER6,
	PDP_R_RDMA_BAYER_PAY_USER7,
	PDP_R_RDMA_BAYER_PAY_USER8,
	PDP_R_RDMA_BAYER_PAY_USER9,
	PDP_R_RDMA_BAYER_PAY_USER10,
	PDP_R_RDMA_BAYER_PAY_USER11,
	PDP_R_RDMA_BAYER_PAY_USER12,
	PDP_R_RDMA_BAYER_PAY_USER13,
	PDP_R_RDMA_BAYER_PAY_USER14,
	PDP_R_RDMA_BAYER_PAY_USER15,
	PDP_R_RDMA_BAYER_PAY_USER16,
	PDP_R_RDMA_BAYER_PAY_USER17,
	PDP_R_RDMA_BAYER_PAY_USER18,
	PDP_R_RDMA_BAYER_PAY_USER19,
	PDP_R_RDMA_BAYER_PAY_USER20,
	PDP_R_RDMA_BAYER_PAY_USER21,
	PDP_R_RDMA_BAYER_PAY_USER22,
	PDP_R_RDMA_BAYER_PAY_USER23,
	PDP_R_RDMA_BAYER_PAY_USER24,
	PDP_R_RDMA_BAYER_PAY_USER25,
	PDP_R_RDMA_BAYER_PAY_USER26,
	PDP_R_RDMA_BAYER_PAY_USER27,
	PDP_R_RDMA_BAYER_PAY_USER28,
	PDP_R_RDMA_BAYER_PAY_USER29,
	PDP_R_RDMA_BAYER_PAY_USER30,
	PDP_R_RDMA_BAYER_PAY_USER31,
	PDP_R_RDMA_BAYER_HDR_STRIDE,
	PDP_R_RDMA_BAYER_HDR_BASE0,
	PDP_R_RDMA_BAYER_HDR_BASE1,
	PDP_R_RDMA_BAYER_HDR_BASE2,
	PDP_R_RDMA_BAYER_HDR_BASE3,
	PDP_R_RDMA_BAYER_HDR_BASE4,
	PDP_R_RDMA_BAYER_HDR_BASE5,
	PDP_R_RDMA_BAYER_HDR_BASE6,
	PDP_R_RDMA_BAYER_HDR_BASE7,
	PDP_R_RDMA_BAYER_HDR_BASE8,
	PDP_R_RDMA_BAYER_HDR_BASE9,
	PDP_R_RDMA_BAYER_HDR_BASE10,
	PDP_R_RDMA_BAYER_HDR_BASE11,
	PDP_R_RDMA_BAYER_HDR_BASE12,
	PDP_R_RDMA_BAYER_HDR_BASE13,
	PDP_R_RDMA_BAYER_HDR_BASE14,
	PDP_R_RDMA_BAYER_HDR_BASE15,
	PDP_R_RDMA_BAYER_HDR_BASE16,
	PDP_R_RDMA_BAYER_HDR_BASE17,
	PDP_R_RDMA_BAYER_HDR_BASE18,
	PDP_R_RDMA_BAYER_HDR_BASE19,
	PDP_R_RDMA_BAYER_HDR_BASE20,
	PDP_R_RDMA_BAYER_HDR_BASE21,
	PDP_R_RDMA_BAYER_HDR_BASE22,
	PDP_R_RDMA_BAYER_HDR_BASE23,
	PDP_R_RDMA_BAYER_HDR_BASE24,
	PDP_R_RDMA_BAYER_HDR_BASE25,
	PDP_R_RDMA_BAYER_HDR_BASE26,
	PDP_R_RDMA_BAYER_HDR_BASE27,
	PDP_R_RDMA_BAYER_HDR_BASE28,
	PDP_R_RDMA_BAYER_HDR_BASE29,
	PDP_R_RDMA_BAYER_HDR_BASE30,
	PDP_R_RDMA_BAYER_HDR_BASE31,
	PDP_R_RDMA_BAYER_HDR_USER0,
	PDP_R_RDMA_BAYER_HDR_USER1,
	PDP_R_RDMA_BAYER_HDR_USER2,
	PDP_R_RDMA_BAYER_HDR_USER3,
	PDP_R_RDMA_BAYER_HDR_USER4,
	PDP_R_RDMA_BAYER_HDR_USER5,
	PDP_R_RDMA_BAYER_HDR_USER6,
	PDP_R_RDMA_BAYER_HDR_USER7,
	PDP_R_RDMA_BAYER_HDR_USER8,
	PDP_R_RDMA_BAYER_HDR_USER9,
	PDP_R_RDMA_BAYER_HDR_USER10,
	PDP_R_RDMA_BAYER_HDR_USER11,
	PDP_R_RDMA_BAYER_HDR_USER12,
	PDP_R_RDMA_BAYER_HDR_USER13,
	PDP_R_RDMA_BAYER_HDR_USER14,
	PDP_R_RDMA_BAYER_HDR_USER15,
	PDP_R_RDMA_BAYER_HDR_USER16,
	PDP_R_RDMA_BAYER_HDR_USER17,
	PDP_R_RDMA_BAYER_HDR_USER18,
	PDP_R_RDMA_BAYER_HDR_USER19,
	PDP_R_RDMA_BAYER_HDR_USER20,
	PDP_R_RDMA_BAYER_HDR_USER21,
	PDP_R_RDMA_BAYER_HDR_USER22,
	PDP_R_RDMA_BAYER_HDR_USER23,
	PDP_R_RDMA_BAYER_HDR_USER24,
	PDP_R_RDMA_BAYER_HDR_USER25,
	PDP_R_RDMA_BAYER_HDR_USER26,
	PDP_R_RDMA_BAYER_HDR_USER27,
	PDP_R_RDMA_BAYER_HDR_USER28,
	PDP_R_RDMA_BAYER_HDR_USER29,
	PDP_R_RDMA_BAYER_HDR_USER30,
	PDP_R_RDMA_BAYER_HDR_USER31,
	PDP_R_RDMA_BAYER_STATUS,
	PDP_R_RDMA_BAYER_CRC0,
	PDP_R_RDMA_BAYER_CRC1,
	PDP_R_RDMA_AF_CTRL,
	PDP_R_RDMA_AF_MO,
	PDP_R_RDMA_AF_THRESHOLD,
	PDP_R_RDMA_AF_VOTF,
	PDP_R_RDMA_AF_FORMAT,
	PDP_R_RDMA_AF_WIDTH,
	PDP_R_RDMA_AF_HEIGHT,
	PDP_R_RDMA_AF_STRIDE,
	PDP_R_RDMA_AF_BASE0,
	PDP_R_RDMA_AF_BASE1,
	PDP_R_RDMA_AF_BASE2,
	PDP_R_RDMA_AF_BASE3,
	PDP_R_RDMA_AF_BASE4,
	PDP_R_RDMA_AF_BASE5,
	PDP_R_RDMA_AF_BASE6,
	PDP_R_RDMA_AF_BASE7,
	PDP_R_RDMA_AF_BASE8,
	PDP_R_RDMA_AF_BASE9,
	PDP_R_RDMA_AF_BASE10,
	PDP_R_RDMA_AF_BASE11,
	PDP_R_RDMA_AF_BASE12,
	PDP_R_RDMA_AF_BASE13,
	PDP_R_RDMA_AF_BASE14,
	PDP_R_RDMA_AF_BASE15,
	PDP_R_RDMA_AF_BASE16,
	PDP_R_RDMA_AF_BASE17,
	PDP_R_RDMA_AF_BASE18,
	PDP_R_RDMA_AF_BASE19,
	PDP_R_RDMA_AF_BASE20,
	PDP_R_RDMA_AF_BASE21,
	PDP_R_RDMA_AF_BASE22,
	PDP_R_RDMA_AF_BASE23,
	PDP_R_RDMA_AF_BASE24,
	PDP_R_RDMA_AF_BASE25,
	PDP_R_RDMA_AF_BASE26,
	PDP_R_RDMA_AF_BASE27,
	PDP_R_RDMA_AF_BASE28,
	PDP_R_RDMA_AF_BASE29,
	PDP_R_RDMA_AF_BASE30,
	PDP_R_RDMA_AF_BASE31,
	PDP_R_RDMA_AF_USER0,
	PDP_R_RDMA_AF_USER1,
	PDP_R_RDMA_AF_USER2,
	PDP_R_RDMA_AF_USER3,
	PDP_R_RDMA_AF_USER4,
	PDP_R_RDMA_AF_USER5,
	PDP_R_RDMA_AF_USER6,
	PDP_R_RDMA_AF_USER7,
	PDP_R_RDMA_AF_USER8,
	PDP_R_RDMA_AF_USER9,
	PDP_R_RDMA_AF_USER10,
	PDP_R_RDMA_AF_USER11,
	PDP_R_RDMA_AF_USER12,
	PDP_R_RDMA_AF_USER13,
	PDP_R_RDMA_AF_USER14,
	PDP_R_RDMA_AF_USER15,
	PDP_R_RDMA_AF_USER16,
	PDP_R_RDMA_AF_USER17,
	PDP_R_RDMA_AF_USER18,
	PDP_R_RDMA_AF_USER19,
	PDP_R_RDMA_AF_USER20,
	PDP_R_RDMA_AF_USER21,
	PDP_R_RDMA_AF_USER22,
	PDP_R_RDMA_AF_USER23,
	PDP_R_RDMA_AF_USER24,
	PDP_R_RDMA_AF_USER25,
	PDP_R_RDMA_AF_USER26,
	PDP_R_RDMA_AF_USER27,
	PDP_R_RDMA_AF_USER28,
	PDP_R_RDMA_AF_USER29,
	PDP_R_RDMA_AF_USER30,
	PDP_R_RDMA_AF_USER31,
	PDP_R_RDMA_AF_STATUS,
	PDP_R_RDMA_AF_CRC,
	PDP_R_BBBSIZE_FLAG,
	PDP_R_PWIDTH,
	PDP_R_AAA_LOW_THRE,
	PDP_R_ORIG_GGG_DDD,
	PDP_R_IMAGE_SIZE,
	PDP_R_FFF_TH_AND_MSB_INFO,
	PDP_R_OUT_PPC_AND_HDR_MODE_SEL,
	PDP_R_QQQ,
	PDP_R_STEP1_COEFF,
	PDP_R_STEP2_COEFF,
	PDP_R_STEP3_COEFF,
	PDP_R_FUNC_REG_L00_H,
	PDP_R_FUNC_REG_L00_L,
	PDP_R_FUNC_REG_L01_H,
	PDP_R_FUNC_REG_L01_L,
	PDP_R_FUNC_REG_L02_H,
	PDP_R_FUNC_REG_L02_L,
	PDP_R_FUNC_REG_L03_H,
	PDP_R_FUNC_REG_L03_L,
	PDP_R_FUNC_REG_L04_H,
	PDP_R_FUNC_REG_L04_L,
	PDP_R_FUNC_REG_L05_H,
	PDP_R_FUNC_REG_L05_L,
	PDP_R_FUNC_REG_L06_H,
	PDP_R_FUNC_REG_L06_L,
	PDP_R_FUNC_REG_L07_H,
	PDP_R_FUNC_REG_L07_L,
	PDP_R_FUNC_REG_L08_H,
	PDP_R_FUNC_REG_L08_L,
	PDP_R_FUNC_REG_L09_H,
	PDP_R_FUNC_REG_L09_L,
	PDP_R_FUNC_REG_L10_H,
	PDP_R_FUNC_REG_L10_L,
	PDP_R_FUNC_REG_L11_H,
	PDP_R_FUNC_REG_L11_L,
	PDP_R_LEV_THR_INFUNCREG_K00_0,
	PDP_R_LEV_THR_INFUNCREG_K00_1,
	PDP_R_LEV_THR_INFUNCREG_K00_2,
	PDP_R_LEV_THR_INFUNCREG_K00_3,
	PDP_R_LEV_THR_INFUNCREG_K01_0,
	PDP_R_LEV_THR_INFUNCREG_K01_1,
	PDP_R_LEV_THR_INFUNCREG_K01_2,
	PDP_R_LEV_THR_INFUNCREG_K01_3,
	PDP_R_LEV_THR_INFUNCREG_K02_0,
	PDP_R_LEV_THR_INFUNCREG_K02_1,
	PDP_R_LEV_THR_INFUNCREG_K02_2,
	PDP_R_LEV_THR_INFUNCREG_K02_3,
	PDP_R_LEV_THR_INFUNCREG_K03_0,
	PDP_R_LEV_THR_INFUNCREG_K03_1,
	PDP_R_LEV_THR_INFUNCREG_K03_2,
	PDP_R_LEV_THR_INFUNCREG_K03_3,
	PDP_R_LEV_THR_INFUNCREG_K04_0,
	PDP_R_LEV_THR_INFUNCREG_K04_1,
	PDP_R_LEV_THR_INFUNCREG_K04_2,
	PDP_R_LEV_THR_INFUNCREG_K04_3,
	PDP_R_DATA_ADD_INFUNCREG_K00,
	PDP_R_DATA_ADD_INFUNCREG_K01,
	PDP_R_DATA_ADD_INFUNCREG_K02,
	PDP_R_DATA_ADD_INFUNCREG_K03,
	PDP_R_DATA_ADD_INFUNCREG_K04,
	PDP_R_PPP_FRAME_KKK_HEIGHT_AND_NUM,
	PDP_R_FUNC_SUBPART_HEIGHT,
	PDP_R_TIME_OUT_U_PREVAL,
	PDP_R_TIME_OUT_U_POSTVAL,
	PDP_R_TIME_OUT_O_PREVAL,
	PDP_R_TIME_OUT_O_POSTVAL,
	PDP_R_SDC_AUTO_RESET,
	PDP_R_SDC_SW_RESET,
	PDP_R_ERROR_PAD,
	PDP_R_VBI_HBI,
	PDP_R_DBG_SEL,
	PDP_R_STATUS,
	PDP_R_DBG,
	PDP_R_PROCESSING_POS,
	PDP_R_COREX_ENABLE,
	PDP_R_COREX_RESET,
	PDP_R_COREX_FAST_MODE,
	PDP_R_COREX_UPDATE_TYPE_0,
	PDP_R_COREX_UPDATE_TYPE_1,
	PDP_R_COREX_UPDATE_MODE_0,
	PDP_R_COREX_UPDATE_MODE_1,
	PDP_R_COREX_START_0,
	PDP_R_COREX_START_1,
	PDP_R_COREX_COPY_FROM_IP_0,
	PDP_R_COREX_COPY_FROM_IP_1,
	PDP_R_COREX_STATUS_0,
	PDP_R_COREX_STATUS_1,
	PDP_R_COREX_PRE_ADDR_CONFIG,
	PDP_R_COREX_PRE_DATA_CONFIG,
	PDP_R_COREX_POST_ADDR_CONFIG,
	PDP_R_COREX_POST_DATA_CONFIG,
	PDP_R_COREX_PRE_POST_CONFIG_EN,
	PDP_R_COREX_TYPE_WRITE,
	PDP_R_COREX_TYPE_WRITE_TRIGGER,
	PDP_R_COREX_TYPE_READ,
	PDP_R_COREX_TYPE_READ_OFFSET,
	PDP_R_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_R_COREX_INTERRUPT_VECTOR,
	PDP_R_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_R_COREX_INTERRUPT_MASK,
	PDP_R_COREX_REG_INTERFACE_VER,
	PDP_REG_CNT
};

const struct is_reg pdp_regs[] = {
	{0x0000, "GLOBAL_ENABLE"},
	{0x0004, "ONE_SHOT_ENABLE"},
	{0x0008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0x000c, "SW_RESET"},
	{0x0010, "SW_CORE_RESET"},
	{0x0014, "HW_RESET"},
	{0x0018, "FORCE_INTERNAL_CLOCK"},
	{0x001c, "TRANS_STOP_REQ"},
	{0x0020, "TRANS_STOP_REQ_RDY"},
	{0x0024, "IDLENESS_STATUS"},
	{0x0028, "SELREGISTER"},
	{0x002c, "SELREGISTERMODE"},
	{0x0030, "SHADOW_CONTROL"},
	{0x0034, "SHADOW_SW_TRIGGER"},
	{0x0038, "AUTO_MASK_PREADY"},
	{0x003c, "INTERRUPT_AUTO_MASK"},
	{0x0040, "IP_POST_FRAME_GAP"},
	{0x0044, "IP_USE_END_INTERRUPT_ENABLE"}, /* corex */
	{0x0048, "IP_END_INTERRUPT_ENABLE"}, /* corex */
	{0x004c, "IP_CORRUPTED_INTERRUPT_ENABLE"}, /* corex */
	{0x0054, "IP_COUTFIFO_END_ON_VSYNC_FALL"}, /* corex */
	{0x005c, "IP_INT_ON_COL_ROW"}, /* corex */
	{0x0060, "IP_INT_ON_COL_ROW_CORD"}, /* corex */
	{0x0068, "IP_CHAIN_INPUT_SELECT"}, /* corex */
	{0x0070, "IP_USE_INPUT_FRAME_START_IN"}, /* corex */
	{0x0078, "IP_ROL_SELECT"}, /* corex */
	{0x007c, "IP_ROL_MODE"}, /* corex */
	{0x0080, "IP_ROL_RESET"},
	{0x0084, "IP_PROCESSING"},
	{0x0094, "IP_FRO_NUMBER_GRP0"}, /* corex */
	{0x0098, "IP_FRO_NUMBER_GRP1"}, /* corex */
	{0x009c, "IP_FRO_NUMBER_GRP2"}, /* corex */
	{0x00ac, "IP_FRO_FRM_CNT"},
	{0x00b0, "IP_FRO_FRM_MED_INT"}, /* corex */
	{0x00b4, "IP_FRO_LINE_MED_INT"}, /* corex */
	{0x00b8, "IP_FRO_FRM_FAIL"},
	{0x00d0, "IP_STALL_OUT"},
	{0x00d8, "IP_PDSTAT_PATH_ON"}, /* corex */
	{0x00dc, "IP_PDSTAT_DEPTH_ON"}, /* corex */
	{0x00e0, "IP_COREX_HW_TRIGGER_GAP"},
	{0x00f0, "IP_VERSION"},
	{0x0100, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0x0104, "CONTINT_INT1"},
	{0x0108, "CONTINT_INT1_ENABLE"},
	{0x010c, "CONTINT_INT1_STATUS"},
	{0x0110, "CONTINT_INT1_CLEAR"},
	{0x0114, "CONTINT_INT2"},
	{0x0118, "CONTINT_INT2_ENABLE"},
	{0x011c, "CONTINT_INT2_STATUS"},
	{0x0120, "CONTINT_INT2_CLEAR"},
	{0x0200, "SECU_CTRL_ID"}, /* shdow */
	{0x0210, "SECU_CTRL_TZPC_0"}, /* shdow */
	{0x0214, "SECU_CTRL_TZPC_1"}, /* shdow */
	{0x0218, "SECU_CTRL_TZPC_2"}, /* shdow */
	{0x021c, "SECU_CTRL_TZPC_3"}, /* shdow */
	{0x0220, "SECU_CTRL_SPARE"}, /* shdow */
	{0x0300, "FRO_MODE_EN"},
	{0x0304, "FRO_GLOBAL_ENABLE"},
	{0x0308, "FRO_ONE_SHOT_ENABLE"},
	{0x030c, "FRO_FRAME_COUNT"},
	{0x0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0x0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0x0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT"},
	{0x0320, "FRO_DONE"},
	{0x0324, "FRO_BUSY"},
	{0x0330, "FRO_HISTORY_INT0_0"},
	{0x0334, "FRO_HISTORY_INT0_1"},
	{0x0338, "FRO_HISTORY_INT0_2"},
	{0x033c, "FRO_HISTORY_INT0_3"},
	{0x0340, "FRO_HISTORY_INT0_4"},
	{0x0344, "FRO_HISTORY_INT0_5"},
	{0x0348, "FRO_HISTORY_INT0_6"},
	{0x034c, "FRO_HISTORY_INT0_7"},
	{0x0350, "FRO_HISTORY_INT0_8"},
	{0x0354, "FRO_HISTORY_INT0_9"},
	{0x0358, "FRO_HISTORY_INT0_10"},
	{0x035c, "FRO_HISTORY_INT0_11"},
	{0x0360, "FRO_HISTORY_INT0_12"},
	{0x0364, "FRO_HISTORY_INT0_13"},
	{0x0368, "FRO_HISTORY_INT0_14"},
	{0x036c, "FRO_HISTORY_INT0_15"},
	{0x0370, "FRO_HISTORY_INT1_0"},
	{0x0374, "FRO_HISTORY_INT1_1"},
	{0x0378, "FRO_HISTORY_INT1_2"},
	{0x037c, "FRO_HISTORY_INT1_3"},
	{0x0380, "FRO_HISTORY_INT1_4"},
	{0x0384, "FRO_HISTORY_INT1_5"},
	{0x0388, "FRO_HISTORY_INT1_6"},
	{0x038c, "FRO_HISTORY_INT1_7"},
	{0x0390, "FRO_HISTORY_INT1_8"},
	{0x0394, "FRO_HISTORY_INT1_9"},
	{0x0398, "FRO_HISTORY_INT1_10"},
	{0x039c, "FRO_HISTORY_INT1_11"},
	{0x03a0, "FRO_HISTORY_INT1_12"},
	{0x03a4, "FRO_HISTORY_INT1_13"},
	{0x03a8, "FRO_HISTORY_INT1_14"},
	{0x03ac, "FRO_HISTORY_INT1_15"},
	{0x03b0, "FRO_SW_RESET"},
	{0x03b4, "FRO_INT0_CLEAR"},
	{0x03b8, "FRO_INT1_CLEAR"},
	{0x03c0, "FRO_INT0"},
	{0x03c4, "FRO_INT1"},
	{0x0400, "STRGEN_ENABLE"}, /* corex */
	{0x0404, "STRGEN_CONFIG"}, /* corex */
	{0x0408, "STRGEN_PRE_FRAME_GAP"}, /* corex */
	{0x040c, "STRGEN_PIXEL_GAP"}, /* corex */
	{0x0410, "STRGEN_LINE_GAP"}, /* corex */
	{0x0414, "STRGEN_IMAGE_WIDTH"}, /* corex */
	{0x0418, "STRGEN_IMAGE_HEIGHT"}, /* corex */
	{0x041c, "STRGEN_DATA_VALUE"}, /* corex */
	{0x04f4, "STRGEN_REG_INTERFACE_VER"},
	{0x04f8, "STRGEN_BLOCK_ID_CODE"},
	{0x04fc, "STRGEN_STREAM_CRC"},
	{0x0800, "LIC_OPERATION_MODE"}, /* corex */
	{0x0804, "LIC_BUFFER_COMMON_CONFIG"}, /* corex */
	{0x0808, "LIC_DYNAMIC_ALLOC_CONFIG"}, /* corex */
	{0x080c, "LIC_STATIC_ALLOC_CONFIG1"}, /* corex */
	{0x0810, "LIC_STATIC_ALLOC_CONFIG2"}, /* corex */
	{0x0814, "LIC_STATIC_ALLOC_CONFIG3"}, /* corex */
	{0x0820, "LIC_INPUT_CONFIG1"}, /* corex */
	{0x0824, "LIC_INPUT_CONFIG2"}, /* corex */
	{0x0828, "LIC_INPUT_CONFIG3"}, /* corex */
	{0x082c, "LIC_OUTPUT_CONFIG"}, /* corex */
	{0x0830, "LIC_DEBUG_CONFIG"}, /* corex */
	{0x0834, "LIC_DEBUG_CONFIG1"},
	{0x083c, "LIC_GAMMA_EN"}, /* corex */
	{0x0840, "LIC_GAMMA_X_PNTS_TBL"}, /* corex */
	{0x0844, "LIC_GAMMA_X_PNTS_TBL_1"}, /* corex */
	{0x0848, "LIC_GAMMA_X_PNTS_TBL_2"}, /* corex */
	{0x084c, "LIC_GAMMA_X_PNTS_TBL_3"}, /* corex */
	{0x0850, "LIC_GAMMA_X_PNTS_TBL_4"}, /* corex */
	{0x0854, "LIC_GAMMA_X_PNTS_TBL_5"}, /* corex */
	{0x0858, "LIC_GAMMA_X_PNTS_TBL_6"}, /* corex */
	{0x085c, "LIC_GAMMA_X_PNTS_TBL_7"}, /* corex */
	{0x0860, "LIC_GAMMA_X_PNTS_TBL_8"}, /* corex */
	{0x0864, "LIC_GAMMA_X_PNTS_TBL_9"}, /* corex */
	{0x0868, "LIC_GAMMA_X_PNTS_TBL_10"}, /* corex */
	{0x086c, "LIC_GAMMA_X_PNTS_TBL_11"}, /* corex */
	{0x0870, "LIC_GAMMA_X_PNTS_TBL_12"}, /* corex */
	{0x0874, "LIC_GAMMA_X_PNTS_TBL_13"}, /* corex */
	{0x0878, "LIC_GAMMA_X_PNTS_TBL_14"}, /* corex */
	{0x087c, "LIC_GAMMA_X_PNTS_TBL_15"}, /* corex */
	{0x0880, "LIC_GAMMA_Y_PNTS_TBL"}, /* corex */
	{0x0884, "LIC_GAMMA_Y_PNTS_TBL_1"}, /* corex */
	{0x0888, "LIC_GAMMA_Y_PNTS_TBL_2"}, /* corex */
	{0x088c, "LIC_GAMMA_Y_PNTS_TBL_3"}, /* corex */
	{0x0890, "LIC_GAMMA_Y_PNTS_TBL_4"}, /* corex */
	{0x0894, "LIC_GAMMA_Y_PNTS_TBL_5"}, /* corex */
	{0x0898, "LIC_GAMMA_Y_PNTS_TBL_6"}, /* corex */
	{0x089c, "LIC_GAMMA_Y_PNTS_TBL_7"}, /* corex */
	{0x08a0, "LIC_GAMMA_Y_PNTS_TBL_8"}, /* corex */
	{0x08a4, "LIC_GAMMA_Y_PNTS_TBL_9"}, /* corex */
	{0x08a8, "LIC_GAMMA_Y_PNTS_TBL_10"}, /* corex */
	{0x08ac, "LIC_GAMMA_Y_PNTS_TBL_11"}, /* corex */
	{0x08b0, "LIC_GAMMA_Y_PNTS_TBL_12"}, /* corex */
	{0x08b4, "LIC_GAMMA_Y_PNTS_TBL_13"}, /* corex */
	{0x08b8, "LIC_GAMMA_Y_PNTS_TBL_14"}, /* corex */
	{0x08bc, "LIC_GAMMA_Y_PNTS_TBL_15"}, /* corex */
	{0x08c0, "LIC_DEBUG_INPUT"},
	{0x08c4, "LIC_DEBUG_OUTPUT"},
	{0x08c8, "LIC_DEBUG_BUFFER"},
	{0x0900, "CINFIFO_OUTPUT_CINFIFO_ENABLE"}, /* corex */
	{0x0904, "CINFIFO_OUTPUT_IMAGE_DIMENSIONS"}, /* corex */
	{0x0908, "CINFIFO_OUTPUT_T1_INTERVAL"}, /* corex */
	{0x090c, "CINFIFO_OUTPUT_T2_INTERVAL"}, /* corex */
	{0x0910, "CINFIFO_OUTPUT_T3_INTERVAL"}, /* corex */
	{0x0914, "CINFIFO_OUTPUT_T4_INTERVAL"}, /* corex */
	{0x0918, "CINFIFO_OUTPUT_T5_INTERVAL"}, /* corex */
	{0x091c, "CINFIFO_OUTPUT_T6_INTERVAL"}, /* corex */
	{0x0920, "CINFIFO_OUTPUT_T7_INTERVAL"}, /* corex */
	{0x0924, "CINFIFO_OUTPUT_COUNT_AT_STALL"},
	{0x0928, "CINFIFO_OUTPUT_T2_WAIT_FOR_FS"},
	{0x092c, "CINFIFO_OUTPUT_START_STALL"},
	{0x0930, "CINFIFO_OUTPUT_STOP_STALL"},
	{0x0934, "CINFIFO_OUTPUT_STALL_EN_THR"},
	{0x0938, "CINFIFO_OUTPUT_COL_CNT"},
	{0x093c, "CINFIFO_OUTPUT_LINE_CNT"},
	{0x0940, "CINFIFO_OUTPUT_TOTAL_SIZE_CNT"},
	{0x0944, "CINFIFO_OUTPUT_ERROR_ENABLE"},
	{0x0954, "CINFIFO_OUTPUT_ERROR_STATE"},
	{0x0958, "CINFIFO_OUTPUT_ERROR_STATE_CLR"},
	{0x095c, "CINFIFO_OUTPUT_IDLE"},
	{0x0a00, "AFIDENT_0_BYPASS"}, /* corex */
	{0x0a04, "AFIDENT_0_START_ACTIVE"}, /* corex */
	{0x0a08, "AFIDENT_0_ACTIVE_SIZE"}, /* corex */
	{0x0a0c, "AFIDENT_0_BLOCKS_PER_ACTIVE"}, /* corex */
	{0x0a10, "AFIDENT_0_OFFSET"}, /* corex */
	{0x0a14, "AFIDENT_0_UNITS"}, /* corex */
	{0x0a18, "AFIDENT_0_PTRN_XY_0"}, /* corex */
	{0x0a1c, "AFIDENT_0_PTRN_XY_1"}, /* corex */
	{0x0a20, "AFIDENT_0_PTRN_XY_2"}, /* corex */
	{0x0a24, "AFIDENT_0_PTRN_XY_3"}, /* corex */
	{0x0a28, "AFIDENT_0_PTRN_XY_4"}, /* corex */
	{0x0a2c, "AFIDENT_0_PTRN_XY_5"}, /* corex */
	{0x0a30, "AFIDENT_0_PTRN_XY_6"}, /* corex */
	{0x0a34, "AFIDENT_0_PTRN_XY_7"}, /* corex */
	{0x0a38, "AFIDENT_0_PTRN_0"}, /* corex */
	{0x0a3c, "AFIDENT_0_PTRN_1"}, /* corex */
	{0x0a40, "AFIDENT_0_SWITCHED_PTRN"}, /* corex */
	{0x0a50, "AFIDENT_1_BYPASS"}, /* corex */
	{0x0a54, "AFIDENT_1_START_ACTIVE"}, /* corex */
	{0x0a58, "AFIDENT_1_ACTIVE_SIZE"}, /* corex */
	{0x0a5c, "AFIDENT_1_PER_ACTIVE"}, /* corex */
	{0x0a60, "AFIDENT_1_OFFSET"}, /* corex */
	{0x0a64, "AFIDENT_1_UNITS"}, /* corex */
	{0x0a68, "AFIDENT_1_PTRN_XY_0"}, /* corex */
	{0x0a6c, "AFIDENT_1_PTRN_XY_1"}, /* corex */
	{0x0a70, "AFIDENT_1_PTRN_XY_2"}, /* corex */
	{0x0a74, "AFIDENT_1_PTRN_XY_3"}, /* corex */
	{0x0a78, "AFIDENT_1_PTRN_XY_4"}, /* corex */
	{0x0a7c, "AFIDENT_1_PTRN_XY_5"}, /* corex */
	{0x0a80, "AFIDENT_1_PTRN_XY_6"}, /* corex */
	{0x0a84, "AFIDENT_1_PTRN_XY_7"}, /* corex */
	{0x0a88, "AFIDENT_1_PTRN_0"}, /* corex */
	{0x0a8c, "AFIDENT_1_PTRN_1"}, /* corex */
	{0x0a90, "AFIDENT_1_SWITCHED_PTRN"}, /* corex */
	{0x0aa0, "AFIDENT_STREAM_CRC"},
	{0x0e00, "YEXTR_HDR_MODE"}, /* corex */
	{0x0e04, "YEXTR_MAXNOSKIPPXG"}, /* corex */
	{0x0e08, "YEXTR_SKIPLEVEL_THR"}, /* corex */
	{0x0e0C, "YEXTR_SAT_VALUEG"}, /* corex */
	{0x0e10, "YEXTR_SAT_VALUER"}, /* corex */
	{0x0e14, "YEXTR_SAT_VALUEB"}, /* corex */
	{0x0e18, "YEXTR_NUM_SATG"}, /* corex */
	{0x0e1C, "YEXTR_NUM_SATR"}, /* corex */
	{0x0e20, "YEXTR_NUM_SATB"}, /* corex */
	{0x0e24, "YEXTR_SAT_SUM_G"}, /* corex */
	{0x0e28, "YEXTR_SAT_SUM_R"}, /* corex */
	{0x0e2C, "YEXTR_SAT_SUM_B"}, /* corex */
	{0x0e30, "YEXTR_CLIP_LEFT"}, /* corex */
	{0x0e34, "YEXTR_CLIP_RIGHT"}, /* corex */
	{0x0e38, "YEXTR_COEFG"}, /* corex */
	{0x0e3C, "YEXTR_COEFR"}, /* corex */
	{0x0e40, "YEXTR_COEFB"}, /* corex */
	{0x0e44, "YEXTR_YSHIFT"}, /* corex */
	{0x0e48, "YEXTR_COEFG_SHORT"}, /* corex */
	{0x0e4C, "YEXTR_COEFR_SHORT"}, /* corex */
	{0x0e50, "YEXTR_COEFB_SHORT"}, /* corex */
	{0x0e60, "YEXTR_CRC"},
	{0x0F00, "I_MPD_ON"}, /* corex */
	{0x0F04, "I_AF_CROSS"}, /* corex */
	{0x0F08, "I_MPD_HBIN"}, /* corex */
	{0x0F0C, "I_MPD_VBIN"}, /* corex */
	{0x0F10, "I_COL"}, /* corex */
	{0x0F14, "I_WDR_ON"}, /* corex */
	{0x0F18, "I_WDR_COEF_LONG"}, /* corex */
	{0x0F1C, "I_WDR_COEF_SHORT"}, /* corex */
	{0x0F20, "I_WDR_SHFT_LONG"}, /* corex */
	{0x0F24, "I_WDR_SHFT_SHORT"}, /* corex */
	{0x0F28, "I_WDR_SPLIT_ON"}, /* corex */
	{0x0F2C, "I_OB_VALUE"}, /* corex */
	{0x0F30, "I_ROW"}, /* corex */
	{0x1000, "RCB_IN_CROP"}, /* corex */
	{0x1004, "RCB_IN_CROP_LT"}, /* corex */
	{0x1008, "RCB_IN_CROP_RB"}, /* corex */
	{0x100c, "RCB_BIN"}, /* corex */
	{0x1010, "RCB_OUT_CROP"}, /* corex */
	{0x1014, "RCB_OUT_CROP_LT"}, /* corex */
	{0x1018, "RCB_OUT_CROP_RB"}, /* corex */
	{0x10fc, "RCB_CRC"},
	{0x1100, "CROP_ROI_MAIN_BYPASS"}, /* corex */
	{0x1104, "CROP_ROI_SUB_BYPASS"}, /* corex */
	{0x1110, "CROP_ROI_MAIN_SX"}, /* corex */
	{0x1114, "CROP_ROI_MAIN_SY"}, /* corex */
	{0x1118, "CROP_ROI_MAIN_EX"}, /* corex */
	{0x111c, "CROP_ROI_MAIN_EY"}, /* corex */
	{0x1120, "CROP_ROI_SUB_SX"}, /* corex */
	{0x1124, "CROP_ROI_SUB_SY"}, /* corex */
	{0x1128, "CROP_ROI_SUB_EX"}, /* corex */
	{0x112c, "CROP_ROI_SUB_EY"}, /* corex */
	{0x1200, "PRE_GAMMA_ON"}, /* corex */
	{0x1204, "PRE_GAMMA_LUT_00"}, /* corex */
	{0x1208, "PRE_GAMMA_LUT_01"}, /* corex */
	{0x120C, "PRE_GAMMA_LUT_02"}, /* corex */
	{0x1210, "PRE_GAMMA_LUT_03"}, /* corex */
	{0x1214, "PRE_GAMMA_LUT_04"}, /* corex */
	{0x1218, "PRE_GAMMA_LUT_05"}, /* corex */
	{0x121C, "PRE_GAMMA_LUT_06"}, /* corex */
	{0x1220, "PRE_GAMMA_LUT_07"}, /* corex */
	{0x1224, "PRE_GAMMA_LUT_08"}, /* corex */
	{0x1228, "PRE_GAMMA_LUT_09"}, /* corex */
	{0x122C, "PRE_GAMMA_LUT_10"}, /* corex */
	{0x1230, "PRE_GAMMA_LUT_11"}, /* corex */
	{0x1234, "PRE_GAMMA_LUT_12"}, /* corex */
	{0x1238, "PRE_GAMMA_LUT_13"}, /* corex */
	{0x123C, "PRE_GAMMA_LUT_14"}, /* corex */
	{0x1240, "PRE_GAMMA_LUT_15"}, /* corex */
	{0x1244, "PRE_GAMMA_LUT_16"}, /* corex */
	{0x1248, "PRE_GAMMA_LUT_17"}, /* corex */
	{0x124C, "PRE_GAMMA_LUT_18"}, /* corex */
	{0x1250, "PRE_GAMMA_LUT_19"}, /* corex */
	{0x1254, "PRE_GAMMA_LUT_20"}, /* corex */
	{0x1258, "PRE_GAMMA_LUT_21"}, /* corex */
	{0x125C, "PRE_GAMMA_LUT_22"}, /* corex */
	{0x1260, "PRE_GAMMA_LUT_23"}, /* corex */
	{0x1264, "PRE_GAMMA_LUT_24"}, /* corex */
	{0x1268, "PRE_GAMMA_LUT_25"}, /* corex */
	{0x126C, "PRE_GAMMA_LUT_26"}, /* corex */
	{0x1270, "PRE_GAMMA_LUT_27"}, /* corex */
	{0x1274, "PRE_GAMMA_LUT_28"}, /* corex */
	{0x1278, "PRE_GAMMA_LUT_29"}, /* corex */
	{0x127C, "PRE_GAMMA_LUT_30"}, /* corex */
	{0x1280, "PRE_GAMMA_LUT_31"}, /* corex */
	{0x12f4, "PRE_GAMMA_REG_INTERFACE_VER"},
	{0x12f8, "PRE_GAMMA_BLOCK_ID_CODE"},
	{0x12fc, "PRE_GAMMA_CRC"},
	{0x1400, "REORDER_ON"}, /* corex */
	{0x1404, "REORDER_OB_VALUE"}, /* corex */
	{0x1410, "REORDER_0_ACTIVE_STA_XY"}, /* corex */
	{0x1414, "REORDER_0_ACTIVE_SIZE_XY"}, /* corex */
	{0x1418, "REORDER_0_UNIT_SIZE_XY"}, /* corex */
	{0x141c, "REORDER_0_UNIT_NUM_XY"}, /* corex */
	{0x1420, "REORDER_1_ACTIVE_STA_XY"}, /* corex */
	{0x1424, "REORDER_1_ACTIVE_SIZE_XY"}, /* corex */
	{0x1428, "REORDER_1_UNIT_SIZE_XY"}, /* corex */
	{0x142c, "REORDER_1_UNIT_NUM_XY"}, /* corex */
	{0x1430, "REORDER_TAIL_ON"}, /* corex */
	{0x1434, "REORDER_TAIL_SOURCE_HEIGHT"}, /* corex */
	{0x1438, "REORDER_TAIL_SOURCE_FLAG"}, /* corex */
	{0x1440, "REORDER_TAIL_0_NUM_OF_UNIT_XY_IN_BLK"}, /* corex */
	{0x1444, "REORDER_TAIL_0_NUM_OF_BLK_XY"}, /* corex */
	{0x1448, "REORDER_TAIL_0_SOURCE_WIDTH"}, /* corex */
	{0x144c, "REORDER_TAIL_0_POS_0_7"}, /* corex */
	{0x1450, "REORDER_TAIL_0_POS_8_15"}, /* corex */
	{0x1454, "REORDER_TAIL_0_POS_16_23"}, /* corex */
	{0x1458, "REORDER_TAIL_0_POS_24_31"}, /* corex */
	{0x145c, "REORDER_TAIL_0_FLAG"}, /* corex */
	{0x1480, "REORDER_TAIL_1_NUM_OF_UNIT_XY_IN_BLK"}, /* corex */
	{0x1484, "REORDER_TAIL_1_NUM_OF_BLK_XY"}, /* corex */
	{0x1488, "REORDER_TAIL_1_SOURCE_WIDTH"}, /* corex */
	{0x148c, "REORDER_TAIL_1_POS_0_7"}, /* corex */
	{0x1490, "REORDER_TAIL_1_POS_8_15"}, /* corex */
	{0x1494, "REORDER_TAIL_1_POS_16_23"}, /* corex */
	{0x1498, "REORDER_TAIL_1_POS_24_31"}, /* corex */
	{0x149c, "REORDER_TAIL_1_FLAG"}, /* corex */
	{0x14ec, "REORDER_CRC_0"},
	{0x14fc, "REORDER_CRC_1"},
	{0x1504, "BPC_H_BYPASS"}, /* corex */
	{0x1508, "BPC_H_STATIC_POS_NUM"}, /* corex */
	{0x1510, "BPC_H_STATIC_POS_ADDR"},
	{0x1514, "BPC_H_STATIC_POS_DATA"},
	{0x1518, "BPC_H_IMG_SIZE"}, /* corex */
	{0x151c, "BPC_H_LINE_GAP"}, /* corex */
	{0x1520, "BPC_H_CRC"},
	{0x1584, "BPC_V_BYPASS"}, /* corex */
	{0x1588, "BPC_V_STATIC_POS_NUM"}, /* corex */
	{0x1590, "BPC_V_STATIC_POS_ADDR"},
	{0x1594, "BPC_V_STATIC_POS_DATA"},
	{0x1598, "BPC_V_IMG_SIZE"}, /* corex */
	{0x159c, "BPC_V_LINE_GAP"}, /* corex */
	{0x15a0, "BPC_V_CRC"},
	{0x1600, "ALC_0_ON"},
	{0x1604, "ALC_0_ROI_SX"}, /* corex */
	{0x1608, "ALC_0_ROI_SY"}, /* corex */
	{0x160c, "ALC_0_LUT_TYPE"}, /* corex */
	{0x1610, "ALC_0_GAP_H"}, /* corex */
	{0x1614, "ALC_0_GAP_V"}, /* corex */
	{0x1618, "ALC_0_GAP_H_INV"}, /* corex */
	{0x161c, "ALC_0_GAP_V_INV"}, /* corex */
	{0x1620, "ALC_0_GAP_H_MARGIN"}, /* corex */
	{0x1624, "ALC_0_GAP_V_MARGIN"}, /* corex */
	{0x1628, "ALC_0_GAP_H_MARGIN_INV"}, /* corex */
	{0x162c, "ALC_0_GAP_V_MARGIN_INV"}, /* corex */
	{0x1630, "ALC_0_POS_INTERP_ON"}, /* corex */
	{0x1634, "ALC_0_POS_WEIGHT_INF"}, /* corex */
	{0x1638, "ALC_0_POS_WEIGHT_MAC"}, /* corex */
	{0x1640, "ALC_0_GAIN_SHIFT"}, /* corex */
	{0x1644, "ALC_0_MAX_VAL"}, /* corex */
	{0x1650, "ALC_0_LUT_INIT_TYPE"},
	{0x1654, "ALC_0_LUT_INIT_ADDR"},
	{0x1658, "ALC_0_LUT_INIT_DATA"},
	{0x167c, "ALC_0_CRC"},
	{0x1680, "ALC_1_ON"}, /* corex */
	{0x1684, "ALC_1_ROI_SX"}, /* corex */
	{0x1688, "ALC_1_ROI_SY"}, /* corex */
	{0x168c, "ALC_1_LUT_TYPE"}, /* corex */
	{0x1690, "ALC_1_GAP_H"}, /* corex */
	{0x1694, "ALC_1_GAP_V"}, /* corex */
	{0x1698, "ALC_1_GAP_H_INV"}, /* corex */
	{0x169c, "ALC_1_GAP_V_INV"}, /* corex */
	{0x16a0, "ALC_1_GAP_H_MARGIN"}, /* corex */
	{0x16a4, "ALC_1_GAP_V_MARGIN"}, /* corex */
	{0x16a8, "ALC_1_GAP_H_MARGIN_INV"}, /* corex */
	{0x16ac, "ALC_1_GAP_V_MARGIN_INV"}, /* corex */
	{0x16b0, "ALC_1_POS_INTERP_ON"}, /* corex */
	{0x16b4, "ALC_1_POS_WEIGHT_INF"}, /* corex */
	{0x16b8, "ALC_1_POS_WEIGHT_MAC"}, /* corex */
	{0x16c0, "ALC_1_GAIN_SHIFT"}, /* corex */
	{0x16c4, "ALC_1_MAX_VAL"}, /* corex */
	{0x16d0, "ALC_1_LUT_INIT_TYPE"},
	{0x16d4, "ALC_1_LUT_ADDR"},
	{0x16d8, "ALC_1_LUT_DATA"},
	{0x16fc, "ALC_1_CRC"},
	{0x1700, "POST_GAMMA_ON"}, /* corex */
	{0x1704, "POST_GAMMA_LUT_00"}, /* corex */
	{0x1708, "POST_GAMMA_LUT_01"}, /* corex */
	{0x170C, "POST_GAMMA_LUT_02"}, /* corex */
	{0x1710, "POST_GAMMA_LUT_03"}, /* corex */
	{0x1714, "POST_GAMMA_LUT_04"}, /* corex */
	{0x1718, "POST_GAMMA_LUT_05"}, /* corex */
	{0x171C, "POST_GAMMA_LUT_06"}, /* corex */
	{0x1720, "POST_GAMMA_LUT_07"}, /* corex */
	{0x1724, "POST_GAMMA_LUT_08"}, /* corex */
	{0x1728, "POST_GAMMA_LUT_09"}, /* corex */
	{0x172C, "POST_GAMMA_LUT_10"}, /* corex */
	{0x1730, "POST_GAMMA_LUT_11"}, /* corex */
	{0x1734, "POST_GAMMA_LUT_12"}, /* corex */
	{0x1738, "POST_GAMMA_LUT_13"}, /* corex */
	{0x173C, "POST_GAMMA_LUT_14"}, /* corex */
	{0x1740, "POST_GAMMA_LUT_15"}, /* corex */
	{0x1744, "POST_GAMMA_LUT_16"}, /* corex */
	{0x1748, "POST_GAMMA_LUT_17"}, /* corex */
	{0x174C, "POST_GAMMA_LUT_18"}, /* corex */
	{0x1750, "POST_GAMMA_LUT_19"}, /* corex */
	{0x1754, "POST_GAMMA_LUT_20"}, /* corex */
	{0x1758, "POST_GAMMA_LUT_21"}, /* corex */
	{0x175C, "POST_GAMMA_LUT_22"}, /* corex */
	{0x1760, "POST_GAMMA_LUT_23"}, /* corex */
	{0x1764, "POST_GAMMA_LUT_24"}, /* corex */
	{0x1768, "POST_GAMMA_LUT_25"}, /* corex */
	{0x176C, "POST_GAMMA_LUT_26"}, /* corex */
	{0x1770, "POST_GAMMA_LUT_27"}, /* corex */
	{0x1774, "POST_GAMMA_LUT_28"}, /* corex */
	{0x1778, "POST_GAMMA_LUT_29"}, /* corex */
	{0x177C, "POST_GAMMA_LUT_30"}, /* corex */
	{0x1780, "POST_GAMMA_LUT_31"}, /* corex */
	{0x1804, "POST_GAMMA_SUB_LUT_00"}, /* corex */
	{0x1808, "POST_GAMMA_SUB_LUT_01"}, /* corex */
	{0x180C, "POST_GAMMA_SUB_LUT_02"}, /* corex */
	{0x1810, "POST_GAMMA_SUB_LUT_03"}, /* corex */
	{0x1814, "POST_GAMMA_SUB_LUT_04"}, /* corex */
	{0x1818, "POST_GAMMA_SUB_LUT_05"}, /* corex */
	{0x181C, "POST_GAMMA_SUB_LUT_06"}, /* corex */
	{0x1820, "POST_GAMMA_SUB_LUT_07"}, /* corex */
	{0x1824, "POST_GAMMA_SUB_LUT_08"}, /* corex */
	{0x1828, "POST_GAMMA_SUB_LUT_09"}, /* corex */
	{0x182C, "POST_GAMMA_SUB_LUT_10"}, /* corex */
	{0x1830, "POST_GAMMA_SUB_LUT_11"}, /* corex */
	{0x1834, "POST_GAMMA_SUB_LUT_12"}, /* corex */
	{0x1838, "POST_GAMMA_SUB_LUT_13"}, /* corex */
	{0x183C, "POST_GAMMA_SUB_LUT_14"}, /* corex */
	{0x1840, "POST_GAMMA_SUB_LUT_15"}, /* corex */
	{0x1844, "POST_GAMMA_SUB_LUT_16"}, /* corex */
	{0x1848, "POST_GAMMA_SUB_LUT_17"}, /* corex */
	{0x184C, "POST_GAMMA_SUB_LUT_18"}, /* corex */
	{0x1850, "POST_GAMMA_SUB_LUT_19"}, /* corex */
	{0x1854, "POST_GAMMA_SUB_LUT_20"}, /* corex */
	{0x1858, "POST_GAMMA_SUB_LUT_21"}, /* corex */
	{0x185C, "POST_GAMMA_SUB_LUT_22"}, /* corex */
	{0x1860, "POST_GAMMA_SUB_LUT_23"}, /* corex */
	{0x1864, "POST_GAMMA_SUB_LUT_24"}, /* corex */
	{0x1868, "POST_GAMMA_SUB_LUT_25"}, /* corex */
	{0x186C, "POST_GAMMA_SUB_LUT_26"}, /* corex */
	{0x1870, "POST_GAMMA_SUB_LUT_27"}, /* corex */
	{0x1874, "POST_GAMMA_SUB_LUT_28"}, /* corex */
	{0x1878, "POST_GAMMA_SUB_LUT_29"}, /* corex */
	{0x187C, "POST_GAMMA_SUB_LUT_30"}, /* corex */
	{0x1880, "POST_GAMMA_SUB_LUT_31"}, /* corex */
	{0x18f4, "POST_GAMMA_REG_INTERFACE_VER"},
	{0x18f8, "POST_GAMMA_BLOCK_ID_CODE"},
	{0x18fc, "POST_GAMMA_CRC"},
	{0x1900, "DEPTH_ON"}, /* corex */
	{0x1904, "DEPTH_DMODE"}, /* corex */
	{0x1908, "DEPTH_DSHIFT"}, /* corex */
	{0x190c, "DEPTH_DKSIZE1"}, /* corex */
	{0x1910, "DEPTH_DKSIZE2"}, /* corex */
	{0x1914, "DEPTH_DBIN_UP"}, /* corex */
	{0x1918, "DEPTH_DSCALE_UP"}, /* corex */
	{0x191c, "DEPTH_DSMOOTHE_ON"}, /* corex */
	{0x1920, "DEPTH_DSCAN_ON"}, /* corex */
	{0x1924, "DEPTH_DMEDIAN_ON"}, /* corex */
	{0x1928, "DEPTH_DSLOPE_ON"}, /* corex */
	{0x192c, "DEPTH_DARM_EDGE_H"}, /* corex */
	{0x1930, "DEPTH_DMEDIAN_SIZE"}, /* corex */
	{0x1934, "DEPTH_DSCAN_EDGE"}, /* corex */
	{0x1938, "DEPTH_DSCAN_PENALTY"}, /* corex */
	{0x193c, "DEPTH_DOUT_STAT_MODE"}, /* corex */
	{0x1940, "DEPTH_DINVERSE_SNR"}, /* corex */
	{0x1944, "DEPTH_DCOEF_SNR"}, /* corex */
	{0x1948, "DEPTH_DCOEF_EDGEH"}, /* corex */
	{0x194c, "DEPTH_DCOEF_EDGEV"}, /* corex */
	{0x1950, "DEPTH_DSHIFT_FILTER"}, /* corex */
	{0x1954, "DEPTH_DADD_FILTER"}, /* corex */
	{0x1958, "DEPTH_DMASK_FILTER1"}, /* corex */
	{0x195c, "DEPTH_DMASK_FILTER2"}, /* corex */
	{0x1960, "DEPTH_DMASK_FILTER3"}, /* corex */
	{0x1964, "DEPTH_DMASK_FILTER4"}, /* corex */
	{0x1968, "DEPTH_DMASK_FILTER5"}, /* corex */
	{0x196c, "DEPTH_CROP_X_SIZE"}, /* corex */
	{0x1970, "DEPTH_CROP_Y_SIZE"}, /* corex */
	{0x1974, "DEPTH_AF_SIZE_X"}, /* corex */
	{0x1978, "DEPTH_MPD_ON"}, /* corex */
	{0x197c, "DEPTH_MPD_HBIN"}, /* corex */
	{0x1980, "DEPTH_LUT_ADDR"},
	{0x1984, "DEPTH_LUT_DATA"},
	{0x1990, "DEPTH_CROP_SX"}, /* corex */
	{0x1994, "DEPTH_CROP_SY"}, /* corex */
	{0x1998, "DEPTH_HBLANK_ADD_CYCLE"}, /* corex */
	{0x19fc, "DEPTH_CRC"},
	{0x1c00, "PDSTAT_SAT_ON"}, /* corex */
	{0x1c04, "PDSTAT_SAT_LV0"}, /* corex */
	{0x1c08, "PDSTAT_SAT_LV1"}, /* corex */
	{0x1c0c, "PDSTAT_SAT_LV2"}, /* corex */
	{0x1c10, "PDSTAT_SAT_SRC"}, /* corex */
	{0x1c14, "PDSTAT_SAT_LV0_SUB"}, /* corex */
	{0x1c18, "PDSTAT_SAT_LV1_SUB"}, /* corex */
	{0x1c1c, "PDSTAT_SAT_LV2_SUB"}, /* corex */
	{0x1c20, "PDSTAT_SAT_SRC_SUB"}, /* corex */
	{0x1c30, "PDSTAT_PRE_H_B2_EN"}, /* corex */
	{0x1c34, "PDSTAT_PRE_H_I0_G0"}, /* corex */
	{0x1c38, "PDSTAT_PRE_H_I0_K01"}, /* corex */
	{0x1c3c, "PDSTAT_PRE_H_I0_K02"}, /* corex */
	{0x1c40, "PDSTAT_PRE_H_I0_FTYPE0"}, /* corex */
	{0x1c44, "PDSTAT_PRE_H_I0_G1"}, /* corex */
	{0x1c48, "PDSTAT_PRE_H_I0_K11"}, /* corex */
	{0x1c4c, "PDSTAT_PRE_H_I0_K12"}, /* corex */
	{0x1c50, "PDSTAT_PRE_H_I0_C11"}, /* corex */
	{0x1c54, "PDSTAT_PRE_H_I0_C12"}, /* corex */
	{0x1c58, "PDSTAT_PRE_H_I0_G2"}, /* corex */
	{0x1c5c, "PDSTAT_PRE_H_I0_K21"}, /* corex */
	{0x1c60, "PDSTAT_PRE_H_I0_K22"}, /* corex */
	{0x1c64, "PDSTAT_PRE_H_I0_C21"}, /* corex */
	{0x1c68, "PDSTAT_PRE_H_I0_C22"}, /* corex */
	{0x1c6c, "PDSTAT_PRE_H_I0_BY0"}, /* corex */
	{0x1c70, "PDSTAT_PRE_H_I0_BY1"}, /* corex */
	{0x1c74, "PDSTAT_PRE_H_I0_BY2"}, /* corex */
	{0x1c78, "PDSTAT_PRE_H_I1_G0"}, /* corex */
	{0x1c7c, "PDSTAT_PRE_H_I1_K01"}, /* corex */
	{0x1c80, "PDSTAT_PRE_H_I1_K02"}, /* corex */
	{0x1c84, "PDSTAT_PRE_H_I1_FTYPE0"}, /* corex */
	{0x1c88, "PDSTAT_PRE_H_I1_G1"}, /* corex */
	{0x1c8c, "PDSTAT_PRE_H_I1_K11"}, /* corex */
	{0x1c90, "PDSTAT_PRE_H_I1_K12"}, /* corex */
	{0x1c94, "PDSTAT_PRE_H_I1_C11"}, /* corex */
	{0x1c98, "PDSTAT_PRE_H_I1_C12"}, /* corex */
	{0x1c9c, "PDSTAT_PRE_H_I1_G2"}, /* corex */
	{0x1ca0, "PDSTAT_PRE_H_I1_K21"}, /* corex */
	{0x1ca4, "PDSTAT_PRE_H_I1_K22"}, /* corex */
	{0x1ca8, "PDSTAT_PRE_H_I1_C21"}, /* corex */
	{0x1cac, "PDSTAT_PRE_H_I1_C22"}, /* corex */
	{0x1cb0, "PDSTAT_PRE_H_I1_BY0"}, /* corex */
	{0x1cb4, "PDSTAT_PRE_H_I1_BY1"}, /* corex */
	{0x1cb8, "PDSTAT_PRE_H_I1_BY2"}, /* corex */
	{0x1cbc, "PDSTAT_PRE_H_I2_G0"}, /* corex */
	{0x1cc0, "PDSTAT_PRE_H_I2_K01"}, /* corex */
	{0x1cc4, "PDSTAT_PRE_H_I2_K02"}, /* corex */
	{0x1cc8, "PDSTAT_PRE_H_I2_FTYPE0"}, /* corex */
	{0x1ccc, "PDSTAT_PRE_H_I2_G1"}, /* corex */
	{0x1cd0, "PDSTAT_PRE_H_I2_K11"}, /* corex */
	{0x1cd4, "PDSTAT_PRE_H_I2_K12"}, /* corex */
	{0x1cd8, "PDSTAT_PRE_H_I2_C11"}, /* corex */
	{0x1cdc, "PDSTAT_PRE_H_I2_C12"}, /* corex */
	{0x1ce0, "PDSTAT_PRE_H_I2_G2"}, /* corex */
	{0x1ce4, "PDSTAT_PRE_H_I2_K21"}, /* corex */
	{0x1ce8, "PDSTAT_PRE_H_I2_K22"}, /* corex */
	{0x1cec, "PDSTAT_PRE_H_I2_C21"}, /* corex */
	{0x1cf0, "PDSTAT_PRE_H_I2_C22"}, /* corex */
	{0x1cf4, "PDSTAT_PRE_H_I2_BY0"}, /* corex */
	{0x1cf8, "PDSTAT_PRE_H_I2_BY1"}, /* corex */
	{0x1cfc, "PDSTAT_PRE_H_I2_BY2"}, /* corex */
	{0x1d00, "PDSTAT_PRE_H_ACCM_V_NUM"}, /* corex */
	{0x1d04, "PDSTAT_PRE_H_ACCM_V_SKIP"}, /* corex */
	{0x1d08, "PDSTAT_PRE_H_ACCM_V_SHIFT"}, /* corex */
	{0x1d0c, "PDSTAT_PRE_H_BIN_H_B0_NUM"}, /* corex */
	{0x1d10, "PDSTAT_PRE_H_BIN_H_B1_NUM"}, /* corex */
	{0x1d14, "PDSTAT_PRE_H_BIN_H_B2_NUM"}, /* corex */
	{0x1d18, "PDSTAT_PRE_H_BIN_H_B0_SKIP"}, /* corex */
	{0x1d1c, "PDSTAT_PRE_H_BIN_H_B1_SKIP"}, /* corex */
	{0x1d20, "PDSTAT_PRE_H_BIN_H_B2_SKIP"}, /* corex */
	{0x1d24, "PDSTAT_PRE_H_BIN_FIRST"}, /* corex */
	{0x1d28, "PDSTAT_PRE_V_B2_EN"}, /* corex */
	{0x1d2c, "PDSTAT_PRE_V_I0_G0"}, /* corex */
	{0x1d30, "PDSTAT_PRE_V_I0_KI"}, /* corex */
	{0x1d34, "PDSTAT_PRE_V_I0_K01"}, /* corex */
	{0x1d38, "PDSTAT_PRE_V_I0_K02"}, /* corex */
	{0x1d3c, "PDSTAT_PRE_V_I0_C01"}, /* corex */
	{0x1d40, "PDSTAT_PRE_V_I0_C02"}, /* corex */
	{0x1d44, "PDSTAT_PRE_V_I0_BY0"}, /* corex */
	{0x1d48, "PDSTAT_PRE_V_I1_G0"}, /* corex */
	{0x1d4c, "PDSTAT_PRE_V_I1_KI"}, /* corex */
	{0x1d50, "PDSTAT_PRE_V_I1_K01"}, /* corex */
	{0x1d54, "PDSTAT_PRE_V_I1_K02"}, /* corex */
	{0x1d58, "PDSTAT_PRE_V_I1_C01"}, /* corex */
	{0x1d5c, "PDSTAT_PRE_V_I1_C02"}, /* corex */
	{0x1d60, "PDSTAT_PRE_V_I1_BY0"}, /* corex */
	{0x1d64, "PDSTAT_PRE_V_I2_G0"}, /* corex */
	{0x1d68, "PDSTAT_PRE_V_I2_KI"}, /* corex */
	{0x1d6c, "PDSTAT_PRE_V_I2_K01"}, /* corex */
	{0x1d70, "PDSTAT_PRE_V_I2_K02"}, /* corex */
	{0x1d74, "PDSTAT_PRE_V_I2_C01"}, /* corex */
	{0x1d78, "PDSTAT_PRE_V_I2_C02"}, /* corex */
	{0x1d7c, "PDSTAT_PRE_V_I2_BY0"}, /* corex */
	{0x1d80, "PDSTAT_PRE_V_ACCM_H_NUM"}, /* corex */
	{0x1d84, "PDSTAT_PRE_V_ACCM_H_SKIP"}, /* corex */
	{0x1d88, "PDSTAT_PRE_V_ACCM_H_SHIFT"}, /* corex */
	{0x1d8c, "PDSTAT_PRE_V_BIN_V_B0_NUM"}, /* corex */
	{0x1d90, "PDSTAT_PRE_V_BIN_V_B1_NUM"}, /* corex */
	{0x1d94, "PDSTAT_PRE_V_BIN_V_B2_NUM"}, /* corex */
	{0x1d98, "PDSTAT_PRE_V_BIN_V_B0_SKIP"}, /* corex */
	{0x1d9c, "PDSTAT_PRE_V_BIN_V_B1_SKIP"}, /* corex */
	{0x1da0, "PDSTAT_PRE_V_BIN_V_B2_SKIP"}, /* corex */
	{0x1da4, "PDSTAT_PRE_V_BIN_FIRST"}, /* corex */
	{0x1da8, "PDSTAT_XCOR_H_ON"}, /* corex */
	{0x1dac, "PDSTAT_XCOR_H_PHASE_RANGE"}, /* corex */
	{0x1db0, "PDSTAT_XCOR_H_I0_CORING"}, /* corex */
	{0x1db4, "PDSTAT_XCOR_H_I1_CORING"}, /* corex */
	{0x1db8, "PDSTAT_XCOR_H_I2_CORING"}, /* corex */
	{0x1dbc, "PDSTAT_XCOR_H_COR_TYPE_B0"}, /* corex */
	{0x1dc0, "PDSTAT_XCOR_H_COR_TYPE_B1"}, /* corex */
	{0x1dc4, "PDSTAT_XCOR_H_COR_TYPE_B2"}, /* corex */
	{0x1dc8, "PDSTAT_XCOR_H_CORING_TH_B0"}, /* corex */
	{0x1dcc, "PDSTAT_XCOR_H_CORING_TH_B1"}, /* corex */
	{0x1dd0, "PDSTAT_XCOR_H_CORING_TH_B2"}, /* corex */
	{0x1dd4, "PDSTAT_XCOR_H_CORING_TY"}, /* corex */
	{0x1de0, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0"}, /* corex */
	{0x1de4, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1"}, /* corex */
	{0x1de8, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2"}, /* corex */
	{0x1dec, "PDSTAT_XCOR_V_ON"}, /* corex */
	{0x1df0, "PDSTAT_XCOR_V_PHASE_RANGE"}, /* corex */
	{0x1df4, "PDSTAT_XCOR_V_I0_CORING"}, /* corex */
	{0x1df8, "PDSTAT_XCOR_V_I1_CORING"}, /* corex */
	{0x1dfc, "PDSTAT_XCOR_V_I2_CORING"}, /* corex */
	{0x1e00, "PDSTAT_XCOR_V_COR_TYPE_B0"}, /* corex */
	{0x1e04, "PDSTAT_XCOR_V_COR_TYPE_B1"}, /* corex */
	{0x1e08, "PDSTAT_XCOR_V_COR_TYPE_B2"}, /* corex */
	{0x1e0c, "PDSTAT_XCOR_V_CORING_TH_B0"}, /* corex */
	{0x1e10, "PDSTAT_XCOR_V_CORING_TH_B1"}, /* corex */
	{0x1e14, "PDSTAT_XCOR_V_CORING_TH_B2"}, /* corex */
	{0x1e18, "PDSTAT_XCOR_V_CORING_TY"}, /* corex */
	{0x1e24, "PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0"}, /* corex */
	{0x1e28, "PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1"}, /* corex */
	{0x1e2c, "PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B2"}, /* corex */
	{0x1e30, "PDSTAT_ROI_MAIN_SX"}, /* corex */
	{0x1e34, "PDSTAT_ROI_MAIN_SY"}, /* corex */
	{0x1e38, "PDSTAT_ROI_MAIN_EX"}, /* corex */
	{0x1e3c, "PDSTAT_ROI_MAIN_EY"}, /* corex */
	{0x1e40, "PDSTAT_ROI_SUB_SX"}, /* corex */
	{0x1e44, "PDSTAT_ROI_SUB_SY"}, /* corex */
	{0x1e48, "PDSTAT_ROI_SUB_EX"}, /* corex */
	{0x1e4c, "PDSTAT_ROI_SUB_EY"}, /* corex */
	{0x1e50, "PDSTAT_ROI_MAIN_SROI"}, /* corex */
	{0x1e54, "PDSTAT_ROI_MAIN_S0SX"}, /* corex */
	{0x1e58, "PDSTAT_ROI_MAIN_S0SY"}, /* corex */
	{0x1e5c, "PDSTAT_ROI_MAIN_S0EX"}, /* corex */
	{0x1e60, "PDSTAT_ROI_MAIN_S0EY"}, /* corex */
	{0x1e64, "PDSTAT_ROI_MAIN_S1SX"}, /* corex */
	{0x1e68, "PDSTAT_ROI_MAIN_S1SY"}, /* corex */
	{0x1e6c, "PDSTAT_ROI_MAIN_S1EX"}, /* corex */
	{0x1e70, "PDSTAT_ROI_MAIN_S1EY"}, /* corex */
	{0x1e74, "PDSTAT_ROI_MAIN_S2SX"}, /* corex */
	{0x1e78, "PDSTAT_ROI_MAIN_S2SY"}, /* corex */
	{0x1e7c, "PDSTAT_ROI_MAIN_S2EX"}, /* corex */
	{0x1e80, "PDSTAT_ROI_MAIN_S2EY"}, /* corex */
	{0x1e84, "PDSTAT_ROI_MAIN_S3SX"}, /* corex */
	{0x1e88, "PDSTAT_ROI_MAIN_S3SY"}, /* corex */
	{0x1e8c, "PDSTAT_ROI_MAIN_S3EX"}, /* corex */
	{0x1e90, "PDSTAT_ROI_MAIN_S3EY"}, /* corex */
	{0x1e94, "PDSTAT_ROI_SUB_SROI"}, /* corex */
	{0x1e98, "PDSTAT_ROI_SUB_S0SX"}, /* corex */
	{0x1e9c, "PDSTAT_ROI_SUB_S0SY"}, /* corex */
	{0x1ea0, "PDSTAT_ROI_SUB_S0EX"}, /* corex */
	{0x1ea4, "PDSTAT_ROI_SUB_S0EY"}, /* corex */
	{0x1ea8, "PDSTAT_ROI_SUB_S1SX"}, /* corex */
	{0x1eac, "PDSTAT_ROI_SUB_S1SY"}, /* corex */
	{0x1eb0, "PDSTAT_ROI_SUB_S1EX"}, /* corex */
	{0x1eb4, "PDSTAT_ROI_SUB_S1EY"}, /* corex */
	{0x1eb8, "PDSTAT_ROI_SUB_S2SX"}, /* corex */
	{0x1ebc, "PDSTAT_ROI_SUB_S2SY"}, /* corex */
	{0x1ec0, "PDSTAT_ROI_SUB_S2EX"}, /* corex */
	{0x1ec4, "PDSTAT_ROI_SUB_S2EY"}, /* corex */
	{0x1ec8, "PDSTAT_ROI_SUB_S3SX"}, /* corex */
	{0x1ecc, "PDSTAT_ROI_SUB_S3SY"}, /* corex */
	{0x1ed0, "PDSTAT_ROI_SUB_S3EX"}, /* corex */
	{0x1ed4, "PDSTAT_ROI_SUB_S3EY"}, /* corex */
	{0x1ed8, "PDSTAT_ROI_MAIN_MWM_CX"}, /* corex */
	{0x1edc, "PDSTAT_ROI_MAIN_MWM_CY"}, /* corex */
	{0x1ee0, "PDSTAT_ROI_MAIN_MWM_SX"}, /* corex */
	{0x1ee4, "PDSTAT_ROI_MAIN_MWM_SY"}, /* corex */
	{0x1ee8, "PDSTAT_ROI_MAIN_MWM_EX"}, /* corex */
	{0x1eec, "PDSTAT_ROI_MAIN_MWM_EY"}, /* corex */
	{0x1ef0, "PDSTAT_ROI_SUB_MWM_CX"}, /* corex */
	{0x1ef4, "PDSTAT_ROI_SUB_MWM_CY"}, /* corex */
	{0x1ef8, "PDSTAT_ROI_SUB_MWM_SX"}, /* corex */
	{0x1efc, "PDSTAT_ROI_SUB_MWM_SY"}, /* corex */
	{0x1f00, "PDSTAT_ROI_SUB_MWM_EX"}, /* corex */
	{0x1f04, "PDSTAT_ROI_SUB_MWM_EY"}, /* corex */
	{0x1f08, "PDSTAT_ROI_MAIN_MWS_ON"}, /* corex */
	{0x1f0c, "PDSTAT_ROI_MAIN_MWS_SX"}, /* corex */
	{0x1f10, "PDSTAT_ROI_MAIN_MWS_SY"}, /* corex */
	{0x1f14, "PDSTAT_ROI_MAIN_MWS_SIZE_X"}, /* corex */
	{0x1f18, "PDSTAT_ROI_MAIN_MWS_SIZE_Y"}, /* corex */
	{0x1f1c, "PDSTAT_ROI_MAIN_MWS_GAP_X"}, /* corex */
	{0x1f20, "PDSTAT_ROI_MAIN_MWS_GAP_Y"}, /* corex */
	{0x1f24, "PDSTAT_ROI_MAIN_MWS_NO_X"}, /* corex */
	{0x1f28, "PDSTAT_ROI_MAIN_MWS_NO_Y"}, /* corex */
	{0x1f2c, "PDSTAT_ROI_SUB_MWS_ON"}, /* corex */
	{0x1f30, "PDSTAT_ROI_SUB_MWS_SX"}, /* corex */
	{0x1f34, "PDSTAT_ROI_SUB_MWS_SY"}, /* corex */
	{0x1f38, "PDSTAT_ROI_SUB_MWS_SIZE_X"}, /* corex */
	{0x1f40, "PDSTAT_ROI_SUB_MWS_SIZE_Y"}, /* corex */
	{0x1f44, "PDSTAT_ROI_SUB_MWS_GAP_X"}, /* corex */
	{0x1f48, "PDSTAT_ROI_SUB_MWS_GAP_Y"}, /* corex */
	{0x1f4c, "PDSTAT_ROI_SUB_MWS_NO_X"}, /* corex */
	{0x1f50, "PDSTAT_ROI_SUB_MWS_NO_Y"}, /* corex */
	{0x1f54, "PDSTAT_H_WDR_SPLIT_ON"}, /* corex */
	{0x1f58, "PDSTAT_V_ON"}, /* corex */
	{0x1ffc, "PDSTAT_CRC"},
	{0xa000, "DMA_AUTO_FLUSH_MODE"}, /* corex */
	{0x2004, "DMA_AUTO_FLUSH_STATUS"},
	{0x2008, "DMA_CONFIG"},
	{0x2010, "DMA_ROL_FIFO_FULLNESS"},
	{0x2020, "DMA_ROL_STATUS0"},
	{0x2024, "DMA_ROL_STATUS1"},
	{0x2028, "DMA_ROL_STATUS2"},
	{0x2030, "DMA_ROL_POS_M0"},
	{0x2034, "DMA_ROL_POS_M1"},
	{0x2038, "DMA_ROL_POS_M2"},
	{0x203c, "DMA_ROL_POS_M3"},
	{0x2040, "DMA_ROL_POS_M4"},
	{0x2044, "DMA_ROL_POS_M5"},
	{0x2048, "DMA_ROL_POS_M6"},
	{0x204c, "DMA_ROL_POS_M7"},
	{0x2060, "DMA_ROL_BUF_M0"},
	{0x2064, "DMA_ROL_BUF_M1"},
	{0x2068, "DMA_ROL_BUF_M2"},
	{0x206c, "DMA_ROL_BUF_M3"},
	{0x2070, "DMA_ROL_BUF_M4"},
	{0x2074, "DMA_ROL_BUF_M5"},
	{0x2078, "DMA_ROL_BUF_M6"},
	{0x207c, "DMA_ROL_BUF_M7"},
	{0x2100, "DMA_MPD_IMG_ENABLE"}, /* corex */
	{0x2104, "DMA_MPD_IMG_DATA_FORMAT"}, /* corex */
	{0x2108, "DMA_MPD_IMG_IMG_WIDTH"}, /* corex */
	{0x210c, "DMA_MPD_IMG_IMG_HEIGHT"}, /* corex */
	{0x2110, "DMA_MPD_IMG_IMG_STRIDE"}, /* corex */
	{0x2114, "DMA_MPD_IMG_BASE_ADDRESS0"}, /* corex */
	{0x2118, "DMA_MPD_IMG_BASE_ADDRESS1"}, /* corex */
	{0x211c, "DMA_MPD_IMG_BASE_ADDRESS2"}, /* corex */
	{0x2120, "DMA_MPD_IMG_BASE_ADDRESS3"}, /* corex */
	{0x2124, "DMA_MPD_IMG_BASE_ADDRESS4"}, /* corex */
	{0x2128, "DMA_MPD_IMG_BASE_ADDRESS5"}, /* corex */
	{0x212c, "DMA_MPD_IMG_BASE_ADDRESS6"}, /* corex */
	{0x2130, "DMA_MPD_IMG_BASE_ADDRESS7"}, /* corex */
	{0x2134, "DMA_MPD_IMG_BASE_ADDRESS8"}, /* corex */
	{0x2138, "DMA_MPD_IMG_BASE_ADDRESS9"}, /* corex */
	{0x213c, "DMA_MPD_IMG_BASE_ADDRESS10"}, /* corex */
	{0x2140, "DMA_MPD_IMG_BASE_ADDRESS11"}, /* corex */
	{0x2144, "DMA_MPD_IMG_BASE_ADDRESS12"}, /* corex */
	{0x2148, "DMA_MPD_IMG_BASE_ADDRESS13"}, /* corex */
	{0x214c, "DMA_MPD_IMG_BASE_ADDRESS14"}, /* corex */
	{0x2150, "DMA_MPD_IMG_BASE_ADDRESS15"}, /* corex */
	{0x2154, "DMA_MPD_IMG_BASE_ADDRESS16"}, /* corex */
	{0x2158, "DMA_MPD_IMG_BASE_ADDRESS17"}, /* corex */
	{0x215c, "DMA_MPD_IMG_BASE_ADDRESS18"}, /* corex */
	{0x2160, "DMA_MPD_IMG_BASE_ADDRESS19"}, /* corex */
	{0x2164, "DMA_MPD_IMG_BASE_ADDRESS20"}, /* corex */
	{0x2168, "DMA_MPD_IMG_BASE_ADDRESS21"}, /* corex */
	{0x216c, "DMA_MPD_IMG_BASE_ADDRESS22"}, /* corex */
	{0x2170, "DMA_MPD_IMG_BASE_ADDRESS23"}, /* corex */
	{0x2174, "DMA_MPD_IMG_BASE_ADDRESS24"}, /* corex */
	{0x2178, "DMA_MPD_IMG_BASE_ADDRESS25"}, /* corex */
	{0x217c, "DMA_MPD_IMG_BASE_ADDRESS26"}, /* corex */
	{0x2180, "DMA_MPD_IMG_BASE_ADDRESS27"}, /* corex */
	{0x2184, "DMA_MPD_IMG_BASE_ADDRESS28"}, /* corex */
	{0x2188, "DMA_MPD_IMG_BASE_ADDRESS29"}, /* corex */
	{0x218c, "DMA_MPD_IMG_BASE_ADDRESS30"}, /* corex */
	{0x2190, "DMA_MPD_IMG_USER_BIT"}, /* corex */
	/* {0x21ff, "DMA_MPD_IMG_CRC"}, */ /* access fail */
	{0x2200, "DMA_DEPTH_IMG_ENABLE"}, /* corex */
	{0x2204, "DMA_DEPTH_IMG_DATA_FORMAT"}, /* corex */
	{0x2208, "DMA_DEPTH_IMG_IMG_WIDTH"}, /* corex */
	{0x220c, "DMA_DEPTH_IMG_IMG_HEIGHT"}, /* corex */
	{0x2210, "DMA_DEPTH_IMG_IMG_STRIDE"}, /* corex */
	{0x2214, "DMA_DEPTH_IMG_BASE_ADDRESS0"}, /* corex */
	{0x2218, "DMA_DEPTH_IMG_BASE_ADDRESS1"}, /* corex */
	{0x221c, "DMA_DEPTH_IMG_BASE_ADDRESS2"}, /* corex */
	{0x2220, "DMA_DEPTH_IMG_BASE_ADDRESS3"}, /* corex */
	{0x2224, "DMA_DEPTH_IMG_BASE_ADDRESS4"}, /* corex */
	{0x2228, "DMA_DEPTH_IMG_BASE_ADDRESS5"}, /* corex */
	{0x222c, "DMA_DEPTH_IMG_BASE_ADDRESS6"}, /* corex */
	{0x2230, "DMA_DEPTH_IMG_BASE_ADDRESS7"}, /* corex */
	{0x2234, "DMA_DEPTH_IMG_BASE_ADDRESS8"}, /* corex */
	{0x2238, "DMA_DEPTH_IMG_BASE_ADDRESS9"}, /* corex */
	{0x223c, "DMA_DEPTH_IMG_BASE_ADDRESS10"}, /* corex */
	{0x2240, "DMA_DEPTH_IMG_BASE_ADDRESS11"}, /* corex */
	{0x2244, "DMA_DEPTH_IMG_BASE_ADDRESS12"}, /* corex */
	{0x2248, "DMA_DEPTH_IMG_BASE_ADDRESS13"}, /* corex */
	{0x224c, "DMA_DEPTH_IMG_BASE_ADDRESS14"}, /* corex */
	{0x2250, "DMA_DEPTH_IMG_BASE_ADDRESS15"}, /* corex */
	{0x2254, "DMA_DEPTH_IMG_BASE_ADDRESS16"}, /* corex */
	{0x2258, "DMA_DEPTH_IMG_BASE_ADDRESS17"}, /* corex */
	{0x225c, "DMA_DEPTH_IMG_BASE_ADDRESS18"}, /* corex */
	{0x2260, "DMA_DEPTH_IMG_BASE_ADDRESS19"}, /* corex */
	{0x2264, "DMA_DEPTH_IMG_BASE_ADDRESS20"}, /* corex */
	{0x2268, "DMA_DEPTH_IMG_BASE_ADDRESS21"}, /* corex */
	{0x226c, "DMA_DEPTH_IMG_BASE_ADDRESS22"}, /* corex */
	{0x2270, "DMA_DEPTH_IMG_BASE_ADDRESS23"}, /* corex */
	{0x2274, "DMA_DEPTH_IMG_BASE_ADDRESS24"}, /* corex */
	{0x2278, "DMA_DEPTH_IMG_BASE_ADDRESS25"}, /* corex */
	{0x227c, "DMA_DEPTH_IMG_BASE_ADDRESS26"}, /* corex */
	{0x2280, "DMA_DEPTH_IMG_BASE_ADDRESS27"}, /* corex */
	{0x2284, "DMA_DEPTH_IMG_BASE_ADDRESS28"}, /* corex */
	{0x2288, "DMA_DEPTH_IMG_BASE_ADDRESS29"}, /* corex */
	{0x228c, "DMA_DEPTH_IMG_BASE_ADDRESS30"}, /* corex */
	{0x2290, "DMA_DEPTH_IMG_USER_BIT"}, /* corex */
	/* {0x22ff, "DMA_DEPTH_IMG_CRC"}, */ /* access fail */
	{0x2300, "DMA_DEPTH_PD_ENABLE"}, /* corex */
	{0x2304, "DMA_DEPTH_PD_DATA_FORMAT"}, /* corex */
	{0x2308, "DMA_DEPTH_PD_IMG_WIDTH"}, /* corex */
	{0x230c, "DMA_DEPTH_PD_IMG_HEIGHT"}, /* corex */
	{0x2310, "DMA_DEPTH_PD_IMG_STRIDE"}, /* corex */
	{0x2314, "DMA_DEPTH_PD_BASE_ADDRESS0"}, /* corex */
	{0x2318, "DMA_DEPTH_PD_BASE_ADDRESS1"}, /* corex */
	{0x231c, "DMA_DEPTH_PD_BASE_ADDRESS2"}, /* corex */
	{0x2320, "DMA_DEPTH_PD_BASE_ADDRESS3"}, /* corex */
	{0x2324, "DMA_DEPTH_PD_BASE_ADDRESS4"}, /* corex */
	{0x2328, "DMA_DEPTH_PD_BASE_ADDRESS5"}, /* corex */
	{0x232c, "DMA_DEPTH_PD_BASE_ADDRESS6"}, /* corex */
	{0x2330, "DMA_DEPTH_PD_BASE_ADDRESS7"}, /* corex */
	{0x2334, "DMA_DEPTH_PD_BASE_ADDRESS8"}, /* corex */
	{0x2338, "DMA_DEPTH_PD_BASE_ADDRESS9"}, /* corex */
	{0x233c, "DMA_DEPTH_PD_BASE_ADDRESS10"}, /* corex */
	{0x2340, "DMA_DEPTH_PD_BASE_ADDRESS11"}, /* corex */
	{0x2344, "DMA_DEPTH_PD_BASE_ADDRESS12"}, /* corex */
	{0x2348, "DMA_DEPTH_PD_BASE_ADDRESS13"}, /* corex */
	{0x234c, "DMA_DEPTH_PD_BASE_ADDRESS14"}, /* corex */
	{0x2350, "DMA_DEPTH_PD_BASE_ADDRESS15"}, /* corex */
	{0x2354, "DMA_DEPTH_PD_BASE_ADDRESS16"}, /* corex */
	{0x2358, "DMA_DEPTH_PD_BASE_ADDRESS17"}, /* corex */
	{0x235c, "DMA_DEPTH_PD_BASE_ADDRESS18"}, /* corex */
	{0x2360, "DMA_DEPTH_PD_BASE_ADDRESS19"}, /* corex */
	{0x2364, "DMA_DEPTH_PD_BASE_ADDRESS20"}, /* corex */
	{0x2368, "DMA_DEPTH_PD_BASE_ADDRESS21"}, /* corex */
	{0x236c, "DMA_DEPTH_PD_BASE_ADDRESS22"}, /* corex */
	{0x2370, "DMA_DEPTH_PD_BASE_ADDRESS23"}, /* corex */
	{0x2374, "DMA_DEPTH_PD_BASE_ADDRESS24"}, /* corex */
	{0x2378, "DMA_DEPTH_PD_BASE_ADDRESS25"}, /* corex */
	{0x237c, "DMA_DEPTH_PD_BASE_ADDRESS26"}, /* corex */
	{0x2380, "DMA_DEPTH_PD_BASE_ADDRESS27"}, /* corex */
	{0x2384, "DMA_DEPTH_PD_BASE_ADDRESS28"}, /* corex */
	{0x2388, "DMA_DEPTH_PD_BASE_ADDRESS29"}, /* corex */
	{0x238c, "DMA_DEPTH_PD_BASE_ADDRESS30"}, /* corex */
	{0x2390, "DMA_DEPTH_PD_USER_BIT"}, /* corex */
	/* {0x23ff, "DMA_DEPTH_PD_CRC"}, */ /* access fail */
	{0x2400, "DMA_PDSTAT_0_ENABLE"}, /* corex */
	{0x2404, "DMA_PDSTAT_0_DATA_FORMAT"}, /* corex */
	{0x2408, "DMA_PDSTAT_0_IMG_WIDTH"}, /* corex */
	{0x240c, "DMA_PDSTAT_0_IMG_HEIGHT"}, /* corex */
	{0x2410, "DMA_PDSTAT_0_IMG_STRIDE"}, /* corex */
	{0x2414, "DMA_PDSTAT_0_BASE_ADDRESS0"}, /* corex */
	{0x2418, "DMA_PDSTAT_0_BASE_ADDRESS1"}, /* corex */
	{0x241c, "DMA_PDSTAT_0_BASE_ADDRESS2"}, /* corex */
	{0x2420, "DMA_PDSTAT_0_BASE_ADDRESS3"}, /* corex */
	{0x2424, "DMA_PDSTAT_0_BASE_ADDRESS4"}, /* corex */
	{0x2428, "DMA_PDSTAT_0_BASE_ADDRESS5"}, /* corex */
	{0x242c, "DMA_PDSTAT_0_BASE_ADDRESS6"}, /* corex */
	{0x2430, "DMA_PDSTAT_0_BASE_ADDRESS7"}, /* corex */
	{0x2434, "DMA_PDSTAT_0_BASE_ADDRESS8"}, /* corex */
	{0x2438, "DMA_PDSTAT_0_BASE_ADDRESS9"}, /* corex */
	{0x243c, "DMA_PDSTAT_0_BASE_ADDRESS10"}, /* corex */
	{0x2440, "DMA_PDSTAT_0_BASE_ADDRESS11"}, /* corex */
	{0x2444, "DMA_PDSTAT_0_BASE_ADDRESS12"}, /* corex */
	{0x2448, "DMA_PDSTAT_0_BASE_ADDRESS13"}, /* corex */
	{0x244c, "DMA_PDSTAT_0_BASE_ADDRESS14"}, /* corex */
	{0x2450, "DMA_PDSTAT_0_BASE_ADDRESS15"}, /* corex */
	{0x2454, "DMA_PDSTAT_0_BASE_ADDRESS16"}, /* corex */
	{0x2458, "DMA_PDSTAT_0_BASE_ADDRESS17"}, /* corex */
	{0x245c, "DMA_PDSTAT_0_BASE_ADDRESS18"}, /* corex */
	{0x2460, "DMA_PDSTAT_0_BASE_ADDRESS19"}, /* corex */
	{0x2464, "DMA_PDSTAT_0_BASE_ADDRESS20"}, /* corex */
	{0x2468, "DMA_PDSTAT_0_BASE_ADDRESS21"}, /* corex */
	{0x246c, "DMA_PDSTAT_0_BASE_ADDRESS22"}, /* corex */
	{0x2470, "DMA_PDSTAT_0_BASE_ADDRESS23"}, /* corex */
	{0x2474, "DMA_PDSTAT_0_BASE_ADDRESS24"}, /* corex */
	{0x2478, "DMA_PDSTAT_0_BASE_ADDRESS25"}, /* corex */
	{0x247c, "DMA_PDSTAT_0_BASE_ADDRESS26"}, /* corex */
	{0x2480, "DMA_PDSTAT_0_BASE_ADDRESS27"}, /* corex */
	{0x2484, "DMA_PDSTAT_0_BASE_ADDRESS28"}, /* corex */
	{0x2488, "DMA_PDSTAT_0_BASE_ADDRESS29"}, /* corex */
	{0x248c, "DMA_PDSTAT_0_BASE_ADDRESS30"}, /* corex */
	{0x2490, "DMA_PDSTAT_0_USER_BIT"}, /* corex */
	/* {0x24ff, "DMA_PDSTAT_0_CRC"}, */ /* access fail */
	{0x2500, "RDMA_ROL_STATUS0"},
	{0x2504, "RDMA_ROL_STATUS1"},
	{0x2508, "RDMA_ROL_STATUS2"},
	{0x250c, "RDMA_ROL_STATUS3"},
	{0x2510, "RDMA_ROL_STATUS4"},
	{0x2514, "RDMA_ROL_STATUS5"},
	{0x2518, "RDMA_ROL_STATUS6"},
	{0x251c, "RDMA_ROL_STATUS7"},
	{0x2520, "RDMA_ROL_STATUS8"},
	{0x2524, "RDMA_ROL_STATUS9"},
	{0x2528, "RDMA_ROL_STATUS10"},
	{0x252c, "RDMA_ROL_STATUS11"},
	{0x2530, "RDMA_ROL_STATUS12"},
	{0x2534, "RDMA_ROL_STATUS13"},
	{0x2538, "RDMA_ROL_STATUS14"},
	{0x2570, "RDMA_LINE_GAP"}, /* corex */
	{0x2574, "RDMA_INT_STATUS"},
	{0x2580, "RDMA_BAYER_CTRL"}, /* corex */
	{0x2584, "RDMA_BAYER_MO"}, /* corex */
	{0x2588, "RDMA_BAYER_THRESHOLD"}, /* corex */
	{0x258c, "RDMA_BAYER_VOTF"}, /* corex */
	{0x2590, "RDMA_BAYER_FORMAT"}, /* corex */
	{0x2594, "RDMA_BAYER_WIDTH"}, /* corex */
	{0x2598, "RDMA_BAYER_HEIGHT"}, /* corex */
	{0x259c, "RDMA_BAYER_PAY_STRIDE"}, /* corex */
	{0x25a0, "RDMA_BAYER_PAY_BASE0"}, /* corex */
	{0x25a4, "RDMA_BAYER_PAY_BASE1"}, /* corex */
	{0x25a8, "RDMA_BAYER_PAY_BASE2"}, /* corex */
	{0x25ac, "RDMA_BAYER_PAY_BASE3"}, /* corex */
	{0x25b0, "RDMA_BAYER_PAY_BASE4"}, /* corex */
	{0x25b4, "RDMA_BAYER_PAY_BASE5"}, /* corex */
	{0x25b8, "RDMA_BAYER_PAY_BASE6"}, /* corex */
	{0x25bc, "RDMA_BAYER_PAY_BASE7"}, /* corex */
	{0x25c0, "RDMA_BAYER_PAY_BASE8"}, /* corex */
	{0x25c4, "RDMA_BAYER_PAY_BASE9"}, /* corex */
	{0x25c8, "RDMA_BAYER_PAY_BASE10"}, /* corex */
	{0x25cc, "RDMA_BAYER_PAY_BASE11"}, /* corex */
	{0x25d0, "RDMA_BAYER_PAY_BASE12"}, /* corex */
	{0x25d4, "RDMA_BAYER_PAY_BASE13"}, /* corex */
	{0x25d8, "RDMA_BAYER_PAY_BASE14"}, /* corex */
	{0x25dc, "RDMA_BAYER_PAY_BASE15"}, /* corex */
	{0x25e0, "RDMA_BAYER_PAY_BASE16"}, /* corex */
	{0x25e4, "RDMA_BAYER_PAY_BASE17"}, /* corex */
	{0x25e8, "RDMA_BAYER_PAY_BASE18"}, /* corex */
	{0x25ec, "RDMA_BAYER_PAY_BASE19"}, /* corex */
	{0x25f0, "RDMA_BAYER_PAY_BASE20"}, /* corex */
	{0x25f4, "RDMA_BAYER_PAY_BASE21"}, /* corex */
	{0x25f8, "RDMA_BAYER_PAY_BASE22"}, /* corex */
	{0x25fc, "RDMA_BAYER_PAY_BASE23"}, /* corex */
	{0x2600, "RDMA_BAYER_PAY_BASE24"}, /* corex */
	{0x2604, "RDMA_BAYER_PAY_BASE25"}, /* corex */
	{0x2608, "RDMA_BAYER_PAY_BASE26"}, /* corex */
	{0x260c, "RDMA_BAYER_PAY_BASE27"}, /* corex */
	{0x2610, "RDMA_BAYER_PAY_BASE28"}, /* corex */
	{0x2614, "RDMA_BAYER_PAY_BASE29"}, /* corex */
	{0x2618, "RDMA_BAYER_PAY_BASE30"}, /* corex */
	{0x261c, "RDMA_BAYER_PAY_BASE31"}, /* corex */
	{0x2620, "RDMA_BAYER_PAY_USER0"}, /* corex */
	{0x2624, "RDMA_BAYER_PAY_USER1"}, /* corex */
	{0x2628, "RDMA_BAYER_PAY_USER2"}, /* corex */
	{0x262c, "RDMA_BAYER_PAY_USER3"}, /* corex */
	{0x2630, "RDMA_BAYER_PAY_USER4"}, /* corex */
	{0x2634, "RDMA_BAYER_PAY_USER5"}, /* corex */
	{0x2638, "RDMA_BAYER_PAY_USER6"}, /* corex */
	{0x263c, "RDMA_BAYER_PAY_USER7"}, /* corex */
	{0x2640, "RDMA_BAYER_PAY_USER8"}, /* corex */
	{0x2644, "RDMA_BAYER_PAY_USER9"}, /* corex */
	{0x2648, "RDMA_BAYER_PAY_USER10"}, /* corex */
	{0x264c, "RDMA_BAYER_PAY_USER11"}, /* corex */
	{0x2650, "RDMA_BAYER_PAY_USER12"}, /* corex */
	{0x2654, "RDMA_BAYER_PAY_USER13"}, /* corex */
	{0x2658, "RDMA_BAYER_PAY_USER14"}, /* corex */
	{0x265c, "RDMA_BAYER_PAY_USER15"}, /* corex */
	{0x2660, "RDMA_BAYER_PAY_USER16"}, /* corex */
	{0x2664, "RDMA_BAYER_PAY_USER17"}, /* corex */
	{0x2668, "RDMA_BAYER_PAY_USER18"}, /* corex */
	{0x266c, "RDMA_BAYER_PAY_USER19"}, /* corex */
	{0x2670, "RDMA_BAYER_PAY_USER20"}, /* corex */
	{0x2674, "RDMA_BAYER_PAY_USER21"}, /* corex */
	{0x2678, "RDMA_BAYER_PAY_USER22"}, /* corex */
	{0x267c, "RDMA_BAYER_PAY_USER23"}, /* corex */
	{0x2680, "RDMA_BAYER_PAY_USER24"}, /* corex */
	{0x2684, "RDMA_BAYER_PAY_USER25"}, /* corex */
	{0x2688, "RDMA_BAYER_PAY_USER26"}, /* corex */
	{0x268c, "RDMA_BAYER_PAY_USER27"}, /* corex */
	{0x2690, "RDMA_BAYER_PAY_USER28"}, /* corex */
	{0x2694, "RDMA_BAYER_PAY_USER29"}, /* corex */
	{0x2698, "RDMA_BAYER_PAY_USER30"}, /* corex */
	{0x269c, "RDMA_BAYER_PAY_USER31"}, /* corex */
	{0x271c, "RDMA_BAYER_HDR_STRIDE"}, /* corex */
	{0x2720, "RDMA_BAYER_HDR_BASE0"}, /* corex */
	{0x2724, "RDMA_BAYER_HDR_BASE1"}, /* corex */
	{0x2728, "RDMA_BAYER_HDR_BASE2"}, /* corex */
	{0x272c, "RDMA_BAYER_HDR_BASE3"}, /* corex */
	{0x2730, "RDMA_BAYER_HDR_BASE4"}, /* corex */
	{0x2734, "RDMA_BAYER_HDR_BASE5"}, /* corex */
	{0x2738, "RDMA_BAYER_HDR_BASE6"}, /* corex */
	{0x273c, "RDMA_BAYER_HDR_BASE7"}, /* corex */
	{0x2740, "RDMA_BAYER_HDR_BASE8"}, /* corex */
	{0x2744, "RDMA_BAYER_HDR_BASE9"}, /* corex */
	{0x2748, "RDMA_BAYER_HDR_BASE10"}, /* corex */
	{0x274c, "RDMA_BAYER_HDR_BASE11"}, /* corex */
	{0x2750, "RDMA_BAYER_HDR_BASE12"}, /* corex */
	{0x2754, "RDMA_BAYER_HDR_BASE13"}, /* corex */
	{0x2758, "RDMA_BAYER_HDR_BASE14"}, /* corex */
	{0x275c, "RDMA_BAYER_HDR_BASE15"}, /* corex */
	{0x2760, "RDMA_BAYER_HDR_BASE16"}, /* corex */
	{0x2764, "RDMA_BAYER_HDR_BASE17"}, /* corex */
	{0x2768, "RDMA_BAYER_HDR_BASE18"}, /* corex */
	{0x276c, "RDMA_BAYER_HDR_BASE19"}, /* corex */
	{0x2770, "RDMA_BAYER_HDR_BASE20"}, /* corex */
	{0x2774, "RDMA_BAYER_HDR_BASE21"}, /* corex */
	{0x2778, "RDMA_BAYER_HDR_BASE22"}, /* corex */
	{0x277c, "RDMA_BAYER_HDR_BASE23"}, /* corex */
	{0x2780, "RDMA_BAYER_HDR_BASE24"}, /* corex */
	{0x2784, "RDMA_BAYER_HDR_BASE25"}, /* corex */
	{0x2788, "RDMA_BAYER_HDR_BASE26"}, /* corex */
	{0x278c, "RDMA_BAYER_HDR_BASE27"}, /* corex */
	{0x2790, "RDMA_BAYER_HDR_BASE28"}, /* corex */
	{0x2794, "RDMA_BAYER_HDR_BASE29"}, /* corex */
	{0x2798, "RDMA_BAYER_HDR_BASE30"}, /* corex */
	{0x279c, "RDMA_BAYER_HDR_BASE31"}, /* corex */
	{0x27a0, "RDMA_BAYER_HDR_USER0"}, /* corex */
	{0x27a4, "RDMA_BAYER_HDR_USER1"}, /* corex */
	{0x27a8, "RDMA_BAYER_HDR_USER2"}, /* corex */
	{0x27ac, "RDMA_BAYER_HDR_USER3"}, /* corex */
	{0x27b0, "RDMA_BAYER_HDR_USER4"}, /* corex */
	{0x27b4, "RDMA_BAYER_HDR_USER5"}, /* corex */
	{0x27b8, "RDMA_BAYER_HDR_USER6"}, /* corex */
	{0x27bc, "RDMA_BAYER_HDR_USER7"}, /* corex */
	{0x27c0, "RDMA_BAYER_HDR_USER8"}, /* corex */
	{0x27c4, "RDMA_BAYER_HDR_USER9"}, /* corex */
	{0x27c8, "RDMA_BAYER_HDR_USER10"}, /* corex */
	{0x27cc, "RDMA_BAYER_HDR_USER11"}, /* corex */
	{0x27d0, "RDMA_BAYER_HDR_USER12"}, /* corex */
	{0x27d4, "RDMA_BAYER_HDR_USER13"}, /* corex */
	{0x27d8, "RDMA_BAYER_HDR_USER14"}, /* corex */
	{0x27dc, "RDMA_BAYER_HDR_USER15"}, /* corex */
	{0x27e0, "RDMA_BAYER_HDR_USER16"}, /* corex */
	{0x27e4, "RDMA_BAYER_HDR_USER17"}, /* corex */
	{0x27e8, "RDMA_BAYER_HDR_USER18"}, /* corex */
	{0x27ec, "RDMA_BAYER_HDR_USER19"}, /* corex */
	{0x27f0, "RDMA_BAYER_HDR_USER20"}, /* corex */
	{0x27f4, "RDMA_BAYER_HDR_USER21"}, /* corex */
	{0x27f8, "RDMA_BAYER_HDR_USER22"}, /* corex */
	{0x27fc, "RDMA_BAYER_HDR_USER23"}, /* corex */
	{0x2800, "RDMA_BAYER_HDR_USER24"}, /* corex */
	{0x2804, "RDMA_BAYER_HDR_USER25"}, /* corex */
	{0x2808, "RDMA_BAYER_HDR_USER26"}, /* corex */
	{0x280c, "RDMA_BAYER_HDR_USER27"}, /* corex */
	{0x2810, "RDMA_BAYER_HDR_USER28"}, /* corex */
	{0x2814, "RDMA_BAYER_HDR_USER29"}, /* corex */
	{0x2818, "RDMA_BAYER_HDR_USER30"}, /* corex */
	{0x281c, "RDMA_BAYER_HDR_USER31"}, /* corex */
	{0x2870, "RDMA_BAYER_STATUS"},
	{0x2874, "RDMA_BAYER_CRC0"},
	{0x2878, "RDMA_BAYER_CRC1"},
	{0x2880, "RDMA_AF_CTRL"}, /* corex */
	{0x2884, "RDMA_AF_MO"}, /* corex */
	{0x2888, "RDMA_AF_THRESHOLD"}, /* corex */
	{0x288c, "RDMA_AF_VOTF"}, /* corex */
	{0x2890, "RDMA_AF_FORMAT"}, /* corex */
	{0x2894, "RDMA_AF_WIDTH"}, /* corex */
	{0x2898, "RDMA_AF_HEIGHT"}, /* corex */
	{0x289c, "RDMA_AF_STRIDE"}, /* corex */
	{0x28a0, "RDMA_AF_BASE0"}, /* corex */
	{0x28a4, "RDMA_AF_BASE1"}, /* corex */
	{0x28a8, "RDMA_AF_BASE2"}, /* corex */
	{0x28ac, "RDMA_AF_BASE3"}, /* corex */
	{0x28b0, "RDMA_AF_BASE4"}, /* corex */
	{0x28b4, "RDMA_AF_BASE5"}, /* corex */
	{0x28b8, "RDMA_AF_BASE6"}, /* corex */
	{0x28bc, "RDMA_AF_BASE7"}, /* corex */
	{0x28c0, "RDMA_AF_BASE8"}, /* corex */
	{0x28c4, "RDMA_AF_BASE9"}, /* corex */
	{0x28c8, "RDMA_AF_BASE10"}, /* corex */
	{0x28cc, "RDMA_AF_BASE11"}, /* corex */
	{0x28d0, "RDMA_AF_BASE12"}, /* corex */
	{0x28d4, "RDMA_AF_BASE13"}, /* corex */
	{0x28d8, "RDMA_AF_BASE14"}, /* corex */
	{0x28dc, "RDMA_AF_BASE15"}, /* corex */
	{0x28e0, "RDMA_AF_BASE16"}, /* corex */
	{0x28e4, "RDMA_AF_BASE17"}, /* corex */
	{0x28e8, "RDMA_AF_BASE18"}, /* corex */
	{0x28ec, "RDMA_AF_BASE19"}, /* corex */
	{0x28f0, "RDMA_AF_BASE20"}, /* corex */
	{0x28f4, "RDMA_AF_BASE21"}, /* corex */
	{0x28f8, "RDMA_AF_BASE22"}, /* corex */
	{0x28fc, "RDMA_AF_BASE23"}, /* corex */
	{0x2900, "RDMA_AF_BASE24"}, /* corex */
	{0x2904, "RDMA_AF_BASE25"}, /* corex */
	{0x2908, "RDMA_AF_BASE26"}, /* corex */
	{0x290c, "RDMA_AF_BASE27"}, /* corex */
	{0x2910, "RDMA_AF_BASE28"}, /* corex */
	{0x2914, "RDMA_AF_BASE29"}, /* corex */
	{0x2918, "RDMA_AF_BASE30"}, /* corex */
	{0x291c, "RDMA_AF_BASE31"}, /* corex */
	{0x2920, "RDMA_AF_USER0"}, /* corex */
	{0x2924, "RDMA_AF_USER1"}, /* corex */
	{0x2928, "RDMA_AF_USER2"}, /* corex */
	{0x292c, "RDMA_AF_USER3"}, /* corex */
	{0x2930, "RDMA_AF_USER4"}, /* corex */
	{0x2934, "RDMA_AF_USER5"}, /* corex */
	{0x2938, "RDMA_AF_USER6"}, /* corex */
	{0x293c, "RDMA_AF_USER7"}, /* corex */
	{0x2940, "RDMA_AF_USER8"}, /* corex */
	{0x2944, "RDMA_AF_USER9"}, /* corex */
	{0x2948, "RDMA_AF_USER10"}, /* corex */
	{0x294c, "RDMA_AF_USER11"}, /* corex */
	{0x2950, "RDMA_AF_USER12"}, /* corex */
	{0x2954, "RDMA_AF_USER13"}, /* corex */
	{0x2958, "RDMA_AF_USER14"}, /* corex */
	{0x295c, "RDMA_AF_USER15"}, /* corex */
	{0x2960, "RDMA_AF_USER16"}, /* corex */
	{0x2964, "RDMA_AF_USER17"}, /* corex */
	{0x2968, "RDMA_AF_USER18"}, /* corex */
	{0x296c, "RDMA_AF_USER19"}, /* corex */
	{0x2970, "RDMA_AF_USER20"}, /* corex */
	{0x2974, "RDMA_AF_USER21"}, /* corex */
	{0x2978, "RDMA_AF_USER22"}, /* corex */
	{0x297c, "RDMA_AF_USER23"}, /* corex */
	{0x2980, "RDMA_AF_USER24"}, /* corex */
	{0x2984, "RDMA_AF_USER25"}, /* corex */
	{0x2988, "RDMA_AF_USER26"}, /* corex */
	{0x298c, "RDMA_AF_USER27"}, /* corex */
	{0x2990, "RDMA_AF_USER28"}, /* corex */
	{0x2994, "RDMA_AF_USER29"}, /* corex */
	{0x2998, "RDMA_AF_USER30"}, /* corex */
	{0x299c, "RDMA_AF_USER31"}, /* corex */
	{0x29f0, "RDMA_AF_STATUS"},
	{0x29f4, "RDMA_AF_CRC"},
	{0x2c00, "BBBSIZE_FLAG"}, /* corex */
	{0x2c04, "PWIDTH"}, /* corex */
	{0x2c08, "AAA_LOW_THRE"}, /* corex */
	{0x2c0c, "ORIG_GGG_DDD"}, /* corex */
	{0x2c10, "IMAGE_SIZE"}, /* corex */
	{0x2c14, "FFF_TH_AND_MSB_INFO"}, /* corex */
	{0x2c18, "OUT_PPC_AND_HDR_MODE_SEL"}, /* corex */
	{0x2c1c, "QQQ"}, /* corex */
	{0x2c20, "STEP1_COEFF"}, /* corex */
	{0x2c24, "STEP2_COEFF"}, /* corex */
	{0x2c28, "STEP3_COEFF"}, /* corex */
	{0x2c2c, "FUNC_REG_L00_H"}, /* corex */
	{0x2c30, "FUNC_REG_L00_L"}, /* corex */
	{0x2c34, "FUNC_REG_L01_H"}, /* corex */
	{0x2c38, "FUNC_REG_L01_L"}, /* corex */
	{0x2c3c, "FUNC_REG_L02_H"}, /* corex */
	{0x2c40, "FUNC_REG_L02_L"}, /* corex */
	{0x2c44, "FUNC_REG_L03_H"}, /* corex */
	{0x2c48, "FUNC_REG_L03_L"}, /* corex */
	{0x2c4c, "FUNC_REG_L04_H"}, /* corex */
	{0x2c50, "FUNC_REG_L04_L"}, /* corex */
	{0x2c54, "FUNC_REG_L05_H"}, /* corex */
	{0x2c58, "FUNC_REG_L05_L"}, /* corex */
	{0x2c5c, "FUNC_REG_L06_H"}, /* corex */
	{0x2c60, "FUNC_REG_L06_L"}, /* corex */
	{0x2c64, "FUNC_REG_L07_H"}, /* corex */
	{0x2c68, "FUNC_REG_L07_L"}, /* corex */
	{0x2c6c, "FUNC_REG_L08_H"}, /* corex */
	{0x2c70, "FUNC_REG_L08_L"}, /* corex */
	{0x2c74, "FUNC_REG_L09_H"}, /* corex */
	{0x2c78, "FUNC_REG_L09_L"}, /* corex */
	{0x2c7c, "FUNC_REG_L10_H"}, /* corex */
	{0x2c80, "FUNC_REG_L10_L"}, /* corex */
	{0x2c84, "FUNC_REG_L11_H"}, /* corex */
	{0x2c88, "FUNC_REG_L11_L"}, /* corex */
	{0x2c8c, "LEV_THR_INFUNCREG_K00_0"}, /* corex */
	{0x2c90, "LEV_THR_INFUNCREG_K00_1"}, /* corex */
	{0x2c94, "LEV_THR_INFUNCREG_K00_2"}, /* corex */
	{0x2c98, "LEV_THR_INFUNCREG_K00_3"}, /* corex */
	{0x2c9c, "LEV_THR_INFUNCREG_K01_0"}, /* corex */
	{0x2ca0, "LEV_THR_INFUNCREG_K01_1"}, /* corex */
	{0x2ca4, "LEV_THR_INFUNCREG_K01_2"}, /* corex */
	{0x2ca8, "LEV_THR_INFUNCREG_K01_3"}, /* corex */
	{0x2cac, "LEV_THR_INFUNCREG_K02_0"}, /* corex */
	{0x2cb0, "LEV_THR_INFUNCREG_K02_1"}, /* corex */
	{0x2cb4, "LEV_THR_INFUNCREG_K02_2"}, /* corex */
	{0x2cb8, "LEV_THR_INFUNCREG_K02_3"}, /* corex */
	{0x2cbc, "LEV_THR_INFUNCREG_K03_0"}, /* corex */
	{0x2cc0, "LEV_THR_INFUNCREG_K03_1"}, /* corex */
	{0x2cc4, "LEV_THR_INFUNCREG_K03_2"}, /* corex */
	{0x2cc8, "LEV_THR_INFUNCREG_K03_3"}, /* corex */
	{0x2ccc, "LEV_THR_INFUNCREG_K04_0"}, /* corex */
	{0x2cd0, "LEV_THR_INFUNCREG_K04_1"}, /* corex */
	{0x2cd4, "LEV_THR_INFUNCREG_K04_2"}, /* corex */
	{0x2cd8, "LEV_THR_INFUNCREG_K04_3"}, /* corex */
	{0x2cdc, "DATA_ADD_INFUNCREG_K00"}, /* corex */
	{0x2ce0, "DATA_ADD_INFUNCREG_K01"}, /* corex */
	{0x2ce4, "DATA_ADD_INFUNCREG_K02"}, /* corex */
	{0x2ce8, "DATA_ADD_INFUNCREG_K03"}, /* corex */
	{0x2cec, "DATA_ADD_INFUNCREG_K04"}, /* corex */
	{0x2cf0, "PPP_FRAME_KKK_HEIGHT_AND_NUM"}, /* corex */
	{0x2cf4, "FUNC_SUBPART_HEIGHT"}, /* corex */
	{0x2cf8, "TIME_OUT_U_PREVAL"}, /* corex */
	{0x2cfc, "TIME_OUT_U_POSTVAL"}, /* corex */
	{0x2d00, "TIME_OUT_O_PREVAL"}, /* corex */
	{0x2d04, "TIME_OUT_O_POSTVAL"}, /* corex */
	{0x2d08, "SDC_AUTO_RESET"}, /* corex */
	{0x2d0c, "SDC_SW_RESET"}, /* corex */
	{0x2d10, "ERROR_PAD"}, /* corex */
	{0x2d14, "VBI_HBI"}, /* corex */
	{0x2d18, "DBG_SEL"}, /* corex */
	{0x2d1c, "STATUS"}, /* corex */
	{0x2d20, "DBG"},
	{0x2d24, "PROCESSING_POS"},
	{0x4000, "COREX_ENABLE"},
	{0x4004, "COREX_RESET"},
	{0x4008, "COREX_FAST_MODE"},
	{0x400c, "COREX_UPDATE_TYPE_0"},
	{0x4010, "COREX_UPDATE_TYPE_1"},
	{0x4014, "COREX_UPDATE_MODE_0"},
	{0x4018, "COREX_UPDATE_MODE_1"},
	{0x401c, "COREX_START_0"},
	{0x4020, "COREX_START_1"},
	{0x4024, "COREX_COPY_FROM_IP_0"},
	{0x4028, "COREX_COPY_FROM_IP_1"},
	{0x402c, "COREX_STATUS_0"},
	{0x4030, "COREX_STATUS_1"},
	{0x4034, "COREX_PRE_ADDR_CONFIG"},
	{0x4038, "COREX_PRE_DATA_CONFIG"},
	{0x403c, "COREX_POST_ADDR_CONFIG"},
	{0x4040, "COREX_POST_DATA_CONFIG"},
	{0x4044, "COREX_PRE_POST_CONFIG_EN"},
	{0x4048, "COREX_TYPE_WRITE"},
	{0x404c, "COREX_TYPE_WRITE_TRIGGER"},
	{0x4050, "COREX_TYPE_READ"},
	{0x4054, "COREX_TYPE_READ_OFFSET"},
	{0x4058, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0x405c, "COREX_INTERRUPT_VECTOR"},
	{0x4060, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0x4064, "COREX_INTERRUPT_MASK"},
	{0x40f4, "COREX_REG_INTERFACE_VER"},
};

const struct is_reg pdp_regs_corex[] = {
	{0x0000, "GLOBAL_ENABLE"},
	{0x0004, "ONE_SHOT_ENABLE"},
	{0x0008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0x000c, "SW_RESET"},
	{0x0010, "SW_CORE_RESET"},
	{0x0014, "HW_RESET"},
	{0x0018, "FORCE_INTERNAL_CLOCK"},
	{0x001c, "TRANS_STOP_REQ"},
	{0x0020, "TRANS_STOP_REQ_RDY"},
	{0x0024, "IDLENESS_STATUS"},
	{0x0028, "SELREGISTER"},
	{0x002c, "SELREGISTERMODE"},
	{0x0030, "SHADOW_CONTROL"},
	{0x0034, "SHADOW_SW_TRIGGER"},
	{0x0038, "AUTO_MASK_PREADY"},
	{0x003c, "INTERRUPT_AUTO_MASK"},
	{0x0040, "IP_POST_FRAME_GAP"},
	{0x8044, "IP_USE_END_INTERRUPT_ENABLE"}, /* corex */
	{0x8048, "IP_END_INTERRUPT_ENABLE"}, /* corex */
	{0x804c, "IP_CORRUPTED_INTERRUPT_ENABLE"}, /* corex */
	{0x8054, "IP_COUTFIFO_END_ON_VSYNC_FALL"}, /* corex */
	{0x805c, "IP_INT_ON_COL_ROW"}, /* corex */
	{0x8060, "IP_INT_ON_COL_ROW_CORD"}, /* corex */
	{0x8068, "IP_CHAIN_INPUT_SELECT"}, /* corex */
	{0x8070, "IP_USE_INPUT_FRAME_START_IN"}, /* corex */
	{0x8078, "IP_ROL_SELECT"}, /* corex */
	{0x807c, "IP_ROL_MODE"}, /* corex */
	{0x0080, "IP_ROL_RESET"},
	{0x0084, "IP_PROCESSING"},
	{0x8094, "IP_FRO_NUMBER_GRP0"}, /* corex */
	{0x8098, "IP_FRO_NUMBER_GRP1"}, /* corex */
	{0x809c, "IP_FRO_NUMBER_GRP2"}, /* corex */
	{0x00ac, "IP_FRO_FRM_CNT"},
	{0x80b0, "IP_FRO_FRM_MED_INT"}, /* corex */
	{0x80b4, "IP_FRO_LINE_MED_INT"}, /* corex */
	{0x00b8, "IP_FRO_FRM_FAIL"},
	{0x00d0, "IP_STALL_OUT"},
	{0x80d8, "IP_PDSTAT_PATH_ON"}, /* corex */
	{0x80dc, "IP_PDSTAT_DEPTH_ON"}, /* corex */
	{0x00e0, "IP_COREX_HW_TRIGGER_GAP"},
	{0x00f0, "IP_VERSION"},
	{0x0100, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0x0104, "CONTINT_INT1"},
	{0x0108, "CONTINT_INT1_ENABLE"},
	{0x010c, "CONTINT_INT1_STATUS"},
	{0x0110, "CONTINT_INT1_CLEAR"},
	{0x0114, "CONTINT_INT2"},
	{0x0118, "CONTINT_INT2_ENABLE"},
	{0x011c, "CONTINT_INT2_STATUS"},
	{0x0120, "CONTINT_INT2_CLEAR"},
	{0x8200, "SECU_CTRL_ID"}, /* shdow */
	{0x8210, "SECU_CTRL_TZPC_0"}, /* shdow */
	{0x8214, "SECU_CTRL_TZPC_1"}, /* shdow */
	{0x8218, "SECU_CTRL_TZPC_2"}, /* shdow */
	{0x821c, "SECU_CTRL_TZPC_3"}, /* shdow */
	{0x8220, "SECU_CTRL_SPARE"}, /* shdow */
	{0x0300, "FRO_MODE_EN"},
	{0x0304, "FRO_GLOBAL_ENABLE"},
	{0x0308, "FRO_ONE_SHOT_ENABLE"},
	{0x030c, "FRO_FRAME_COUNT"},
	{0x0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0x0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0x0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT"},
	{0x0320, "FRO_DONE"},
	{0x0324, "FRO_BUSY"},
	{0x0330, "FRO_HISTORY_INT0_0"},
	{0x0334, "FRO_HISTORY_INT0_1"},
	{0x0338, "FRO_HISTORY_INT0_2"},
	{0x033c, "FRO_HISTORY_INT0_3"},
	{0x0340, "FRO_HISTORY_INT0_4"},
	{0x0344, "FRO_HISTORY_INT0_5"},
	{0x0348, "FRO_HISTORY_INT0_6"},
	{0x034c, "FRO_HISTORY_INT0_7"},
	{0x0350, "FRO_HISTORY_INT0_8"},
	{0x0354, "FRO_HISTORY_INT0_9"},
	{0x0358, "FRO_HISTORY_INT0_10"},
	{0x035c, "FRO_HISTORY_INT0_11"},
	{0x0360, "FRO_HISTORY_INT0_12"},
	{0x0364, "FRO_HISTORY_INT0_13"},
	{0x0368, "FRO_HISTORY_INT0_14"},
	{0x036c, "FRO_HISTORY_INT0_15"},
	{0x0370, "FRO_HISTORY_INT1_0"},
	{0x0374, "FRO_HISTORY_INT1_1"},
	{0x0378, "FRO_HISTORY_INT1_2"},
	{0x037c, "FRO_HISTORY_INT1_3"},
	{0x0380, "FRO_HISTORY_INT1_4"},
	{0x0384, "FRO_HISTORY_INT1_5"},
	{0x0388, "FRO_HISTORY_INT1_6"},
	{0x038c, "FRO_HISTORY_INT1_7"},
	{0x0390, "FRO_HISTORY_INT1_8"},
	{0x0394, "FRO_HISTORY_INT1_9"},
	{0x0398, "FRO_HISTORY_INT1_10"},
	{0x039c, "FRO_HISTORY_INT1_11"},
	{0x03a0, "FRO_HISTORY_INT1_12"},
	{0x03a4, "FRO_HISTORY_INT1_13"},
	{0x03a8, "FRO_HISTORY_INT1_14"},
	{0x03ac, "FRO_HISTORY_INT1_15"},
	{0x03b0, "FRO_SW_RESET"},
	{0x03b4, "FRO_INT0_CLEAR"},
	{0x03b8, "FRO_INT1_CLEAR"},
	{0x03c0, "FRO_INT0"},
	{0x03c4, "FRO_INT1"},
	{0x8400, "STRGEN_ENABLE"}, /* corex */
	{0x8404, "STRGEN_CONFIG"}, /* corex */
	{0x8408, "STRGEN_PRE_FRAME_GAP"}, /* corex */
	{0x840c, "STRGEN_PIXEL_GAP"}, /* corex */
	{0x8410, "STRGEN_LINE_GAP"}, /* corex */
	{0x8414, "STRGEN_IMAGE_WIDTH"}, /* corex */
	{0x8418, "STRGEN_IMAGE_HEIGHT"}, /* corex */
	{0x841c, "STRGEN_DATA_VALUE"}, /* corex */
	{0x04f4, "STRGEN_REG_INTERFACE_VER"},
	{0x04f8, "STRGEN_BLOCK_ID_CODE"},
	{0x04fc, "STRGEN_STREAM_CRC"},
	{0x8800, "LIC_OPERATION_MODE"}, /* corex */
	{0x8804, "LIC_BUFFER_COMMON_CONFIG"}, /* corex */
	{0x8808, "LIC_DYNAMIC_ALLOC_CONFIG"}, /* corex */
	{0x880c, "LIC_STATIC_ALLOC_CONFIG1"}, /* corex */
	{0x8810, "LIC_STATIC_ALLOC_CONFIG2"}, /* corex */
	{0x8814, "LIC_STATIC_ALLOC_CONFIG3"}, /* corex */
	{0x8820, "LIC_INPUT_CONFIG1"}, /* corex */
	{0x8824, "LIC_INPUT_CONFIG2"}, /* corex */
	{0x8828, "LIC_INPUT_CONFIG3"}, /* corex */
	{0x882c, "LIC_OUTPUT_CONFIG"}, /* corex */
	{0x8830, "LIC_DEBUG_CONFIG"}, /* corex */
	{0x0834, "LIC_DEBUG_CONFIG1"},
	{0x883c, "LIC_GAMMA_EN"}, /* corex */
	{0x8840, "LIC_GAMMA_X_PNTS_TBL"}, /* corex */
	{0x8844, "LIC_GAMMA_X_PNTS_TBL_1"}, /* corex */
	{0x8848, "LIC_GAMMA_X_PNTS_TBL_2"}, /* corex */
	{0x884c, "LIC_GAMMA_X_PNTS_TBL_3"}, /* corex */
	{0x8850, "LIC_GAMMA_X_PNTS_TBL_4"}, /* corex */
	{0x8854, "LIC_GAMMA_X_PNTS_TBL_5"}, /* corex */
	{0x8858, "LIC_GAMMA_X_PNTS_TBL_6"}, /* corex */
	{0x885c, "LIC_GAMMA_X_PNTS_TBL_7"}, /* corex */
	{0x8860, "LIC_GAMMA_X_PNTS_TBL_8"}, /* corex */
	{0x8864, "LIC_GAMMA_X_PNTS_TBL_9"}, /* corex */
	{0x8868, "LIC_GAMMA_X_PNTS_TBL_10"}, /* corex */
	{0x886c, "LIC_GAMMA_X_PNTS_TBL_11"}, /* corex */
	{0x8870, "LIC_GAMMA_X_PNTS_TBL_12"}, /* corex */
	{0x8874, "LIC_GAMMA_X_PNTS_TBL_13"}, /* corex */
	{0x8878, "LIC_GAMMA_X_PNTS_TBL_14"}, /* corex */
	{0x887c, "LIC_GAMMA_X_PNTS_TBL_15"}, /* corex */
	{0x8880, "LIC_GAMMA_Y_PNTS_TBL"}, /* corex */
	{0x8884, "LIC_GAMMA_Y_PNTS_TBL_1"}, /* corex */
	{0x8888, "LIC_GAMMA_Y_PNTS_TBL_2"}, /* corex */
	{0x888c, "LIC_GAMMA_Y_PNTS_TBL_3"}, /* corex */
	{0x8890, "LIC_GAMMA_Y_PNTS_TBL_4"}, /* corex */
	{0x8894, "LIC_GAMMA_Y_PNTS_TBL_5"}, /* corex */
	{0x8898, "LIC_GAMMA_Y_PNTS_TBL_6"}, /* corex */
	{0x889c, "LIC_GAMMA_Y_PNTS_TBL_7"}, /* corex */
	{0x88a0, "LIC_GAMMA_Y_PNTS_TBL_8"}, /* corex */
	{0x88a4, "LIC_GAMMA_Y_PNTS_TBL_9"}, /* corex */
	{0x88a8, "LIC_GAMMA_Y_PNTS_TBL_10"}, /* corex */
	{0x88ac, "LIC_GAMMA_Y_PNTS_TBL_11"}, /* corex */
	{0x88b0, "LIC_GAMMA_Y_PNTS_TBL_12"}, /* corex */
	{0x88b4, "LIC_GAMMA_Y_PNTS_TBL_13"}, /* corex */
	{0x88b8, "LIC_GAMMA_Y_PNTS_TBL_14"}, /* corex */
	{0x88bc, "LIC_GAMMA_Y_PNTS_TBL_15"}, /* corex */
	{0x08c0, "LIC_DEBUG_INPUT"},
	{0x08c4, "LIC_DEBUG_OUTPUT"},
	{0x08c8, "LIC_DEBUG_BUFFER"},
	{0x8900, "CINFIFO_OUTPUT_CINFIFO_ENABLE"}, /* corex */
	{0x8904, "CINFIFO_OUTPUT_IMAGE_DIMENSIONS"}, /* corex */
	{0x8908, "CINFIFO_OUTPUT_T1_INTERVAL"}, /* corex */
	{0x890c, "CINFIFO_OUTPUT_T2_INTERVAL"}, /* corex */
	{0x8910, "CINFIFO_OUTPUT_T3_INTERVAL"}, /* corex */
	{0x8914, "CINFIFO_OUTPUT_T4_INTERVAL"}, /* corex */
	{0x8918, "CINFIFO_OUTPUT_T5_INTERVAL"}, /* corex */
	{0x891c, "CINFIFO_OUTPUT_T6_INTERVAL"}, /* corex */
	{0x8920, "CINFIFO_OUTPUT_T7_INTERVAL"}, /* corex */
	{0x0924, "CINFIFO_OUTPUT_COUNT_AT_STALL"},
	{0x0928, "CINFIFO_OUTPUT_T2_WAIT_FOR_FS"},
	{0x092c, "CINFIFO_OUTPUT_START_STALL"},
	{0x0930, "CINFIFO_OUTPUT_STOP_STALL"},
	{0x0934, "CINFIFO_OUTPUT_STALL_EN_THR"},
	{0x0938, "CINFIFO_OUTPUT_COL_CNT"},
	{0x093c, "CINFIFO_OUTPUT_LINE_CNT"},
	{0x0940, "CINFIFO_OUTPUT_TOTAL_SIZE_CNT"},
	{0x0944, "CINFIFO_OUTPUT_ERROR_ENABLE"},
	{0x0954, "CINFIFO_OUTPUT_ERROR_STATE"},
	{0x0958, "CINFIFO_OUTPUT_ERROR_STATE_CLR"},
	{0x095c, "CINFIFO_OUTPUT_IDLE"},
	{0x8a00, "AFIDENT_0_BYPASS"}, /* corex */
	{0x8a04, "AFIDENT_0_START_ACTIVE"}, /* corex */
	{0x8a08, "AFIDENT_0_ACTIVE_SIZE"}, /* corex */
	{0x8a0c, "AFIDENT_0_BLOCKS_PER_ACTIVE"}, /* corex */
	{0x8a10, "AFIDENT_0_OFFSET"}, /* corex */
	{0x8a14, "AFIDENT_0_UNITS"}, /* corex */
	{0x8a18, "AFIDENT_0_PTRN_XY_0"}, /* corex */
	{0x8a1c, "AFIDENT_0_PTRN_XY_1"}, /* corex */
	{0x8a20, "AFIDENT_0_PTRN_XY_2"}, /* corex */
	{0x8a24, "AFIDENT_0_PTRN_XY_3"}, /* corex */
	{0x8a28, "AFIDENT_0_PTRN_XY_4"}, /* corex */
	{0x8a2c, "AFIDENT_0_PTRN_XY_5"}, /* corex */
	{0x8a30, "AFIDENT_0_PTRN_XY_6"}, /* corex */
	{0x8a34, "AFIDENT_0_PTRN_XY_7"}, /* corex */
	{0x8a38, "AFIDENT_0_PTRN_0"}, /* corex */
	{0x8a3c, "AFIDENT_0_PTRN_1"}, /* corex */
	{0x8a40, "AFIDENT_0_SWITCHED_PTRN"}, /* corex */
	{0x8a50, "AFIDENT_1_BYPASS"}, /* corex */
	{0x8a54, "AFIDENT_1_START_ACTIVE"}, /* corex */
	{0x8a58, "AFIDENT_1_ACTIVE_SIZE"}, /* corex */
	{0x8a5c, "AFIDENT_1_PER_ACTIVE"}, /* corex */
	{0x8a60, "AFIDENT_1_OFFSET"}, /* corex */
	{0x8a64, "AFIDENT_1_UNITS"}, /* corex */
	{0x8a68, "AFIDENT_1_PTRN_XY_0"}, /* corex */
	{0x8a6c, "AFIDENT_1_PTRN_XY_1"}, /* corex */
	{0x8a70, "AFIDENT_1_PTRN_XY_2"}, /* corex */
	{0x8a74, "AFIDENT_1_PTRN_XY_3"}, /* corex */
	{0x8a78, "AFIDENT_1_PTRN_XY_4"}, /* corex */
	{0x8a7c, "AFIDENT_1_PTRN_XY_5"}, /* corex */
	{0x8a80, "AFIDENT_1_PTRN_XY_6"}, /* corex */
	{0x8a84, "AFIDENT_1_PTRN_XY_7"}, /* corex */
	{0x8a88, "AFIDENT_1_PTRN_0"}, /* corex */
	{0x8a8c, "AFIDENT_1_PTRN_1"}, /* corex */
	{0x8a90, "AFIDENT_1_SWITCHED_PTRN"}, /* corex */
	{0x0aa0, "AFIDENT_STREAM_CRC"},
	{0x8e00, "YEXTR_HDR_MODE"}, /* corex */
	{0x8e04, "YEXTR_MAXNOSKIPPXG"}, /* corex */
	{0x8e08, "YEXTR_SKIPLEVEL_THR"}, /* corex */
	{0x8e0C, "YEXTR_SAT_VALUEG"}, /* corex */
	{0x8e10, "YEXTR_SAT_VALUER"}, /* corex */
	{0x8e14, "YEXTR_SAT_VALUEB"}, /* corex */
	{0x8e18, "YEXTR_NUM_SATG"}, /* corex */
	{0x8e1C, "YEXTR_NUM_SATR"}, /* corex */
	{0x8e20, "YEXTR_NUM_SATB"}, /* corex */
	{0x8e24, "YEXTR_SAT_SUM_G"}, /* corex */
	{0x8e28, "YEXTR_SAT_SUM_R"}, /* corex */
	{0x8e2C, "YEXTR_SAT_SUM_B"}, /* corex */
	{0x8e30, "YEXTR_CLIP_LEFT"}, /* corex */
	{0x8e34, "YEXTR_CLIP_RIGHT"}, /* corex */
	{0x8e38, "YEXTR_COEFG"}, /* corex */
	{0x8e3C, "YEXTR_COEFR"}, /* corex */
	{0x8e40, "YEXTR_COEFB"}, /* corex */
	{0x8e44, "YEXTR_YSHIFT"}, /* corex */
	{0x8e48, "YEXTR_COEFG_SHORT"}, /* corex */
	{0x8e4C, "YEXTR_COEFR_SHORT"}, /* corex */
	{0x8e50, "YEXTR_COEFB_SHORT"}, /* corex */
	{0x0e60, "YEXTR_CRC"},
	{0x8F00, "I_MPD_ON"}, /* corex */
	{0x8F04, "I_AF_CROSS"}, /* corex */
	{0x8F08, "I_MPD_HBIN"}, /* corex */
	{0x8F0C, "I_MPD_VBIN"}, /* corex */
	{0x8F10, "I_COL"}, /* corex */
	{0x8F14, "I_WDR_ON"}, /* corex */
	{0x8F18, "I_WDR_COEF_LONG"}, /* corex */
	{0x8F1C, "I_WDR_COEF_SHORT"}, /* corex */
	{0x8F20, "I_WDR_SHFT_LONG"}, /* corex */
	{0x8F24, "I_WDR_SHFT_SHORT"}, /* corex */
	{0x8F28, "I_WDR_SPLIT_ON"}, /* corex */
	{0x8F2C, "I_OB_VALUE"}, /* corex */
	{0x8F30, "I_ROW"}, /* corex */
	{0x9000, "RCB_IN_CROP"}, /* corex */
	{0x9004, "RCB_IN_CROP_LT"}, /* corex */
	{0x9008, "RCB_IN_CROP_RB"}, /* corex */
	{0x900c, "RCB_BIN"}, /* corex */
	{0x9010, "RCB_OUT_CROP"}, /* corex */
	{0x9014, "RCB_OUT_CROP_LT"}, /* corex */
	{0x9018, "RCB_OUT_CROP_RB"}, /* corex */
	{0x10fc, "RCB_CRC"},
	{0x9100, "CROP_ROI_MAIN_BYPASS"}, /* corex */
	{0x9104, "CROP_ROI_SUB_BYPASS"}, /* corex */
	{0x9110, "CROP_ROI_MAIN_SX"}, /* corex */
	{0x9114, "CROP_ROI_MAIN_SY"}, /* corex */
	{0x9118, "CROP_ROI_MAIN_EX"}, /* corex */
	{0x911c, "CROP_ROI_MAIN_EY"}, /* corex */
	{0x9120, "CROP_ROI_SUB_SX"}, /* corex */
	{0x9124, "CROP_ROI_SUB_SY"}, /* corex */
	{0x9128, "CROP_ROI_SUB_EX"}, /* corex */
	{0x912c, "CROP_ROI_SUB_EY"}, /* corex */
	{0x9200, "PRE_GAMMA_ON"}, /* corex */
	{0x9204, "PRE_GAMMA_LUT_00"}, /* corex */
	{0x9208, "PRE_GAMMA_LUT_01"}, /* corex */
	{0x920C, "PRE_GAMMA_LUT_02"}, /* corex */
	{0x9210, "PRE_GAMMA_LUT_03"}, /* corex */
	{0x9214, "PRE_GAMMA_LUT_04"}, /* corex */
	{0x9218, "PRE_GAMMA_LUT_05"}, /* corex */
	{0x921C, "PRE_GAMMA_LUT_06"}, /* corex */
	{0x9220, "PRE_GAMMA_LUT_07"}, /* corex */
	{0x9224, "PRE_GAMMA_LUT_08"}, /* corex */
	{0x9228, "PRE_GAMMA_LUT_09"}, /* corex */
	{0x922C, "PRE_GAMMA_LUT_10"}, /* corex */
	{0x9230, "PRE_GAMMA_LUT_11"}, /* corex */
	{0x9234, "PRE_GAMMA_LUT_12"}, /* corex */
	{0x9238, "PRE_GAMMA_LUT_13"}, /* corex */
	{0x923C, "PRE_GAMMA_LUT_14"}, /* corex */
	{0x9240, "PRE_GAMMA_LUT_15"}, /* corex */
	{0x9244, "PRE_GAMMA_LUT_16"}, /* corex */
	{0x9248, "PRE_GAMMA_LUT_17"}, /* corex */
	{0x924C, "PRE_GAMMA_LUT_18"}, /* corex */
	{0x9250, "PRE_GAMMA_LUT_19"}, /* corex */
	{0x9254, "PRE_GAMMA_LUT_20"}, /* corex */
	{0x9258, "PRE_GAMMA_LUT_21"}, /* corex */
	{0x925C, "PRE_GAMMA_LUT_22"}, /* corex */
	{0x9260, "PRE_GAMMA_LUT_23"}, /* corex */
	{0x9264, "PRE_GAMMA_LUT_24"}, /* corex */
	{0x9268, "PRE_GAMMA_LUT_25"}, /* corex */
	{0x926C, "PRE_GAMMA_LUT_26"}, /* corex */
	{0x9270, "PRE_GAMMA_LUT_27"}, /* corex */
	{0x9274, "PRE_GAMMA_LUT_28"}, /* corex */
	{0x9278, "PRE_GAMMA_LUT_29"}, /* corex */
	{0x927C, "PRE_GAMMA_LUT_30"}, /* corex */
	{0x9280, "PRE_GAMMA_LUT_31"}, /* corex */
	{0x12f4, "PRE_GAMMA_REG_INTERFACE_VER"},
	{0x12f8, "PRE_GAMMA_BLOCK_ID_CODE"},
	{0x12fc, "PRE_GAMMA_CRC"},
	{0x9400, "REORDER_ON"}, /* corex */
	{0x9404, "REORDER_OB_VALUE"}, /* corex */
	{0x9410, "REORDER_0_ACTIVE_STA_XY"}, /* corex */
	{0x9414, "REORDER_0_ACTIVE_SIZE_XY"}, /* corex */
	{0x9418, "REORDER_0_UNIT_SIZE_XY"}, /* corex */
	{0x941c, "REORDER_0_UNIT_NUM_XY"}, /* corex */
	{0x9420, "REORDER_1_ACTIVE_STA_XY"}, /* corex */
	{0x9424, "REORDER_1_ACTIVE_SIZE_XY"}, /* corex */
	{0x9428, "REORDER_1_UNIT_SIZE_XY"}, /* corex */
	{0x942c, "REORDER_1_UNIT_NUM_XY"}, /* corex */
	{0x9430, "REORDER_TAIL_ON"}, /* corex */
	{0x9434, "REORDER_TAIL_SOURCE_HEIGHT"}, /* corex */
	{0x9438, "REORDER_TAIL_SOURCE_FLAG"}, /* corex */
	{0x9440, "REORDER_TAIL_0_NUM_OF_UNIT_XY_IN_BLK"}, /* corex */
	{0x9444, "REORDER_TAIL_0_NUM_OF_BLK_XY"}, /* corex */
	{0x9448, "REORDER_TAIL_0_SOURCE_WIDTH"}, /* corex */
	{0x944c, "REORDER_TAIL_0_POS_0_7"}, /* corex */
	{0x9450, "REORDER_TAIL_0_POS_8_15"}, /* corex */
	{0x9454, "REORDER_TAIL_0_POS_16_23"}, /* corex */
	{0x9458, "REORDER_TAIL_0_POS_24_31"}, /* corex */
	{0x945c, "REORDER_TAIL_0_FLAG"}, /* corex */
	{0x9480, "REORDER_TAIL_1_NUM_OF_UNIT_XY_IN_BLK"}, /* corex */
	{0x9484, "REORDER_TAIL_1_NUM_OF_BLK_XY"}, /* corex */
	{0x9488, "REORDER_TAIL_1_SOURCE_WIDTH"}, /* corex */
	{0x948c, "REORDER_TAIL_1_POS_0_7"}, /* corex */
	{0x9490, "REORDER_TAIL_1_POS_8_15"}, /* corex */
	{0x9494, "REORDER_TAIL_1_POS_16_23"}, /* corex */
	{0x9498, "REORDER_TAIL_1_POS_24_31"}, /* corex */
	{0x949c, "REORDER_TAIL_1_FLAG"}, /* corex */
	{0x14ec, "REORDER_CRC_0"},
	{0x14fc, "REORDER_CRC_1"},
	{0x9504, "BPC_H_BYPASS"}, /* corex */
	{0x9508, "BPC_H_STATIC_POS_NUM"}, /* corex */
	{0x1510, "BPC_H_STATIC_POS_ADDR"},
	{0x1514, "BPC_H_STATIC_POS_DATA"},
	{0x9518, "BPC_H_IMG_SIZE"}, /* corex */
	{0x951c, "BPC_H_LINE_GAP"}, /* corex */
	{0x1520, "BPC_H_CRC"},
	{0x9584, "BPC_V_BYPASS"}, /* corex */
	{0x9588, "BPC_V_STATIC_POS_NUM"}, /* corex */
	{0x1590, "BPC_V_STATIC_POS_ADDR"},
	{0x1594, "BPC_V_STATIC_POS_DATA"},
	{0x9598, "BPC_V_IMG_SIZE"}, /* corex */
	{0x959c, "BPC_V_LINE_GAP"}, /* corex */
	{0x15a0, "BPC_V_CRC"},
	{0x1600, "ALC_0_ON"},
	{0x9604, "ALC_0_ROI_SX"}, /* corex */
	{0x9608, "ALC_0_ROI_SY"}, /* corex */
	{0x960c, "ALC_0_LUT_TYPE"}, /* corex */
	{0x9610, "ALC_0_GAP_H"}, /* corex */
	{0x9614, "ALC_0_GAP_V"}, /* corex */
	{0x9618, "ALC_0_GAP_H_INV"}, /* corex */
	{0x961c, "ALC_0_GAP_V_INV"}, /* corex */
	{0x9620, "ALC_0_GAP_H_MARGIN"}, /* corex */
	{0x9624, "ALC_0_GAP_V_MARGIN"}, /* corex */
	{0x9628, "ALC_0_GAP_H_MARGIN_INV"}, /* corex */
	{0x962c, "ALC_0_GAP_V_MARGIN_INV"}, /* corex */
	{0x9630, "ALC_0_POS_INTERP_ON"}, /* corex */
	{0x9634, "ALC_0_POS_WEIGHT_INF"}, /* corex */
	{0x9638, "ALC_0_POS_WEIGHT_MAC"}, /* corex */
	{0x9640, "ALC_0_GAIN_SHIFT"}, /* corex */
	{0x9644, "ALC_0_MAX_VAL"}, /* corex */
	{0x1650, "ALC_0_LUT_INIT_TYPE"},
	{0x1654, "ALC_0_LUT_INIT_ADDR"},
	{0x1658, "ALC_0_LUT_INIT_DATA"},
	{0x167c, "ALC_0_CRC"},
	{0x9680, "ALC_1_ON"}, /* corex */
	{0x9684, "ALC_1_ROI_SX"}, /* corex */
	{0x9688, "ALC_1_ROI_SY"}, /* corex */
	{0x968c, "ALC_1_LUT_TYPE"}, /* corex */
	{0x9690, "ALC_1_GAP_H"}, /* corex */
	{0x9694, "ALC_1_GAP_V"}, /* corex */
	{0x9698, "ALC_1_GAP_H_INV"}, /* corex */
	{0x969c, "ALC_1_GAP_V_INV"}, /* corex */
	{0x96a0, "ALC_1_GAP_H_MARGIN"}, /* corex */
	{0x96a4, "ALC_1_GAP_V_MARGIN"}, /* corex */
	{0x96a8, "ALC_1_GAP_H_MARGIN_INV"}, /* corex */
	{0x96ac, "ALC_1_GAP_V_MARGIN_INV"}, /* corex */
	{0x96b0, "ALC_1_POS_INTERP_ON"}, /* corex */
	{0x96b4, "ALC_1_POS_WEIGHT_INF"}, /* corex */
	{0x96b8, "ALC_1_POS_WEIGHT_MAC"}, /* corex */
	{0x96c0, "ALC_1_GAIN_SHIFT"}, /* corex */
	{0x96c4, "ALC_1_MAX_VAL"}, /* corex */
	{0x16d0, "ALC_1_LUT_INIT_TYPE"},
	{0x16d4, "ALC_1_LUT_ADDR"},
	{0x16d8, "ALC_1_LUT_DATA"},
	{0x16fc, "ALC_1_CRC"},
	{0x9700, "POST_GAMMA_ON"}, /* corex */
	{0x9704, "POST_GAMMA_LUT_00"}, /* corex */
	{0x9708, "POST_GAMMA_LUT_01"}, /* corex */
	{0x970C, "POST_GAMMA_LUT_02"}, /* corex */
	{0x9710, "POST_GAMMA_LUT_03"}, /* corex */
	{0x9714, "POST_GAMMA_LUT_04"}, /* corex */
	{0x9718, "POST_GAMMA_LUT_05"}, /* corex */
	{0x971C, "POST_GAMMA_LUT_06"}, /* corex */
	{0x9720, "POST_GAMMA_LUT_07"}, /* corex */
	{0x9724, "POST_GAMMA_LUT_08"}, /* corex */
	{0x9728, "POST_GAMMA_LUT_09"}, /* corex */
	{0x972C, "POST_GAMMA_LUT_10"}, /* corex */
	{0x9730, "POST_GAMMA_LUT_11"}, /* corex */
	{0x9734, "POST_GAMMA_LUT_12"}, /* corex */
	{0x9738, "POST_GAMMA_LUT_13"}, /* corex */
	{0x973C, "POST_GAMMA_LUT_14"}, /* corex */
	{0x9740, "POST_GAMMA_LUT_15"}, /* corex */
	{0x9744, "POST_GAMMA_LUT_16"}, /* corex */
	{0x9748, "POST_GAMMA_LUT_17"}, /* corex */
	{0x974C, "POST_GAMMA_LUT_18"}, /* corex */
	{0x9750, "POST_GAMMA_LUT_19"}, /* corex */
	{0x9754, "POST_GAMMA_LUT_20"}, /* corex */
	{0x9758, "POST_GAMMA_LUT_21"}, /* corex */
	{0x975C, "POST_GAMMA_LUT_22"}, /* corex */
	{0x9760, "POST_GAMMA_LUT_23"}, /* corex */
	{0x9764, "POST_GAMMA_LUT_24"}, /* corex */
	{0x9768, "POST_GAMMA_LUT_25"}, /* corex */
	{0x976C, "POST_GAMMA_LUT_26"}, /* corex */
	{0x9770, "POST_GAMMA_LUT_27"}, /* corex */
	{0x9774, "POST_GAMMA_LUT_28"}, /* corex */
	{0x9778, "POST_GAMMA_LUT_29"}, /* corex */
	{0x977C, "POST_GAMMA_LUT_30"}, /* corex */
	{0x9780, "POST_GAMMA_LUT_31"}, /* corex */
	{0x9804, "POST_GAMMA_SUB_LUT_00"}, /* corex */
	{0x9808, "POST_GAMMA_SUB_LUT_01"}, /* corex */
	{0x980C, "POST_GAMMA_SUB_LUT_02"}, /* corex */
	{0x9810, "POST_GAMMA_SUB_LUT_03"}, /* corex */
	{0x9814, "POST_GAMMA_SUB_LUT_04"}, /* corex */
	{0x9818, "POST_GAMMA_SUB_LUT_05"}, /* corex */
	{0x981C, "POST_GAMMA_SUB_LUT_06"}, /* corex */
	{0x9820, "POST_GAMMA_SUB_LUT_07"}, /* corex */
	{0x9824, "POST_GAMMA_SUB_LUT_08"}, /* corex */
	{0x9828, "POST_GAMMA_SUB_LUT_09"}, /* corex */
	{0x982C, "POST_GAMMA_SUB_LUT_10"}, /* corex */
	{0x9830, "POST_GAMMA_SUB_LUT_11"}, /* corex */
	{0x9834, "POST_GAMMA_SUB_LUT_12"}, /* corex */
	{0x9838, "POST_GAMMA_SUB_LUT_13"}, /* corex */
	{0x983C, "POST_GAMMA_SUB_LUT_14"}, /* corex */
	{0x9840, "POST_GAMMA_SUB_LUT_15"}, /* corex */
	{0x9844, "POST_GAMMA_SUB_LUT_16"}, /* corex */
	{0x9848, "POST_GAMMA_SUB_LUT_17"}, /* corex */
	{0x984C, "POST_GAMMA_SUB_LUT_18"}, /* corex */
	{0x9850, "POST_GAMMA_SUB_LUT_19"}, /* corex */
	{0x9854, "POST_GAMMA_SUB_LUT_20"}, /* corex */
	{0x9858, "POST_GAMMA_SUB_LUT_21"}, /* corex */
	{0x985C, "POST_GAMMA_SUB_LUT_22"}, /* corex */
	{0x9860, "POST_GAMMA_SUB_LUT_23"}, /* corex */
	{0x9864, "POST_GAMMA_SUB_LUT_24"}, /* corex */
	{0x9868, "POST_GAMMA_SUB_LUT_25"}, /* corex */
	{0x986C, "POST_GAMMA_SUB_LUT_26"}, /* corex */
	{0x9870, "POST_GAMMA_SUB_LUT_27"}, /* corex */
	{0x9874, "POST_GAMMA_SUB_LUT_28"}, /* corex */
	{0x9878, "POST_GAMMA_SUB_LUT_29"}, /* corex */
	{0x987C, "POST_GAMMA_SUB_LUT_30"}, /* corex */
	{0x9880, "POST_GAMMA_SUB_LUT_31"}, /* corex */
	{0x18f4, "POST_GAMMA_REG_INTERFACE_VER"},
	{0x18f8, "POST_GAMMA_BLOCK_ID_CODE"},
	{0x18fc, "POST_GAMMA_CRC"},
	{0x9900, "DEPTH_ON"}, /* corex */
	{0x9904, "DEPTH_DMODE"}, /* corex */
	{0x9908, "DEPTH_DSHIFT"}, /* corex */
	{0x990c, "DEPTH_DKSIZE1"}, /* corex */
	{0x9910, "DEPTH_DKSIZE2"}, /* corex */
	{0x9914, "DEPTH_DBIN_UP"}, /* corex */
	{0x9918, "DEPTH_DSCALE_UP"}, /* corex */
	{0x991c, "DEPTH_DSMOOTHE_ON"}, /* corex */
	{0x9920, "DEPTH_DSCAN_ON"}, /* corex */
	{0x9924, "DEPTH_DMEDIAN_ON"}, /* corex */
	{0x9928, "DEPTH_DSLOPE_ON"}, /* corex */
	{0x992c, "DEPTH_DARM_EDGE_H"}, /* corex */
	{0x9930, "DEPTH_DMEDIAN_SIZE"}, /* corex */
	{0x9934, "DEPTH_DSCAN_EDGE"}, /* corex */
	{0x9938, "DEPTH_DSCAN_PENALTY"}, /* corex */
	{0x993c, "DEPTH_DOUT_STAT_MODE"}, /* corex */
	{0x9940, "DEPTH_DINVERSE_SNR"}, /* corex */
	{0x9944, "DEPTH_DCOEF_SNR"}, /* corex */
	{0x9948, "DEPTH_DCOEF_EDGEH"}, /* corex */
	{0x994c, "DEPTH_DCOEF_EDGEV"}, /* corex */
	{0x9950, "DEPTH_DSHIFT_FILTER"}, /* corex */
	{0x9954, "DEPTH_DADD_FILTER"}, /* corex */
	{0x9958, "DEPTH_DMASK_FILTER1"}, /* corex */
	{0x995c, "DEPTH_DMASK_FILTER2"}, /* corex */
	{0x9960, "DEPTH_DMASK_FILTER3"}, /* corex */
	{0x9964, "DEPTH_DMASK_FILTER4"}, /* corex */
	{0x9968, "DEPTH_DMASK_FILTER5"}, /* corex */
	{0x996c, "DEPTH_CROP_X_SIZE"}, /* corex */
	{0x9970, "DEPTH_CROP_Y_SIZE"}, /* corex */
	{0x9974, "DEPTH_AF_SIZE_X"}, /* corex */
	{0x9978, "DEPTH_MPD_ON"}, /* corex */
	{0x997c, "DEPTH_MPD_HBIN"}, /* corex */
	{0x1980, "DEPTH_LUT_ADDR"},
	{0x1984, "DEPTH_LUT_DATA"},
	{0x9990, "DEPTH_CROP_SX"}, /* corex */
	{0x9994, "DEPTH_CROP_SY"}, /* corex */
	{0x9998, "DEPTH_HBLANK_ADD_CYCLE"}, /* corex */
	{0x19fc, "DEPTH_CRC"},
	{0x9c00, "PDSTAT_SAT_ON"}, /* corex */
	{0x9c04, "PDSTAT_SAT_LV0"}, /* corex */
	{0x9c08, "PDSTAT_SAT_LV1"}, /* corex */
	{0x9c0c, "PDSTAT_SAT_LV2"}, /* corex */
	{0x9c10, "PDSTAT_SAT_SRC"}, /* corex */
	{0x9c14, "PDSTAT_SAT_LV0_SUB"}, /* corex */
	{0x9c18, "PDSTAT_SAT_LV1_SUB"}, /* corex */
	{0x9c1c, "PDSTAT_SAT_LV2_SUB"}, /* corex */
	{0x9c20, "PDSTAT_SAT_SRC_SUB"}, /* corex */
	{0x9c30, "PDSTAT_PRE_H_B2_EN"}, /* corex */
	{0x9c34, "PDSTAT_PRE_H_I0_G0"}, /* corex */
	{0x9c38, "PDSTAT_PRE_H_I0_K01"}, /* corex */
	{0x9c3c, "PDSTAT_PRE_H_I0_K02"}, /* corex */
	{0x9c40, "PDSTAT_PRE_H_I0_FTYPE0"}, /* corex */
	{0x9c44, "PDSTAT_PRE_H_I0_G1"}, /* corex */
	{0x9c48, "PDSTAT_PRE_H_I0_K11"}, /* corex */
	{0x9c4c, "PDSTAT_PRE_H_I0_K12"}, /* corex */
	{0x9c50, "PDSTAT_PRE_H_I0_C11"}, /* corex */
	{0x9c54, "PDSTAT_PRE_H_I0_C12"}, /* corex */
	{0x9c58, "PDSTAT_PRE_H_I0_G2"}, /* corex */
	{0x9c5c, "PDSTAT_PRE_H_I0_K21"}, /* corex */
	{0x9c60, "PDSTAT_PRE_H_I0_K22"}, /* corex */
	{0x9c64, "PDSTAT_PRE_H_I0_C21"}, /* corex */
	{0x9c68, "PDSTAT_PRE_H_I0_C22"}, /* corex */
	{0x9c6c, "PDSTAT_PRE_H_I0_BY0"}, /* corex */
	{0x9c70, "PDSTAT_PRE_H_I0_BY1"}, /* corex */
	{0x9c74, "PDSTAT_PRE_H_I0_BY2"}, /* corex */
	{0x9c78, "PDSTAT_PRE_H_I1_G0"}, /* corex */
	{0x9c7c, "PDSTAT_PRE_H_I1_K01"}, /* corex */
	{0x9c80, "PDSTAT_PRE_H_I1_K02"}, /* corex */
	{0x9c84, "PDSTAT_PRE_H_I1_FTYPE0"}, /* corex */
	{0x9c88, "PDSTAT_PRE_H_I1_G1"}, /* corex */
	{0x9c8c, "PDSTAT_PRE_H_I1_K11"}, /* corex */
	{0x9c90, "PDSTAT_PRE_H_I1_K12"}, /* corex */
	{0x9c94, "PDSTAT_PRE_H_I1_C11"}, /* corex */
	{0x9c98, "PDSTAT_PRE_H_I1_C12"}, /* corex */
	{0x9c9c, "PDSTAT_PRE_H_I1_G2"}, /* corex */
	{0x9ca0, "PDSTAT_PRE_H_I1_K21"}, /* corex */
	{0x9ca4, "PDSTAT_PRE_H_I1_K22"}, /* corex */
	{0x9ca8, "PDSTAT_PRE_H_I1_C21"}, /* corex */
	{0x9cac, "PDSTAT_PRE_H_I1_C22"}, /* corex */
	{0x9cb0, "PDSTAT_PRE_H_I1_BY0"}, /* corex */
	{0x9cb4, "PDSTAT_PRE_H_I1_BY1"}, /* corex */
	{0x9cb8, "PDSTAT_PRE_H_I1_BY2"}, /* corex */
	{0x9cbc, "PDSTAT_PRE_H_I2_G0"}, /* corex */
	{0x9cc0, "PDSTAT_PRE_H_I2_K01"}, /* corex */
	{0x9cc4, "PDSTAT_PRE_H_I2_K02"}, /* corex */
	{0x9cc8, "PDSTAT_PRE_H_I2_FTYPE0"}, /* corex */
	{0x9ccc, "PDSTAT_PRE_H_I2_G1"}, /* corex */
	{0x9cd0, "PDSTAT_PRE_H_I2_K11"}, /* corex */
	{0x9cd4, "PDSTAT_PRE_H_I2_K12"}, /* corex */
	{0x9cd8, "PDSTAT_PRE_H_I2_C11"}, /* corex */
	{0x9cdc, "PDSTAT_PRE_H_I2_C12"}, /* corex */
	{0x9ce0, "PDSTAT_PRE_H_I2_G2"}, /* corex */
	{0x9ce4, "PDSTAT_PRE_H_I2_K21"}, /* corex */
	{0x9ce8, "PDSTAT_PRE_H_I2_K22"}, /* corex */
	{0x9cec, "PDSTAT_PRE_H_I2_C21"}, /* corex */
	{0x9cf0, "PDSTAT_PRE_H_I2_C22"}, /* corex */
	{0x9cf4, "PDSTAT_PRE_H_I2_BY0"}, /* corex */
	{0x9cf8, "PDSTAT_PRE_H_I2_BY1"}, /* corex */
	{0x9cfc, "PDSTAT_PRE_H_I2_BY2"}, /* corex */
	{0x9d00, "PDSTAT_PRE_H_ACCM_V_NUM"}, /* corex */
	{0x9d04, "PDSTAT_PRE_H_ACCM_V_SKIP"}, /* corex */
	{0x9d08, "PDSTAT_PRE_H_ACCM_V_SHIFT"}, /* corex */
	{0x9d0c, "PDSTAT_PRE_H_BIN_H_B0_NUM"}, /* corex */
	{0x9d10, "PDSTAT_PRE_H_BIN_H_B1_NUM"}, /* corex */
	{0x9d14, "PDSTAT_PRE_H_BIN_H_B2_NUM"}, /* corex */
	{0x9d18, "PDSTAT_PRE_H_BIN_H_B0_SKIP"}, /* corex */
	{0x9d1c, "PDSTAT_PRE_H_BIN_H_B1_SKIP"}, /* corex */
	{0x9d20, "PDSTAT_PRE_H_BIN_H_B2_SKIP"}, /* corex */
	{0x9d24, "PDSTAT_PRE_H_BIN_FIRST"}, /* corex */
	{0x9d28, "PDSTAT_PRE_V_B2_EN"}, /* corex */
	{0x9d2c, "PDSTAT_PRE_V_I0_G0"}, /* corex */
	{0x9d30, "PDSTAT_PRE_V_I0_KI"}, /* corex */
	{0x9d34, "PDSTAT_PRE_V_I0_K01"}, /* corex */
	{0x9d38, "PDSTAT_PRE_V_I0_K02"}, /* corex */
	{0x9d3c, "PDSTAT_PRE_V_I0_C01"}, /* corex */
	{0x9d40, "PDSTAT_PRE_V_I0_C02"}, /* corex */
	{0x9d44, "PDSTAT_PRE_V_I0_BY0"}, /* corex */
	{0x9d48, "PDSTAT_PRE_V_I1_G0"}, /* corex */
	{0x9d4c, "PDSTAT_PRE_V_I1_KI"}, /* corex */
	{0x9d50, "PDSTAT_PRE_V_I1_K01"}, /* corex */
	{0x9d54, "PDSTAT_PRE_V_I1_K02"}, /* corex */
	{0x9d58, "PDSTAT_PRE_V_I1_C01"}, /* corex */
	{0x9d5c, "PDSTAT_PRE_V_I1_C02"}, /* corex */
	{0x9d60, "PDSTAT_PRE_V_I1_BY0"}, /* corex */
	{0x9d64, "PDSTAT_PRE_V_I2_G0"}, /* corex */
	{0x9d68, "PDSTAT_PRE_V_I2_KI"}, /* corex */
	{0x9d6c, "PDSTAT_PRE_V_I2_K01"}, /* corex */
	{0x9d70, "PDSTAT_PRE_V_I2_K02"}, /* corex */
	{0x9d74, "PDSTAT_PRE_V_I2_C01"}, /* corex */
	{0x9d78, "PDSTAT_PRE_V_I2_C02"}, /* corex */
	{0x9d7c, "PDSTAT_PRE_V_I2_BY0"}, /* corex */
	{0x9d80, "PDSTAT_PRE_V_ACCM_H_NUM"}, /* corex */
	{0x9d84, "PDSTAT_PRE_V_ACCM_H_SKIP"}, /* corex */
	{0x9d88, "PDSTAT_PRE_V_ACCM_H_SHIFT"}, /* corex */
	{0x9d8c, "PDSTAT_PRE_V_BIN_V_B0_NUM"}, /* corex */
	{0x9d90, "PDSTAT_PRE_V_BIN_V_B1_NUM"}, /* corex */
	{0x9d94, "PDSTAT_PRE_V_BIN_V_B2_NUM"}, /* corex */
	{0x9d98, "PDSTAT_PRE_V_BIN_V_B0_SKIP"}, /* corex */
	{0x9d9c, "PDSTAT_PRE_V_BIN_V_B1_SKIP"}, /* corex */
	{0x9da0, "PDSTAT_PRE_V_BIN_V_B2_SKIP"}, /* corex */
	{0x9da4, "PDSTAT_PRE_V_BIN_FIRST"}, /* corex */
	{0x9da8, "PDSTAT_XCOR_H_ON"}, /* corex */
	{0x9dac, "PDSTAT_XCOR_H_PHASE_RANGE"}, /* corex */
	{0x9db0, "PDSTAT_XCOR_H_I0_CORING"}, /* corex */
	{0x9db4, "PDSTAT_XCOR_H_I1_CORING"}, /* corex */
	{0x9db8, "PDSTAT_XCOR_H_I2_CORING"}, /* corex */
	{0x9dbc, "PDSTAT_XCOR_H_COR_TYPE_B0"}, /* corex */
	{0x9dc0, "PDSTAT_XCOR_H_COR_TYPE_B1"}, /* corex */
	{0x9dc4, "PDSTAT_XCOR_H_COR_TYPE_B2"}, /* corex */
	{0x9dc8, "PDSTAT_XCOR_H_CORING_TH_B0"}, /* corex */
	{0x9dcc, "PDSTAT_XCOR_H_CORING_TH_B1"}, /* corex */
	{0x9dd0, "PDSTAT_XCOR_H_CORING_TH_B2"}, /* corex */
	{0x9dd4, "PDSTAT_XCOR_H_CORING_TY"}, /* corex */
	{0x9de0, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0"}, /* corex */
	{0x9de4, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1"}, /* corex */
	{0x9de8, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2"}, /* corex */
	{0x9dec, "PDSTAT_XCOR_V_ON"}, /* corex */
	{0x9df0, "PDSTAT_XCOR_V_PHASE_RANGE"}, /* corex */
	{0x9df4, "PDSTAT_XCOR_V_I0_CORING"}, /* corex */
	{0x9df8, "PDSTAT_XCOR_V_I1_CORING"}, /* corex */
	{0x9dfc, "PDSTAT_XCOR_V_I2_CORING"}, /* corex */
	{0x9e00, "PDSTAT_XCOR_V_COR_TYPE_B0"}, /* corex */
	{0x9e04, "PDSTAT_XCOR_V_COR_TYPE_B1"}, /* corex */
	{0x9e08, "PDSTAT_XCOR_V_COR_TYPE_B2"}, /* corex */
	{0x9e0c, "PDSTAT_XCOR_V_CORING_TH_B0"}, /* corex */
	{0x9e10, "PDSTAT_XCOR_V_CORING_TH_B1"}, /* corex */
	{0x9e14, "PDSTAT_XCOR_V_CORING_TH_B2"}, /* corex */
	{0x9e18, "PDSTAT_XCOR_V_CORING_TY"}, /* corex */
	{0x9e24, "PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0"}, /* corex */
	{0x9e28, "PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1"}, /* corex */
	{0x9e2c, "PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B2"}, /* corex */
	{0x9e30, "PDSTAT_ROI_MAIN_SX"}, /* corex */
	{0x9e34, "PDSTAT_ROI_MAIN_SY"}, /* corex */
	{0x9e38, "PDSTAT_ROI_MAIN_EX"}, /* corex */
	{0x9e3c, "PDSTAT_ROI_MAIN_EY"}, /* corex */
	{0x9e40, "PDSTAT_ROI_SUB_SX"}, /* corex */
	{0x9e44, "PDSTAT_ROI_SUB_SY"}, /* corex */
	{0x9e48, "PDSTAT_ROI_SUB_EX"}, /* corex */
	{0x9e4c, "PDSTAT_ROI_SUB_EY"}, /* corex */
	{0x9e50, "PDSTAT_ROI_MAIN_SROI"}, /* corex */
	{0x9e54, "PDSTAT_ROI_MAIN_S0SX"}, /* corex */
	{0x9e58, "PDSTAT_ROI_MAIN_S0SY"}, /* corex */
	{0x9e5c, "PDSTAT_ROI_MAIN_S0EX"}, /* corex */
	{0x9e60, "PDSTAT_ROI_MAIN_S0EY"}, /* corex */
	{0x9e64, "PDSTAT_ROI_MAIN_S1SX"}, /* corex */
	{0x9e68, "PDSTAT_ROI_MAIN_S1SY"}, /* corex */
	{0x9e6c, "PDSTAT_ROI_MAIN_S1EX"}, /* corex */
	{0x9e70, "PDSTAT_ROI_MAIN_S1EY"}, /* corex */
	{0x9e74, "PDSTAT_ROI_MAIN_S2SX"}, /* corex */
	{0x9e78, "PDSTAT_ROI_MAIN_S2SY"}, /* corex */
	{0x9e7c, "PDSTAT_ROI_MAIN_S2EX"}, /* corex */
	{0x9e80, "PDSTAT_ROI_MAIN_S2EY"}, /* corex */
	{0x9e84, "PDSTAT_ROI_MAIN_S3SX"}, /* corex */
	{0x9e88, "PDSTAT_ROI_MAIN_S3SY"}, /* corex */
	{0x9e8c, "PDSTAT_ROI_MAIN_S3EX"}, /* corex */
	{0x9e90, "PDSTAT_ROI_MAIN_S3EY"}, /* corex */
	{0x9e94, "PDSTAT_ROI_SUB_SROI"}, /* corex */
	{0x9e98, "PDSTAT_ROI_SUB_S0SX"}, /* corex */
	{0x9e9c, "PDSTAT_ROI_SUB_S0SY"}, /* corex */
	{0x9ea0, "PDSTAT_ROI_SUB_S0EX"}, /* corex */
	{0x9ea4, "PDSTAT_ROI_SUB_S0EY"}, /* corex */
	{0x9ea8, "PDSTAT_ROI_SUB_S1SX"}, /* corex */
	{0x9eac, "PDSTAT_ROI_SUB_S1SY"}, /* corex */
	{0x9eb0, "PDSTAT_ROI_SUB_S1EX"}, /* corex */
	{0x9eb4, "PDSTAT_ROI_SUB_S1EY"}, /* corex */
	{0x9eb8, "PDSTAT_ROI_SUB_S2SX"}, /* corex */
	{0x9ebc, "PDSTAT_ROI_SUB_S2SY"}, /* corex */
	{0x9ec0, "PDSTAT_ROI_SUB_S2EX"}, /* corex */
	{0x9ec4, "PDSTAT_ROI_SUB_S2EY"}, /* corex */
	{0x9ec8, "PDSTAT_ROI_SUB_S3SX"}, /* corex */
	{0x9ecc, "PDSTAT_ROI_SUB_S3SY"}, /* corex */
	{0x9ed0, "PDSTAT_ROI_SUB_S3EX"}, /* corex */
	{0x9ed4, "PDSTAT_ROI_SUB_S3EY"}, /* corex */
	{0x9ed8, "PDSTAT_ROI_MAIN_MWM_CX"}, /* corex */
	{0x9edc, "PDSTAT_ROI_MAIN_MWM_CY"}, /* corex */
	{0x9ee0, "PDSTAT_ROI_MAIN_MWM_SX"}, /* corex */
	{0x9ee4, "PDSTAT_ROI_MAIN_MWM_SY"}, /* corex */
	{0x9ee8, "PDSTAT_ROI_MAIN_MWM_EX"}, /* corex */
	{0x9eec, "PDSTAT_ROI_MAIN_MWM_EY"}, /* corex */
	{0x9ef0, "PDSTAT_ROI_SUB_MWM_CX"}, /* corex */
	{0x9ef4, "PDSTAT_ROI_SUB_MWM_CY"}, /* corex */
	{0x9ef8, "PDSTAT_ROI_SUB_MWM_SX"}, /* corex */
	{0x9efc, "PDSTAT_ROI_SUB_MWM_SY"}, /* corex */
	{0x9f00, "PDSTAT_ROI_SUB_MWM_EX"}, /* corex */
	{0x9f04, "PDSTAT_ROI_SUB_MWM_EY"}, /* corex */
	{0x9f08, "PDSTAT_ROI_MAIN_MWS_ON"}, /* corex */
	{0x9f0c, "PDSTAT_ROI_MAIN_MWS_SX"}, /* corex */
	{0x9f10, "PDSTAT_ROI_MAIN_MWS_SY"}, /* corex */
	{0x9f14, "PDSTAT_ROI_MAIN_MWS_SIZE_X"}, /* corex */
	{0x9f18, "PDSTAT_ROI_MAIN_MWS_SIZE_Y"}, /* corex */
	{0x9f1c, "PDSTAT_ROI_MAIN_MWS_GAP_X"}, /* corex */
	{0x9f20, "PDSTAT_ROI_MAIN_MWS_GAP_Y"}, /* corex */
	{0x9f24, "PDSTAT_ROI_MAIN_MWS_NO_X"}, /* corex */
	{0x9f28, "PDSTAT_ROI_MAIN_MWS_NO_Y"}, /* corex */
	{0x9f2c, "PDSTAT_ROI_SUB_MWS_ON"}, /* corex */
	{0x9f30, "PDSTAT_ROI_SUB_MWS_SX"}, /* corex */
	{0x9f34, "PDSTAT_ROI_SUB_MWS_SY"}, /* corex */
	{0x9f38, "PDSTAT_ROI_SUB_MWS_SIZE_X"}, /* corex */
	{0x9f40, "PDSTAT_ROI_SUB_MWS_SIZE_Y"}, /* corex */
	{0x9f44, "PDSTAT_ROI_SUB_MWS_GAP_X"}, /* corex */
	{0x9f48, "PDSTAT_ROI_SUB_MWS_GAP_Y"}, /* corex */
	{0x9f4c, "PDSTAT_ROI_SUB_MWS_NO_X"}, /* corex */
	{0x9f50, "PDSTAT_ROI_SUB_MWS_NO_Y"}, /* corex */
	{0x9f54, "PDSTAT_H_WDR_SPLIT_ON"}, /* corex */
	{0x9f58, "PDSTAT_V_ON"}, /* corex */
	{0x1ffc, "PDSTAT_CRC"},
	{0xa000, "DMA_AUTO_FLUSH_MODE"}, /* corex */
	{0x2004, "DMA_AUTO_FLUSH_STATUS"},
	{0x2008, "DMA_CONFIG"},
	{0x2010, "DMA_ROL_FIFO_FULLNESS"},
	{0x2020, "DMA_ROL_STATUS0"},
	{0x2024, "DMA_ROL_STATUS1"},
	{0x2028, "DMA_ROL_STATUS2"},
	{0x2030, "DMA_ROL_POS_M0"},
	{0x2034, "DMA_ROL_POS_M1"},
	{0x2038, "DMA_ROL_POS_M2"},
	{0x203c, "DMA_ROL_POS_M3"},
	{0x2040, "DMA_ROL_POS_M4"},
	{0x2044, "DMA_ROL_POS_M5"},
	{0x2048, "DMA_ROL_POS_M6"},
	{0x204c, "DMA_ROL_POS_M7"},
	{0x2060, "DMA_ROL_BUF_M0"},
	{0x2064, "DMA_ROL_BUF_M1"},
	{0x2068, "DMA_ROL_BUF_M2"},
	{0x206c, "DMA_ROL_BUF_M3"},
	{0x2070, "DMA_ROL_BUF_M4"},
	{0x2074, "DMA_ROL_BUF_M5"},
	{0x2078, "DMA_ROL_BUF_M6"},
	{0x207c, "DMA_ROL_BUF_M7"},
	{0xa100, "DMA_MPD_IMG_ENABLE"}, /* corex */
	{0xa104, "DMA_MPD_IMG_DATA_FORMAT"}, /* corex */
	{0xa108, "DMA_MPD_IMG_IMG_WIDTH"}, /* corex */
	{0xa10c, "DMA_MPD_IMG_IMG_HEIGHT"}, /* corex */
	{0xa110, "DMA_MPD_IMG_IMG_STRIDE"}, /* corex */
	{0xa114, "DMA_MPD_IMG_BASE_ADDRESS0"}, /* corex */
	{0xa118, "DMA_MPD_IMG_BASE_ADDRESS1"}, /* corex */
	{0xa11c, "DMA_MPD_IMG_BASE_ADDRESS2"}, /* corex */
	{0xa120, "DMA_MPD_IMG_BASE_ADDRESS3"}, /* corex */
	{0xa124, "DMA_MPD_IMG_BASE_ADDRESS4"}, /* corex */
	{0xa128, "DMA_MPD_IMG_BASE_ADDRESS5"}, /* corex */
	{0xa12c, "DMA_MPD_IMG_BASE_ADDRESS6"}, /* corex */
	{0xa130, "DMA_MPD_IMG_BASE_ADDRESS7"}, /* corex */
	{0xa134, "DMA_MPD_IMG_BASE_ADDRESS8"}, /* corex */
	{0xa138, "DMA_MPD_IMG_BASE_ADDRESS9"}, /* corex */
	{0xa13c, "DMA_MPD_IMG_BASE_ADDRESS10"}, /* corex */
	{0xa140, "DMA_MPD_IMG_BASE_ADDRESS11"}, /* corex */
	{0xa144, "DMA_MPD_IMG_BASE_ADDRESS12"}, /* corex */
	{0xa148, "DMA_MPD_IMG_BASE_ADDRESS13"}, /* corex */
	{0xa14c, "DMA_MPD_IMG_BASE_ADDRESS14"}, /* corex */
	{0xa150, "DMA_MPD_IMG_BASE_ADDRESS15"}, /* corex */
	{0xa154, "DMA_MPD_IMG_BASE_ADDRESS16"}, /* corex */
	{0xa158, "DMA_MPD_IMG_BASE_ADDRESS17"}, /* corex */
	{0xa15c, "DMA_MPD_IMG_BASE_ADDRESS18"}, /* corex */
	{0xa160, "DMA_MPD_IMG_BASE_ADDRESS19"}, /* corex */
	{0xa164, "DMA_MPD_IMG_BASE_ADDRESS20"}, /* corex */
	{0xa168, "DMA_MPD_IMG_BASE_ADDRESS21"}, /* corex */
	{0xa16c, "DMA_MPD_IMG_BASE_ADDRESS22"}, /* corex */
	{0xa170, "DMA_MPD_IMG_BASE_ADDRESS23"}, /* corex */
	{0xa174, "DMA_MPD_IMG_BASE_ADDRESS24"}, /* corex */
	{0xa178, "DMA_MPD_IMG_BASE_ADDRESS25"}, /* corex */
	{0xa17c, "DMA_MPD_IMG_BASE_ADDRESS26"}, /* corex */
	{0xa180, "DMA_MPD_IMG_BASE_ADDRESS27"}, /* corex */
	{0xa184, "DMA_MPD_IMG_BASE_ADDRESS28"}, /* corex */
	{0xa188, "DMA_MPD_IMG_BASE_ADDRESS29"}, /* corex */
	{0xa18c, "DMA_MPD_IMG_BASE_ADDRESS30"}, /* corex */
	{0xa190, "DMA_MPD_IMG_USER_BIT"}, /* corex */
	/* {0x21ff, "DMA_MPD_IMG_CRC"}, */ /* access fail */
	{0xa200, "DMA_DEPTH_IMG_ENABLE"}, /* corex */
	{0xa204, "DMA_DEPTH_IMG_DATA_FORMAT"}, /* corex */
	{0xa208, "DMA_DEPTH_IMG_IMG_WIDTH"}, /* corex */
	{0xa20c, "DMA_DEPTH_IMG_IMG_HEIGHT"}, /* corex */
	{0xa210, "DMA_DEPTH_IMG_IMG_STRIDE"}, /* corex */
	{0xa214, "DMA_DEPTH_IMG_BASE_ADDRESS0"}, /* corex */
	{0xa218, "DMA_DEPTH_IMG_BASE_ADDRESS1"}, /* corex */
	{0xa21c, "DMA_DEPTH_IMG_BASE_ADDRESS2"}, /* corex */
	{0xa220, "DMA_DEPTH_IMG_BASE_ADDRESS3"}, /* corex */
	{0xa224, "DMA_DEPTH_IMG_BASE_ADDRESS4"}, /* corex */
	{0xa228, "DMA_DEPTH_IMG_BASE_ADDRESS5"}, /* corex */
	{0xa22c, "DMA_DEPTH_IMG_BASE_ADDRESS6"}, /* corex */
	{0xa230, "DMA_DEPTH_IMG_BASE_ADDRESS7"}, /* corex */
	{0xa234, "DMA_DEPTH_IMG_BASE_ADDRESS8"}, /* corex */
	{0xa238, "DMA_DEPTH_IMG_BASE_ADDRESS9"}, /* corex */
	{0xa23c, "DMA_DEPTH_IMG_BASE_ADDRESS10"}, /* corex */
	{0xa240, "DMA_DEPTH_IMG_BASE_ADDRESS11"}, /* corex */
	{0xa244, "DMA_DEPTH_IMG_BASE_ADDRESS12"}, /* corex */
	{0xa248, "DMA_DEPTH_IMG_BASE_ADDRESS13"}, /* corex */
	{0xa24c, "DMA_DEPTH_IMG_BASE_ADDRESS14"}, /* corex */
	{0xa250, "DMA_DEPTH_IMG_BASE_ADDRESS15"}, /* corex */
	{0xa254, "DMA_DEPTH_IMG_BASE_ADDRESS16"}, /* corex */
	{0xa258, "DMA_DEPTH_IMG_BASE_ADDRESS17"}, /* corex */
	{0xa25c, "DMA_DEPTH_IMG_BASE_ADDRESS18"}, /* corex */
	{0xa260, "DMA_DEPTH_IMG_BASE_ADDRESS19"}, /* corex */
	{0xa264, "DMA_DEPTH_IMG_BASE_ADDRESS20"}, /* corex */
	{0xa268, "DMA_DEPTH_IMG_BASE_ADDRESS21"}, /* corex */
	{0xa26c, "DMA_DEPTH_IMG_BASE_ADDRESS22"}, /* corex */
	{0xa270, "DMA_DEPTH_IMG_BASE_ADDRESS23"}, /* corex */
	{0xa274, "DMA_DEPTH_IMG_BASE_ADDRESS24"}, /* corex */
	{0xa278, "DMA_DEPTH_IMG_BASE_ADDRESS25"}, /* corex */
	{0xa27c, "DMA_DEPTH_IMG_BASE_ADDRESS26"}, /* corex */
	{0xa280, "DMA_DEPTH_IMG_BASE_ADDRESS27"}, /* corex */
	{0xa284, "DMA_DEPTH_IMG_BASE_ADDRESS28"}, /* corex */
	{0xa288, "DMA_DEPTH_IMG_BASE_ADDRESS29"}, /* corex */
	{0xa28c, "DMA_DEPTH_IMG_BASE_ADDRESS30"}, /* corex */
	{0xa290, "DMA_DEPTH_IMG_USER_BIT"}, /* corex */
	/* {0x22ff, "DMA_DEPTH_IMG_CRC"}, */ /* access fail */
	{0xa300, "DMA_DEPTH_PD_ENABLE"}, /* corex */
	{0xa304, "DMA_DEPTH_PD_DATA_FORMAT"}, /* corex */
	{0xa308, "DMA_DEPTH_PD_IMG_WIDTH"}, /* corex */
	{0xa30c, "DMA_DEPTH_PD_IMG_HEIGHT"}, /* corex */
	{0xa310, "DMA_DEPTH_PD_IMG_STRIDE"}, /* corex */
	{0xa314, "DMA_DEPTH_PD_BASE_ADDRESS0"}, /* corex */
	{0xa318, "DMA_DEPTH_PD_BASE_ADDRESS1"}, /* corex */
	{0xa31c, "DMA_DEPTH_PD_BASE_ADDRESS2"}, /* corex */
	{0xa320, "DMA_DEPTH_PD_BASE_ADDRESS3"}, /* corex */
	{0xa324, "DMA_DEPTH_PD_BASE_ADDRESS4"}, /* corex */
	{0xa328, "DMA_DEPTH_PD_BASE_ADDRESS5"}, /* corex */
	{0xa32c, "DMA_DEPTH_PD_BASE_ADDRESS6"}, /* corex */
	{0xa330, "DMA_DEPTH_PD_BASE_ADDRESS7"}, /* corex */
	{0xa334, "DMA_DEPTH_PD_BASE_ADDRESS8"}, /* corex */
	{0xa338, "DMA_DEPTH_PD_BASE_ADDRESS9"}, /* corex */
	{0xa33c, "DMA_DEPTH_PD_BASE_ADDRESS10"}, /* corex */
	{0xa340, "DMA_DEPTH_PD_BASE_ADDRESS11"}, /* corex */
	{0xa344, "DMA_DEPTH_PD_BASE_ADDRESS12"}, /* corex */
	{0xa348, "DMA_DEPTH_PD_BASE_ADDRESS13"}, /* corex */
	{0xa34c, "DMA_DEPTH_PD_BASE_ADDRESS14"}, /* corex */
	{0xa350, "DMA_DEPTH_PD_BASE_ADDRESS15"}, /* corex */
	{0xa354, "DMA_DEPTH_PD_BASE_ADDRESS16"}, /* corex */
	{0xa358, "DMA_DEPTH_PD_BASE_ADDRESS17"}, /* corex */
	{0xa35c, "DMA_DEPTH_PD_BASE_ADDRESS18"}, /* corex */
	{0xa360, "DMA_DEPTH_PD_BASE_ADDRESS19"}, /* corex */
	{0xa364, "DMA_DEPTH_PD_BASE_ADDRESS20"}, /* corex */
	{0xa368, "DMA_DEPTH_PD_BASE_ADDRESS21"}, /* corex */
	{0xa36c, "DMA_DEPTH_PD_BASE_ADDRESS22"}, /* corex */
	{0xa370, "DMA_DEPTH_PD_BASE_ADDRESS23"}, /* corex */
	{0xa374, "DMA_DEPTH_PD_BASE_ADDRESS24"}, /* corex */
	{0xa378, "DMA_DEPTH_PD_BASE_ADDRESS25"}, /* corex */
	{0xa37c, "DMA_DEPTH_PD_BASE_ADDRESS26"}, /* corex */
	{0xa380, "DMA_DEPTH_PD_BASE_ADDRESS27"}, /* corex */
	{0xa384, "DMA_DEPTH_PD_BASE_ADDRESS28"}, /* corex */
	{0xa388, "DMA_DEPTH_PD_BASE_ADDRESS29"}, /* corex */
	{0xa38c, "DMA_DEPTH_PD_BASE_ADDRESS30"}, /* corex */
	{0xa390, "DMA_DEPTH_PD_USER_BIT"}, /* corex */
	/* {0x23ff, "DMA_DEPTH_PD_CRC"}, */ /* access fail */
	{0xa400, "DMA_PDSTAT_0_ENABLE"}, /* corex */
	{0xa404, "DMA_PDSTAT_0_DATA_FORMAT"}, /* corex */
	{0xa408, "DMA_PDSTAT_0_IMG_WIDTH"}, /* corex */
	{0xa40c, "DMA_PDSTAT_0_IMG_HEIGHT"}, /* corex */
	{0xa410, "DMA_PDSTAT_0_IMG_STRIDE"}, /* corex */
	{0xa414, "DMA_PDSTAT_0_BASE_ADDRESS0"}, /* corex */
	{0xa418, "DMA_PDSTAT_0_BASE_ADDRESS1"}, /* corex */
	{0xa41c, "DMA_PDSTAT_0_BASE_ADDRESS2"}, /* corex */
	{0xa420, "DMA_PDSTAT_0_BASE_ADDRESS3"}, /* corex */
	{0xa424, "DMA_PDSTAT_0_BASE_ADDRESS4"}, /* corex */
	{0xa428, "DMA_PDSTAT_0_BASE_ADDRESS5"}, /* corex */
	{0xa42c, "DMA_PDSTAT_0_BASE_ADDRESS6"}, /* corex */
	{0xa430, "DMA_PDSTAT_0_BASE_ADDRESS7"}, /* corex */
	{0xa434, "DMA_PDSTAT_0_BASE_ADDRESS8"}, /* corex */
	{0xa438, "DMA_PDSTAT_0_BASE_ADDRESS9"}, /* corex */
	{0xa43c, "DMA_PDSTAT_0_BASE_ADDRESS10"}, /* corex */
	{0xa440, "DMA_PDSTAT_0_BASE_ADDRESS11"}, /* corex */
	{0xa444, "DMA_PDSTAT_0_BASE_ADDRESS12"}, /* corex */
	{0xa448, "DMA_PDSTAT_0_BASE_ADDRESS13"}, /* corex */
	{0xa44c, "DMA_PDSTAT_0_BASE_ADDRESS14"}, /* corex */
	{0xa450, "DMA_PDSTAT_0_BASE_ADDRESS15"}, /* corex */
	{0xa454, "DMA_PDSTAT_0_BASE_ADDRESS16"}, /* corex */
	{0xa458, "DMA_PDSTAT_0_BASE_ADDRESS17"}, /* corex */
	{0xa45c, "DMA_PDSTAT_0_BASE_ADDRESS18"}, /* corex */
	{0xa460, "DMA_PDSTAT_0_BASE_ADDRESS19"}, /* corex */
	{0xa464, "DMA_PDSTAT_0_BASE_ADDRESS20"}, /* corex */
	{0xa468, "DMA_PDSTAT_0_BASE_ADDRESS21"}, /* corex */
	{0xa46c, "DMA_PDSTAT_0_BASE_ADDRESS22"}, /* corex */
	{0xa470, "DMA_PDSTAT_0_BASE_ADDRESS23"}, /* corex */
	{0xa474, "DMA_PDSTAT_0_BASE_ADDRESS24"}, /* corex */
	{0xa478, "DMA_PDSTAT_0_BASE_ADDRESS25"}, /* corex */
	{0xa47c, "DMA_PDSTAT_0_BASE_ADDRESS26"}, /* corex */
	{0xa480, "DMA_PDSTAT_0_BASE_ADDRESS27"}, /* corex */
	{0xa484, "DMA_PDSTAT_0_BASE_ADDRESS28"}, /* corex */
	{0xa488, "DMA_PDSTAT_0_BASE_ADDRESS29"}, /* corex */
	{0xa48c, "DMA_PDSTAT_0_BASE_ADDRESS30"}, /* corex */
	{0xa490, "DMA_PDSTAT_0_USER_BIT"}, /* corex */
	/* {0x24ff, "DMA_PDSTAT_0_CRC"}, */ /* access fail */
	{0x2500, "RDMA_ROL_STATUS0"},
	{0x2504, "RDMA_ROL_STATUS1"},
	{0x2508, "RDMA_ROL_STATUS2"},
	{0x250c, "RDMA_ROL_STATUS3"},
	{0x2510, "RDMA_ROL_STATUS4"},
	{0x2514, "RDMA_ROL_STATUS5"},
	{0x2518, "RDMA_ROL_STATUS6"},
	{0x251c, "RDMA_ROL_STATUS7"},
	{0x2520, "RDMA_ROL_STATUS8"},
	{0x2524, "RDMA_ROL_STATUS9"},
	{0x2528, "RDMA_ROL_STATUS10"},
	{0x252c, "RDMA_ROL_STATUS11"},
	{0x2530, "RDMA_ROL_STATUS12"},
	{0x2534, "RDMA_ROL_STATUS13"},
	{0x2538, "RDMA_ROL_STATUS14"},
	{0xa570, "RDMA_LINE_GAP"}, /* corex */
	{0xa574, "RDMA_INT_STATUS"},
	{0xa580, "RDMA_BAYER_CTRL"}, /* corex */
	{0xa584, "RDMA_BAYER_MO"}, /* corex */
	{0xa588, "RDMA_BAYER_THRESHOLD"}, /* corex */
	{0xa58c, "RDMA_BAYER_VOTF"}, /* corex */
	{0xa590, "RDMA_BAYER_FORMAT"}, /* corex */
	{0xa594, "RDMA_BAYER_WIDTH"}, /* corex */
	{0xa598, "RDMA_BAYER_HEIGHT"}, /* corex */
	{0xa59c, "RDMA_BAYER_PAY_STRIDE"}, /* corex */
	{0xa5a0, "RDMA_BAYER_PAY_BASE0"}, /* corex */
	{0xa5a4, "RDMA_BAYER_PAY_BASE1"}, /* corex */
	{0xa5a8, "RDMA_BAYER_PAY_BASE2"}, /* corex */
	{0xa5ac, "RDMA_BAYER_PAY_BASE3"}, /* corex */
	{0xa5b0, "RDMA_BAYER_PAY_BASE4"}, /* corex */
	{0xa5b4, "RDMA_BAYER_PAY_BASE5"}, /* corex */
	{0xa5b8, "RDMA_BAYER_PAY_BASE6"}, /* corex */
	{0xa5bc, "RDMA_BAYER_PAY_BASE7"}, /* corex */
	{0xa5c0, "RDMA_BAYER_PAY_BASE8"}, /* corex */
	{0xa5c4, "RDMA_BAYER_PAY_BASE9"}, /* corex */
	{0xa5c8, "RDMA_BAYER_PAY_BASE10"}, /* corex */
	{0xa5cc, "RDMA_BAYER_PAY_BASE11"}, /* corex */
	{0xa5d0, "RDMA_BAYER_PAY_BASE12"}, /* corex */
	{0xa5d4, "RDMA_BAYER_PAY_BASE13"}, /* corex */
	{0xa5d8, "RDMA_BAYER_PAY_BASE14"}, /* corex */
	{0xa5dc, "RDMA_BAYER_PAY_BASE15"}, /* corex */
	{0xa5e0, "RDMA_BAYER_PAY_BASE16"}, /* corex */
	{0xa5e4, "RDMA_BAYER_PAY_BASE17"}, /* corex */
	{0xa5e8, "RDMA_BAYER_PAY_BASE18"}, /* corex */
	{0xa5ec, "RDMA_BAYER_PAY_BASE19"}, /* corex */
	{0xa5f0, "RDMA_BAYER_PAY_BASE20"}, /* corex */
	{0xa5f4, "RDMA_BAYER_PAY_BASE21"}, /* corex */
	{0xa5f8, "RDMA_BAYER_PAY_BASE22"}, /* corex */
	{0xa5fc, "RDMA_BAYER_PAY_BASE23"}, /* corex */
	{0xa600, "RDMA_BAYER_PAY_BASE24"}, /* corex */
	{0xa604, "RDMA_BAYER_PAY_BASE25"}, /* corex */
	{0xa608, "RDMA_BAYER_PAY_BASE26"}, /* corex */
	{0xa60c, "RDMA_BAYER_PAY_BASE27"}, /* corex */
	{0xa610, "RDMA_BAYER_PAY_BASE28"}, /* corex */
	{0xa614, "RDMA_BAYER_PAY_BASE29"}, /* corex */
	{0xa618, "RDMA_BAYER_PAY_BASE30"}, /* corex */
	{0xa61c, "RDMA_BAYER_PAY_BASE31"}, /* corex */
	{0xa620, "RDMA_BAYER_PAY_USER0"}, /* corex */
	{0xa624, "RDMA_BAYER_PAY_USER1"}, /* corex */
	{0xa628, "RDMA_BAYER_PAY_USER2"}, /* corex */
	{0xa62c, "RDMA_BAYER_PAY_USER3"}, /* corex */
	{0xa630, "RDMA_BAYER_PAY_USER4"}, /* corex */
	{0xa634, "RDMA_BAYER_PAY_USER5"}, /* corex */
	{0xa638, "RDMA_BAYER_PAY_USER6"}, /* corex */
	{0xa63c, "RDMA_BAYER_PAY_USER7"}, /* corex */
	{0xa640, "RDMA_BAYER_PAY_USER8"}, /* corex */
	{0xa644, "RDMA_BAYER_PAY_USER9"}, /* corex */
	{0xa648, "RDMA_BAYER_PAY_USER10"}, /* corex */
	{0xa64c, "RDMA_BAYER_PAY_USER11"}, /* corex */
	{0xa650, "RDMA_BAYER_PAY_USER12"}, /* corex */
	{0xa654, "RDMA_BAYER_PAY_USER13"}, /* corex */
	{0xa658, "RDMA_BAYER_PAY_USER14"}, /* corex */
	{0xa65c, "RDMA_BAYER_PAY_USER15"}, /* corex */
	{0xa660, "RDMA_BAYER_PAY_USER16"}, /* corex */
	{0xa664, "RDMA_BAYER_PAY_USER17"}, /* corex */
	{0xa668, "RDMA_BAYER_PAY_USER18"}, /* corex */
	{0xa66c, "RDMA_BAYER_PAY_USER19"}, /* corex */
	{0xa670, "RDMA_BAYER_PAY_USER20"}, /* corex */
	{0xa674, "RDMA_BAYER_PAY_USER21"}, /* corex */
	{0xa678, "RDMA_BAYER_PAY_USER22"}, /* corex */
	{0xa67c, "RDMA_BAYER_PAY_USER23"}, /* corex */
	{0xa680, "RDMA_BAYER_PAY_USER24"}, /* corex */
	{0xa684, "RDMA_BAYER_PAY_USER25"}, /* corex */
	{0xa688, "RDMA_BAYER_PAY_USER26"}, /* corex */
	{0xa68c, "RDMA_BAYER_PAY_USER27"}, /* corex */
	{0xa690, "RDMA_BAYER_PAY_USER28"}, /* corex */
	{0xa694, "RDMA_BAYER_PAY_USER29"}, /* corex */
	{0xa698, "RDMA_BAYER_PAY_USER30"}, /* corex */
	{0xa69c, "RDMA_BAYER_PAY_USER31"}, /* corex */
	{0xa71c, "RDMA_BAYER_HDR_STRIDE"}, /* corex */
	{0xa720, "RDMA_BAYER_HDR_BASE0"}, /* corex */
	{0xa724, "RDMA_BAYER_HDR_BASE1"}, /* corex */
	{0xa728, "RDMA_BAYER_HDR_BASE2"}, /* corex */
	{0xa72c, "RDMA_BAYER_HDR_BASE3"}, /* corex */
	{0xa730, "RDMA_BAYER_HDR_BASE4"}, /* corex */
	{0xa734, "RDMA_BAYER_HDR_BASE5"}, /* corex */
	{0xa738, "RDMA_BAYER_HDR_BASE6"}, /* corex */
	{0xa73c, "RDMA_BAYER_HDR_BASE7"}, /* corex */
	{0xa740, "RDMA_BAYER_HDR_BASE8"}, /* corex */
	{0xa744, "RDMA_BAYER_HDR_BASE9"}, /* corex */
	{0xa748, "RDMA_BAYER_HDR_BASE10"}, /* corex */
	{0xa74c, "RDMA_BAYER_HDR_BASE11"}, /* corex */
	{0xa750, "RDMA_BAYER_HDR_BASE12"}, /* corex */
	{0xa754, "RDMA_BAYER_HDR_BASE13"}, /* corex */
	{0xa758, "RDMA_BAYER_HDR_BASE14"}, /* corex */
	{0xa75c, "RDMA_BAYER_HDR_BASE15"}, /* corex */
	{0xa760, "RDMA_BAYER_HDR_BASE16"}, /* corex */
	{0xa764, "RDMA_BAYER_HDR_BASE17"}, /* corex */
	{0xa768, "RDMA_BAYER_HDR_BASE18"}, /* corex */
	{0xa76c, "RDMA_BAYER_HDR_BASE19"}, /* corex */
	{0xa770, "RDMA_BAYER_HDR_BASE20"}, /* corex */
	{0xa774, "RDMA_BAYER_HDR_BASE21"}, /* corex */
	{0xa778, "RDMA_BAYER_HDR_BASE22"}, /* corex */
	{0xa77c, "RDMA_BAYER_HDR_BASE23"}, /* corex */
	{0xa780, "RDMA_BAYER_HDR_BASE24"}, /* corex */
	{0xa784, "RDMA_BAYER_HDR_BASE25"}, /* corex */
	{0xa788, "RDMA_BAYER_HDR_BASE26"}, /* corex */
	{0xa78c, "RDMA_BAYER_HDR_BASE27"}, /* corex */
	{0xa790, "RDMA_BAYER_HDR_BASE28"}, /* corex */
	{0xa794, "RDMA_BAYER_HDR_BASE29"}, /* corex */
	{0xa798, "RDMA_BAYER_HDR_BASE30"}, /* corex */
	{0xa79c, "RDMA_BAYER_HDR_BASE31"}, /* corex */
	{0xa7a0, "RDMA_BAYER_HDR_USER0"}, /* corex */
	{0xa7a4, "RDMA_BAYER_HDR_USER1"}, /* corex */
	{0xa7a8, "RDMA_BAYER_HDR_USER2"}, /* corex */
	{0xa7ac, "RDMA_BAYER_HDR_USER3"}, /* corex */
	{0xa7b0, "RDMA_BAYER_HDR_USER4"}, /* corex */
	{0xa7b4, "RDMA_BAYER_HDR_USER5"}, /* corex */
	{0xa7b8, "RDMA_BAYER_HDR_USER6"}, /* corex */
	{0xa7bc, "RDMA_BAYER_HDR_USER7"}, /* corex */
	{0xa7c0, "RDMA_BAYER_HDR_USER8"}, /* corex */
	{0xa7c4, "RDMA_BAYER_HDR_USER9"}, /* corex */
	{0xa7c8, "RDMA_BAYER_HDR_USER10"}, /* corex */
	{0xa7cc, "RDMA_BAYER_HDR_USER11"}, /* corex */
	{0xa7d0, "RDMA_BAYER_HDR_USER12"}, /* corex */
	{0xa7d4, "RDMA_BAYER_HDR_USER13"}, /* corex */
	{0xa7d8, "RDMA_BAYER_HDR_USER14"}, /* corex */
	{0xa7dc, "RDMA_BAYER_HDR_USER15"}, /* corex */
	{0xa7e0, "RDMA_BAYER_HDR_USER16"}, /* corex */
	{0xa7e4, "RDMA_BAYER_HDR_USER17"}, /* corex */
	{0xa7e8, "RDMA_BAYER_HDR_USER18"}, /* corex */
	{0xa7ec, "RDMA_BAYER_HDR_USER19"}, /* corex */
	{0xa7f0, "RDMA_BAYER_HDR_USER20"}, /* corex */
	{0xa7f4, "RDMA_BAYER_HDR_USER21"}, /* corex */
	{0xa7f8, "RDMA_BAYER_HDR_USER22"}, /* corex */
	{0xa7fc, "RDMA_BAYER_HDR_USER23"}, /* corex */
	{0xa800, "RDMA_BAYER_HDR_USER24"}, /* corex */
	{0xa804, "RDMA_BAYER_HDR_USER25"}, /* corex */
	{0xa808, "RDMA_BAYER_HDR_USER26"}, /* corex */
	{0xa80c, "RDMA_BAYER_HDR_USER27"}, /* corex */
	{0xa810, "RDMA_BAYER_HDR_USER28"}, /* corex */
	{0xa814, "RDMA_BAYER_HDR_USER29"}, /* corex */
	{0xa818, "RDMA_BAYER_HDR_USER30"}, /* corex */
	{0xa81c, "RDMA_BAYER_HDR_USER31"}, /* corex */
	{0x2870, "RDMA_BAYER_STATUS"},
	{0x2874, "RDMA_BAYER_CRC0"},
	{0x2878, "RDMA_BAYER_CRC1"},
	{0xa880, "RDMA_AF_CTRL"}, /* corex */
	{0xa884, "RDMA_AF_MO"}, /* corex */
	{0xa888, "RDMA_AF_THRESHOLD"}, /* corex */
	{0xa88c, "RDMA_AF_VOTF"}, /* corex */
	{0xa890, "RDMA_AF_FORMAT"}, /* corex */
	{0xa894, "RDMA_AF_WIDTH"}, /* corex */
	{0xa898, "RDMA_AF_HEIGHT"}, /* corex */
	{0xa89c, "RDMA_AF_STRIDE"}, /* corex */
	{0xa8a0, "RDMA_AF_BASE0"}, /* corex */
	{0xa8a4, "RDMA_AF_BASE1"}, /* corex */
	{0xa8a8, "RDMA_AF_BASE2"}, /* corex */
	{0xa8ac, "RDMA_AF_BASE3"}, /* corex */
	{0xa8b0, "RDMA_AF_BASE4"}, /* corex */
	{0xa8b4, "RDMA_AF_BASE5"}, /* corex */
	{0xa8b8, "RDMA_AF_BASE6"}, /* corex */
	{0xa8bc, "RDMA_AF_BASE7"}, /* corex */
	{0xa8c0, "RDMA_AF_BASE8"}, /* corex */
	{0xa8c4, "RDMA_AF_BASE9"}, /* corex */
	{0xa8c8, "RDMA_AF_BASE10"}, /* corex */
	{0xa8cc, "RDMA_AF_BASE11"}, /* corex */
	{0xa8d0, "RDMA_AF_BASE12"}, /* corex */
	{0xa8d4, "RDMA_AF_BASE13"}, /* corex */
	{0xa8d8, "RDMA_AF_BASE14"}, /* corex */
	{0xa8dc, "RDMA_AF_BASE15"}, /* corex */
	{0xa8e0, "RDMA_AF_BASE16"}, /* corex */
	{0xa8e4, "RDMA_AF_BASE17"}, /* corex */
	{0xa8e8, "RDMA_AF_BASE18"}, /* corex */
	{0xa8ec, "RDMA_AF_BASE19"}, /* corex */
	{0xa8f0, "RDMA_AF_BASE20"}, /* corex */
	{0xa8f4, "RDMA_AF_BASE21"}, /* corex */
	{0xa8f8, "RDMA_AF_BASE22"}, /* corex */
	{0xa8fc, "RDMA_AF_BASE23"}, /* corex */
	{0xa900, "RDMA_AF_BASE24"}, /* corex */
	{0xa904, "RDMA_AF_BASE25"}, /* corex */
	{0xa908, "RDMA_AF_BASE26"}, /* corex */
	{0xa90c, "RDMA_AF_BASE27"}, /* corex */
	{0xa910, "RDMA_AF_BASE28"}, /* corex */
	{0xa914, "RDMA_AF_BASE29"}, /* corex */
	{0xa918, "RDMA_AF_BASE30"}, /* corex */
	{0xa91c, "RDMA_AF_BASE31"}, /* corex */
	{0xa920, "RDMA_AF_USER0"}, /* corex */
	{0xa924, "RDMA_AF_USER1"}, /* corex */
	{0xa928, "RDMA_AF_USER2"}, /* corex */
	{0xa92c, "RDMA_AF_USER3"}, /* corex */
	{0xa930, "RDMA_AF_USER4"}, /* corex */
	{0xa934, "RDMA_AF_USER5"}, /* corex */
	{0xa938, "RDMA_AF_USER6"}, /* corex */
	{0xa93c, "RDMA_AF_USER7"}, /* corex */
	{0xa940, "RDMA_AF_USER8"}, /* corex */
	{0xa944, "RDMA_AF_USER9"}, /* corex */
	{0xa948, "RDMA_AF_USER10"}, /* corex */
	{0xa94c, "RDMA_AF_USER11"}, /* corex */
	{0xa950, "RDMA_AF_USER12"}, /* corex */
	{0xa954, "RDMA_AF_USER13"}, /* corex */
	{0xa958, "RDMA_AF_USER14"}, /* corex */
	{0xa95c, "RDMA_AF_USER15"}, /* corex */
	{0xa960, "RDMA_AF_USER16"}, /* corex */
	{0xa964, "RDMA_AF_USER17"}, /* corex */
	{0xa968, "RDMA_AF_USER18"}, /* corex */
	{0xa96c, "RDMA_AF_USER19"}, /* corex */
	{0xa970, "RDMA_AF_USER20"}, /* corex */
	{0xa974, "RDMA_AF_USER21"}, /* corex */
	{0xa978, "RDMA_AF_USER22"}, /* corex */
	{0xa97c, "RDMA_AF_USER23"}, /* corex */
	{0xa980, "RDMA_AF_USER24"}, /* corex */
	{0xa984, "RDMA_AF_USER25"}, /* corex */
	{0xa988, "RDMA_AF_USER26"}, /* corex */
	{0xa98c, "RDMA_AF_USER27"}, /* corex */
	{0xa990, "RDMA_AF_USER28"}, /* corex */
	{0xa994, "RDMA_AF_USER29"}, /* corex */
	{0xa998, "RDMA_AF_USER30"}, /* corex */
	{0xa99c, "RDMA_AF_USER31"}, /* corex */
	{0x29f0, "RDMA_AF_STATUS"},
	{0x29f4, "RDMA_AF_CRC"},
	{0xac00, "BBBSIZE_FLAG"}, /* corex */
	{0xac04, "PWIDTH"}, /* corex */
	{0xac08, "AAA_LOW_THRE"}, /* corex */
	{0xac0c, "ORIG_GGG_DDD"}, /* corex */
	{0xac10, "IMAGE_SIZE"}, /* corex */
	{0xac14, "FFF_TH_AND_MSB_INFO"}, /* corex */
	{0xac18, "OUT_PPC_AND_HDR_MODE_SEL"}, /* corex */
	{0xac1c, "QQQ"}, /* corex */
	{0xac20, "STEP1_COEFF"}, /* corex */
	{0xac24, "STEP2_COEFF"}, /* corex */
	{0xac28, "STEP3_COEFF"}, /* corex */
	{0xac2c, "FUNC_REG_L00_H"}, /* corex */
	{0xac30, "FUNC_REG_L00_L"}, /* corex */
	{0xac34, "FUNC_REG_L01_H"}, /* corex */
	{0xac38, "FUNC_REG_L01_L"}, /* corex */
	{0xac3c, "FUNC_REG_L02_H"}, /* corex */
	{0xac40, "FUNC_REG_L02_L"}, /* corex */
	{0xac44, "FUNC_REG_L03_H"}, /* corex */
	{0xac48, "FUNC_REG_L03_L"}, /* corex */
	{0xac4c, "FUNC_REG_L04_H"}, /* corex */
	{0xac50, "FUNC_REG_L04_L"}, /* corex */
	{0xac54, "FUNC_REG_L05_H"}, /* corex */
	{0xac58, "FUNC_REG_L05_L"}, /* corex */
	{0xac5c, "FUNC_REG_L06_H"}, /* corex */
	{0xac60, "FUNC_REG_L06_L"}, /* corex */
	{0xac64, "FUNC_REG_L07_H"}, /* corex */
	{0xac68, "FUNC_REG_L07_L"}, /* corex */
	{0xac6c, "FUNC_REG_L08_H"}, /* corex */
	{0xac70, "FUNC_REG_L08_L"}, /* corex */
	{0xac74, "FUNC_REG_L09_H"}, /* corex */
	{0xac78, "FUNC_REG_L09_L"}, /* corex */
	{0xac7c, "FUNC_REG_L10_H"}, /* corex */
	{0xac80, "FUNC_REG_L10_L"}, /* corex */
	{0xac84, "FUNC_REG_L11_H"}, /* corex */
	{0xac88, "FUNC_REG_L11_L"}, /* corex */
	{0xac8c, "LEV_THR_INFUNCREG_K00_0"}, /* corex */
	{0xac90, "LEV_THR_INFUNCREG_K00_1"}, /* corex */
	{0xac94, "LEV_THR_INFUNCREG_K00_2"}, /* corex */
	{0xac98, "LEV_THR_INFUNCREG_K00_3"}, /* corex */
	{0xac9c, "LEV_THR_INFUNCREG_K01_0"}, /* corex */
	{0xaca0, "LEV_THR_INFUNCREG_K01_1"}, /* corex */
	{0xaca4, "LEV_THR_INFUNCREG_K01_2"}, /* corex */
	{0xaca8, "LEV_THR_INFUNCREG_K01_3"}, /* corex */
	{0xacac, "LEV_THR_INFUNCREG_K02_0"}, /* corex */
	{0xacb0, "LEV_THR_INFUNCREG_K02_1"}, /* corex */
	{0xacb4, "LEV_THR_INFUNCREG_K02_2"}, /* corex */
	{0xacb8, "LEV_THR_INFUNCREG_K02_3"}, /* corex */
	{0xacbc, "LEV_THR_INFUNCREG_K03_0"}, /* corex */
	{0xacc0, "LEV_THR_INFUNCREG_K03_1"}, /* corex */
	{0xacc4, "LEV_THR_INFUNCREG_K03_2"}, /* corex */
	{0xacc8, "LEV_THR_INFUNCREG_K03_3"}, /* corex */
	{0xaccc, "LEV_THR_INFUNCREG_K04_0"}, /* corex */
	{0xacd0, "LEV_THR_INFUNCREG_K04_1"}, /* corex */
	{0xacd4, "LEV_THR_INFUNCREG_K04_2"}, /* corex */
	{0xacd8, "LEV_THR_INFUNCREG_K04_3"}, /* corex */
	{0xacdc, "DATA_ADD_INFUNCREG_K00"}, /* corex */
	{0xace0, "DATA_ADD_INFUNCREG_K01"}, /* corex */
	{0xace4, "DATA_ADD_INFUNCREG_K02"}, /* corex */
	{0xace8, "DATA_ADD_INFUNCREG_K03"}, /* corex */
	{0xacec, "DATA_ADD_INFUNCREG_K04"}, /* corex */
	{0xacf0, "PPP_FRAME_KKK_HEIGHT_AND_NUM"}, /* corex */
	{0xacf4, "FUNC_SUBPART_HEIGHT"}, /* corex */
	{0xacf8, "TIME_OUT_U_PREVAL"}, /* corex */
	{0xacfc, "TIME_OUT_U_POSTVAL"}, /* corex */
	{0xad00, "TIME_OUT_O_PREVAL"}, /* corex */
	{0xad04, "TIME_OUT_O_POSTVAL"}, /* corex */
	{0xad08, "SDC_AUTO_RESET"}, /* corex */
	{0xad0c, "SDC_SW_RESET"}, /* corex */
	{0xad10, "ERROR_PAD"}, /* corex */
	{0xad14, "VBI_HBI"}, /* corex */
	{0xad18, "DBG_SEL"}, /* corex */
	{0xad1c, "STATUS"}, /* corex */
	{0x2d20, "DBG"},
	{0x2d24, "PROCESSING_POS"},
	{0x4000, "COREX_ENABLE"},
	{0x4004, "COREX_RESET"},
	{0x4008, "COREX_FAST_MODE"},
	{0x400c, "COREX_UPDATE_TYPE_0"},
	{0x4010, "COREX_UPDATE_TYPE_1"},
	{0x4014, "COREX_UPDATE_MODE_0"},
	{0x4018, "COREX_UPDATE_MODE_1"},
	{0x401c, "COREX_START_0"},
	{0x4020, "COREX_START_1"},
	{0x4024, "COREX_COPY_FROM_IP_0"},
	{0x4028, "COREX_COPY_FROM_IP_1"},
	{0x402c, "COREX_STATUS_0"},
	{0x4030, "COREX_STATUS_1"},
	{0x4034, "COREX_PRE_ADDR_CONFIG"},
	{0x4038, "COREX_PRE_DATA_CONFIG"},
	{0x403c, "COREX_POST_ADDR_CONFIG"},
	{0x4040, "COREX_POST_DATA_CONFIG"},
	{0x4044, "COREX_PRE_POST_CONFIG_EN"},
	{0x4048, "COREX_TYPE_WRITE"},
	{0x404c, "COREX_TYPE_WRITE_TRIGGER"},
	{0x4050, "COREX_TYPE_READ"},
	{0x4054, "COREX_TYPE_READ_OFFSET"},
	{0x4058, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0x405c, "COREX_INTERRUPT_VECTOR"},
	{0x4060, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0x4064, "COREX_INTERRUPT_MASK"},
	{0x40f4, "COREX_REG_INTERFACE_VER"},
};

/* the total count of the fields of pdp v1.0.0's reg */
enum is_hw_pdp_reg_field {
	PDP_F_GLOBAL_ENABLE,
	PDP_F_ONE_SHOT_ENABLE,
	PDP_F_GLOBAL_ENABLE_STOP_CRPT,
	PDP_F_SW_RESET,
	PDP_F_SW_CORE_RESET,
	PDP_F_HW_RESET,
	PDP_F_FORCE_INTERNAL_CLOCK,
	PDP_F_TRANS_STOP_REQ,
	PDP_F_TRANS_STOP_REQ_RDY,
	PDP_F_IDLENESS_STATUS,
	PDP_F_CHAIN_IDLENESS_STATUS,
	PDP_F_SELREGISTER,
	PDP_F_SELREGISTERMODE,
	PDP_F_SHADOW_DISABLE,
	PDP_F_SHADOW_SW_TRIGGER,
	PDP_F_AUTO_MASK_PREADY,
	PDP_F_INTERRUPT_AUTO_MASK,
	PDP_F_IP_POST_FRAME_GAP,
	PDP_F_IP_USE_END_INTERRUPT_ENABLE,
	PDP_F_IP_END_INTERRUPT_ENABLE,
	PDP_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_F_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_F_IP_INT_SRC_SEL, /* deprecated */
	PDP_F_IP_INT_COL_EN,
	PDP_F_IP_INT_ROW_EN,
	PDP_F_IP_INT_COL_CORD,
	PDP_F_IP_INT_ROW_CORD,
	PDP_F_IP_CHAIN_INPUT_SELECT,
	PDP_F_IP_USE_INPUT_FRAME_START_IN,
	PDP_F_IP_ROL_SELECT,
	PDP_F_IP_ROL_MODE,
	PDP_F_IP_ROL_RESET,
	PDP_F_IP_PROCESSING,
	PDP_F_IP_FRO_NUMBER_GRP0,
	PDP_F_IP_FRO_NUMBER_GRP1,
	PDP_F_IP_FRO_NUMBER_GRP2,
	PDP_F_IP_FRO_FRM_CNT,
	PDP_F_IP_FRO_FRM_MED_INT,
	PDP_F_IP_FRO_LINE_MED_INT,
	PDP_F_IP_FRO_FRM_FAIL,
	PDP_F_IP_STALL_OUT,
	PDP_F_IP_PDSTAT_PATH_ON,
	PDP_F_IP_PDSTAT_DEPTH_ON,
	PDP_F_IP_COREX_HW_TRIGGER_GAP,
	PDP_F_IP_MICRO,
	PDP_F_IP_MINOR,
	PDP_F_IP_MAJOR,
	PDP_F_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_F_CONTINT_INT1,
	PDP_F_CONTINT_INT1_ENABLE,
	PDP_F_CONTINT_INT1_STATUS,
	PDP_F_CONTINT_INT1_CLEAR,
	PDP_F_CONTINT_INT2,
	PDP_F_CONTINT_INT2_ENABLE,
	PDP_F_CONTINT_INT2_STATUS,
	PDP_F_CONTINT_INT2_CLEAR,
	PDP_F_SECU_CTRL_ID,
	PDP_F_SECU_CTRL_TZPC_0,
	PDP_F_SECU_CTRL_TZPC_1,
	PDP_F_SECU_CTRL_TZPC_2,
	PDP_F_SECU_CTRL_TZPC_3,
	PDP_F_SECU_CTRL_SPARE,
	PDP_F_FRO_MODE_EN,
	PDP_F_FRO_GLOBAL_ENABLE,
	PDP_F_FRO_ONE_SHOT_ENABLE,
	PDP_F_FRO_FRAME_COUNT,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_F_FRO_DONE,
	PDP_F_FRO_BUSY,
	PDP_F_FRO_HISTORY_INT0_0,
	PDP_F_FRO_HISTORY_INT0_1,
	PDP_F_FRO_HISTORY_INT0_2,
	PDP_F_FRO_HISTORY_INT0_3,
	PDP_F_FRO_HISTORY_INT0_4,
	PDP_F_FRO_HISTORY_INT0_5,
	PDP_F_FRO_HISTORY_INT0_6,
	PDP_F_FRO_HISTORY_INT0_7,
	PDP_F_FRO_HISTORY_INT0_8,
	PDP_F_FRO_HISTORY_INT0_9,
	PDP_F_FRO_HISTORY_INT0_10,
	PDP_F_FRO_HISTORY_INT0_11,
	PDP_F_FRO_HISTORY_INT0_12,
	PDP_F_FRO_HISTORY_INT0_13,
	PDP_F_FRO_HISTORY_INT0_14,
	PDP_F_FRO_HISTORY_INT0_15,
	PDP_F_FRO_HISTORY_INT1_0,
	PDP_F_FRO_HISTORY_INT1_1,
	PDP_F_FRO_HISTORY_INT1_2,
	PDP_F_FRO_HISTORY_INT1_3,
	PDP_F_FRO_HISTORY_INT1_4,
	PDP_F_FRO_HISTORY_INT1_5,
	PDP_F_FRO_HISTORY_INT1_6,
	PDP_F_FRO_HISTORY_INT1_7,
	PDP_F_FRO_HISTORY_INT1_8,
	PDP_F_FRO_HISTORY_INT1_9,
	PDP_F_FRO_HISTORY_INT1_10,
	PDP_F_FRO_HISTORY_INT1_11,
	PDP_F_FRO_HISTORY_INT1_12,
	PDP_F_FRO_HISTORY_INT1_13,
	PDP_F_FRO_HISTORY_INT1_14,
	PDP_F_FRO_HISTORY_INT1_15,
	PDP_F_FRO_SW_RESET,
	PDP_F_FRO_INT0_CLEAR,
	PDP_F_FRO_INT1_CLEAR,
	PDP_F_FRO_INT0,
	PDP_F_FRO_INT1,
	PDP_F_STRGEN_STRGEN_ENABLE,
	PDP_F_STRGEN_STRGEN_INC_DATA,
	PDP_F_STRGEN_STRGEN_WIDE_LINE_GAP,
	PDP_F_STRGEN_STRGEN_PRE_FRAME_GAP,
	PDP_F_STRGEN_STRGEN_PIXEL_GAP,
	PDP_F_STRGEN_STRGEN_LINE_GAP,
	PDP_F_STRGEN_STRGEN_IMAGE_WIDTH,
	PDP_F_STRGEN_STRGEN_IMAGE_HEIGHT,
	PDP_F_STRGEN_STRGEN_DATA_VALUE,
	PDP_F_STRGEN_REG_INTERFACE_VER,
	PDP_F_STRGEN_BLOCK_ID_CODE,
	PDP_F_STRGEN_CRC_SEED,
	PDP_F_STRGEN_CRC_RESULT,
	PDP_F_LIC_OPERATION_MODE,
	PDP_F_LIC_SEL_SINGLE_INPUT,
	PDP_F_LIC_NUM_2PD_MODE1_SENSOR,
	PDP_F_LIC_NUM_14BIT_SENSOR,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_0,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_1,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_2,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_0,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_1,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_2,
	PDP_F_LIC_PREV_CENTRIC_SCHEDULE_EN,
	PDP_F_LIC_PREV_CENTRIC_SCHEDULE_SEL_PREVIEW,
	PDP_F_LIC_PREV_CENTRIC_SCHEDULE_NUM_LINE,
	PDP_F_LIC_WEIGHT_CONTEXT_0,
	PDP_F_LIC_WEIGHT_CONTEXT_1,
	PDP_F_LIC_WEIGHT_CONTEXT_2,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_0,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_1,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_2,
	PDP_F_LIC_INPUT_CONTEXT_MODE,
	PDP_F_LIC_INPUT_2PPC_EN,
	PDP_F_LIC_INPUT_14BIT_EN,
	PDP_F_LIC_INPUT_IMAGE_WIDTH,
	PDP_F_LIC_INPUT_IMAGE_HEIGHT,
	PDP_F_LIC_INPUT_PDPXL_WIDTH,
	PDP_F_LIC_INPUT_PDPXL_HEIGHT,
	PDP_F_LIC_OUTPUT_HBLANK_CYCLE,
	PDP_F_LIC_OUTPUT_DISABLE_MASK,
	PDP_F_LIC_OUTPUT_HOLD_AT_COREX_BUSY,
	PDP_F_LIC_ROL_ENABLE,
	PDP_F_LIC_ROL_CONDITION,
	PDP_F_LIC_ROL_CLEAR,
	PDP_F_LIC_GAMMA_EN,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_0,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_1,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_2,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_3,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_4,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_5,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_6,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_7,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_8,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_9,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_10,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_11,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_12,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_13,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_14,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_15,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_16,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_17,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_18,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_19,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_20,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_21,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_22,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_23,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_24,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_25,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_26,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_27,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_28,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_29,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_30,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_31,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_0,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_1,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_2,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_3,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_4,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_5,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_6,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_7,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_8,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_9,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_10,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_11,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_12,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_13,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_14,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_15,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_16,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_17,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_18,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_19,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_20,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_21,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_22,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_23,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_24,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_25,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_26,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_27,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_28,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_29,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_30,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_31,
	PDP_F_LIC_INPUT_COLUMN_COUNTER,
	PDP_F_LIC_INPUT_ROW_COUNTER,
	PDP_F_LIC_OUTPUT_COLUMN_COUNTER,
	PDP_F_LIC_OUTPUT_ROW_COUNTER,
	PDP_F_LIC_BUFFER_FULLNESS,
	PDP_F_CINFIFO_OUTPUT_ENABLE,
	PDP_F_CINFIFO_OUTPUT_IMAGE_WIDTH,
	PDP_F_CINFIFO_OUTPUT_IMAGE_HEIGHT,
	PDP_F_CINFIFO_OUTPUT_T1_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T2_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T3_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T4_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T5_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T6_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T7_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_COUNT_AT_STALL,
	PDP_F_CINFIFO_OUTPUT_T2_DISABLE_WAIT_FOR_FS,
	PDP_F_CINFIFO_OUTPUT_T2_RESET_COUNTER_AT_FS,
	PDP_F_CINFIFO_OUTPUT_START_STALL,
	PDP_F_CINFIFO_OUTPUT_STOP_STALL,
	PDP_F_CINFIFO_OUTPUT_STALL_EN_THR,
	PDP_F_CINFIFO_OUTPUT_COL_CNT,
	PDP_F_CINFIFO_OUTPUT_LINE_CNT,
	PDP_F_CINFIFO_OUTPUT_TOTAL_SIZE_CNT,
	PDP_F_CINFIFO_OUTPUT_COL_ERROR_EN,
	PDP_F_CINFIFO_OUTPUT_LINE_ERROR_EN,
	PDP_F_CINFIFO_OUTPUT_TOTAL_SIZE_ERROR_EN,
	PDP_F_CINFIFO_OUTPUT_ERROR_STATE,
	PDP_F_CINFIFO_OUTPUT_ERROR_STATE_CLR,
	PDP_F_CINFIFO_OUTPUT_IDLE,
	PDP_F_AFIDENT_0_BYPASS,
	PDP_F_AFIDENT_0_START_ACTIVE_X,
	PDP_F_AFIDENT_0_START_ACTIVE_Y,
	PDP_F_AFIDENT_0_ACTIVE_WIDTH,
	PDP_F_AFIDENT_0_ACTIVE_HEIGHT,
	PDP_F_AFIDENT_0_BLOCKS_PER_ACTIVE_X,
	PDP_F_AFIDENT_0_BLOCKS_PER_ACTIVE_Y,
	PDP_F_AFIDENT_0_UNIT_OFFSET_X,
	PDP_F_AFIDENT_0_UNIT_OFFSET_Y,
	PDP_F_AFIDENT_0_RELATIVE_OFFSET_X,
	PDP_F_AFIDENT_0_RELATIVE_OFFSET_Y,
	PDP_F_AFIDENT_0_UNITS_PER_BLOCK_X,
	PDP_F_AFIDENT_0_UNITS_PER_BLOCK_Y,
	PDP_F_AFIDENT_0_UNIT_SIZE_X,
	PDP_F_AFIDENT_0_UNIT_SIZE_Y,
	PDP_F_AFIDENT_0_PTRN_X_0_0,
	PDP_F_AFIDENT_0_PTRN_Y_0_0,
	PDP_F_AFIDENT_0_PTRN_X_0_1,
	PDP_F_AFIDENT_0_PTRN_Y_0_1,
	PDP_F_AFIDENT_0_PTRN_X_1_0,
	PDP_F_AFIDENT_0_PTRN_Y_1_0,
	PDP_F_AFIDENT_0_PTRN_X_1_1,
	PDP_F_AFIDENT_0_PTRN_Y_1_1,
	PDP_F_AFIDENT_0_PTRN_X_2_0,
	PDP_F_AFIDENT_0_PTRN_Y_2_0,
	PDP_F_AFIDENT_0_PTRN_X_2_1,
	PDP_F_AFIDENT_0_PTRN_Y_2_1,
	PDP_F_AFIDENT_0_PTRN_X_3_0,
	PDP_F_AFIDENT_0_PTRN_Y_3_0,
	PDP_F_AFIDENT_0_PTRN_X_3_1,
	PDP_F_AFIDENT_0_PTRN_Y_3_1,
	PDP_F_AFIDENT_0_PTRN_X_4_0,
	PDP_F_AFIDENT_0_PTRN_Y_4_0,
	PDP_F_AFIDENT_0_PTRN_X_4_1,
	PDP_F_AFIDENT_0_PTRN_Y_4_1,
	PDP_F_AFIDENT_0_PTRN_X_5_0,
	PDP_F_AFIDENT_0_PTRN_Y_5_0,
	PDP_F_AFIDENT_0_PTRN_X_5_1,
	PDP_F_AFIDENT_0_PTRN_Y_5_1,
	PDP_F_AFIDENT_0_PTRN_X_6_0,
	PDP_F_AFIDENT_0_PTRN_Y_6_0,
	PDP_F_AFIDENT_0_PTRN_X_6_1,
	PDP_F_AFIDENT_0_PTRN_Y_6_1,
	PDP_F_AFIDENT_0_PTRN_X_7_0,
	PDP_F_AFIDENT_0_PTRN_Y_7_0,
	PDP_F_AFIDENT_0_PTRN_X_7_1,
	PDP_F_AFIDENT_0_PTRN_Y_7_1,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_0,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_1,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_2,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_3,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_4,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_5,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_6,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_7,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_8,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_9,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_10,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_11,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_12,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_13,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_14,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_15,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_0,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_1,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_2,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_3,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_4,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_5,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_6,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_7,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_8,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_9,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_10,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_11,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_12,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_13,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_14,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_15,
	PDP_F_AFIDENT_1_BYPASS,
	PDP_F_AFIDENT_1_START_ACTIVE_X,
	PDP_F_AFIDENT_1_START_ACTIVE_Y,
	PDP_F_AFIDENT_1_ACTIVE_WIDTH,
	PDP_F_AFIDENT_1_ACTIVE_HEIGHT,
	PDP_F_AFIDENT_1_BLOCKS_PER_ACTIVE_X,
	PDP_F_AFIDENT_1_BLOCKS_PER_ACTIVE_Y,
	PDP_F_AFIDENT_1_UNIT_OFFSET_X,
	PDP_F_AFIDENT_1_UNIT_OFFSET_Y,
	PDP_F_AFIDENT_1_RELATIVE_OFFSET_X,
	PDP_F_AFIDENT_1_RELATIVE_OFFSET_Y,
	PDP_F_AFIDENT_1_UNITS_PER_BLOCK_X,
	PDP_F_AFIDENT_1_UNITS_PER_BLOCK_Y,
	PDP_F_AFIDENT_1_UNIT_SIZE_X,
	PDP_F_AFIDENT_1_UNIT_SIZE_Y,
	PDP_F_AFIDENT_1_PTRN_X_0_0,
	PDP_F_AFIDENT_1_PTRN_Y_0_0,
	PDP_F_AFIDENT_1_PTRN_X_0_1,
	PDP_F_AFIDENT_1_PTRN_Y_0_1,
	PDP_F_AFIDENT_1_PTRN_X_1_0,
	PDP_F_AFIDENT_1_PTRN_Y_1_0,
	PDP_F_AFIDENT_1_PTRN_X_1_1,
	PDP_F_AFIDENT_1_PTRN_Y_1_1,
	PDP_F_AFIDENT_1_PTRN_X_2_0,
	PDP_F_AFIDENT_1_PTRN_Y_2_0,
	PDP_F_AFIDENT_1_PTRN_X_2_1,
	PDP_F_AFIDENT_1_PTRN_Y_2_1,
	PDP_F_AFIDENT_1_PTRN_X_3_0,
	PDP_F_AFIDENT_1_PTRN_Y_3_0,
	PDP_F_AFIDENT_1_PTRN_X_3_1,
	PDP_F_AFIDENT_1_PTRN_Y_3_1,
	PDP_F_AFIDENT_1_PTRN_X_4_0,
	PDP_F_AFIDENT_1_PTRN_Y_4_0,
	PDP_F_AFIDENT_1_PTRN_X_4_1,
	PDP_F_AFIDENT_1_PTRN_Y_4_1,
	PDP_F_AFIDENT_1_PTRN_X_5_0,
	PDP_F_AFIDENT_1_PTRN_Y_5_0,
	PDP_F_AFIDENT_1_PTRN_X_5_1,
	PDP_F_AFIDENT_1_PTRN_Y_5_1,
	PDP_F_AFIDENT_1_PTRN_X_6_0,
	PDP_F_AFIDENT_1_PTRN_Y_6_0,
	PDP_F_AFIDENT_1_PTRN_X_6_1,
	PDP_F_AFIDENT_1_PTRN_Y_6_1,
	PDP_F_AFIDENT_1_PTRN_X_7_0,
	PDP_F_AFIDENT_1_PTRN_Y_7_0,
	PDP_F_AFIDENT_1_PTRN_X_7_1,
	PDP_F_AFIDENT_1_PTRN_Y_7_1,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_0,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_1,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_2,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_3,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_4,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_5,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_6,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_7,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_8,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_9,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_10,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_11,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_12,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_13,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_14,
	PDP_F_AFIDENT_1_PTRN_TYPE_0_15,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_0,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_1,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_2,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_3,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_4,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_5,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_6,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_7,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_8,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_9,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_10,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_11,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_12,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_13,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_14,
	PDP_F_AFIDENT_1_SWITCHED_PTRN_0_15,
	PDP_F_AFIDENT_CRC_RESULT,
	PDP_F_AFIDENT_CRC_SEED,
	PDP_F_YEXTR_HDR_MODE,
	PDP_F_YEXTR_MAXNOSKIPPXG,
	PDP_F_YEXTR_SKIPLEVEL_THR,
	PDP_F_YEXTR_SAT_VALUEG,
	PDP_F_YEXTR_SAT_VALUER,
	PDP_F_YEXTR_SAT_VALUEB,
	PDP_F_YEXTR_NUM_SATG,
	PDP_F_YEXTR_NUM_SATR,
	PDP_F_YEXTR_NUM_SATB,
	PDP_F_YEXTR_SAT_SUM_G,
	PDP_F_YEXTR_SAT_SUM_R,
	PDP_F_YEXTR_SAT_SUM_B,
	PDP_F_YEXTR_CLIP_LEFT,
	PDP_F_YEXTR_CLIP_RIGHT,
	PDP_F_YEXTR_COEFG,
	PDP_F_YEXTR_COEFR,
	PDP_F_YEXTR_COEFB,
	PDP_F_YEXTR_YSHIFT,
	PDP_F_YEXTR_COEFG_SHORT,
	PDP_F_YEXTR_COEFR_SHORT,
	PDP_F_YEXTR_COEFB_SHORT,
	PDP_F_YEXTR_CRC_SEED,
	PDP_F_YEXTR_CRC_RESULT,
	PDP_F_I_MPD_ON,
	PDP_F_I_AF_CROSS,
	PDP_F_I_MPD_HBIN,
	PDP_F_I_MPD_VBIN,
	PDP_F_I_COL,
	PDP_F_I_WDR_ON,
	PDP_F_I_WDR_COEF_LONG,
	PDP_F_I_WDR_COEF_SHORT,
	PDP_F_I_WDR_SHFT_LONG,
	PDP_F_I_WDR_SHFT_SHORT,
	PDP_F_I_WDR_SPLIT_ON,
	PDP_F_I_OB_VALUE,
	PDP_F_I_ROW,
	PDP_F_RCB_IN_CROP_ON,
	PDP_F_RCB_IN_CROP_X0,
	PDP_F_RCB_IN_CROP_Y0,
	PDP_F_RCB_IN_CROP_X1,
	PDP_F_RCB_IN_CROP_Y1,
	PDP_F_RCB_BIN_TYPE,
	PDP_F_RCB_OUT_CROP_ON,
	PDP_F_RCB_OUT_CROP_X0,
	PDP_F_RCB_OUT_CROP_Y0,
	PDP_F_RCB_OUT_CROP_X1,
	PDP_F_RCB_OUT_CROP_Y1,
	PDP_F_RCB_CRC_SEED,
	PDP_F_RCB_CRC_RESULT,
	PDP_F_CROP_ROI_MAIN_BYPASS,
	PDP_F_CROP_ROI_SUB_BYPASS,
	PDP_F_CROP_ROI_MAIN_SX,
	PDP_F_CROP_ROI_MAIN_SY,
	PDP_F_CROP_ROI_MAIN_EX,
	PDP_F_CROP_ROI_MAIN_EY,
	PDP_F_CROP_ROI_SUB_SX,
	PDP_F_CROP_ROI_SUB_SY,
	PDP_F_CROP_ROI_SUB_EX,
	PDP_F_CROP_ROI_SUB_EY,
	PDP_F_PRE_GAMMA_ON,
	PDP_F_PRE_GAMMA_SHIFT,
	PDP_F_PRE_GAMMA_LUT_X_00,
	PDP_F_PRE_GAMMA_LUT_Y_00,
	PDP_F_PRE_GAMMA_LUT_X_01,
	PDP_F_PRE_GAMMA_LUT_Y_01,
	PDP_F_PRE_GAMMA_LUT_X_02,
	PDP_F_PRE_GAMMA_LUT_Y_02,
	PDP_F_PRE_GAMMA_LUT_X_03,
	PDP_F_PRE_GAMMA_LUT_Y_03,
	PDP_F_PRE_GAMMA_LUT_X_04,
	PDP_F_PRE_GAMMA_LUT_Y_04,
	PDP_F_PRE_GAMMA_LUT_X_05,
	PDP_F_PRE_GAMMA_LUT_Y_05,
	PDP_F_PRE_GAMMA_LUT_X_06,
	PDP_F_PRE_GAMMA_LUT_Y_06,
	PDP_F_PRE_GAMMA_LUT_X_07,
	PDP_F_PRE_GAMMA_LUT_Y_07,
	PDP_F_PRE_GAMMA_LUT_X_08,
	PDP_F_PRE_GAMMA_LUT_Y_08,
	PDP_F_PRE_GAMMA_LUT_X_09,
	PDP_F_PRE_GAMMA_LUT_Y_09,
	PDP_F_PRE_GAMMA_LUT_X_10,
	PDP_F_PRE_GAMMA_LUT_Y_10,
	PDP_F_PRE_GAMMA_LUT_X_11,
	PDP_F_PRE_GAMMA_LUT_Y_11,
	PDP_F_PRE_GAMMA_LUT_X_12,
	PDP_F_PRE_GAMMA_LUT_Y_12,
	PDP_F_PRE_GAMMA_LUT_X_13,
	PDP_F_PRE_GAMMA_LUT_Y_13,
	PDP_F_PRE_GAMMA_LUT_X_14,
	PDP_F_PRE_GAMMA_LUT_Y_14,
	PDP_F_PRE_GAMMA_LUT_X_15,
	PDP_F_PRE_GAMMA_LUT_Y_15,
	PDP_F_PRE_GAMMA_LUT_X_16,
	PDP_F_PRE_GAMMA_LUT_Y_16,
	PDP_F_PRE_GAMMA_LUT_X_17,
	PDP_F_PRE_GAMMA_LUT_Y_17,
	PDP_F_PRE_GAMMA_LUT_X_18,
	PDP_F_PRE_GAMMA_LUT_Y_18,
	PDP_F_PRE_GAMMA_LUT_X_19,
	PDP_F_PRE_GAMMA_LUT_Y_19,
	PDP_F_PRE_GAMMA_LUT_X_20,
	PDP_F_PRE_GAMMA_LUT_Y_20,
	PDP_F_PRE_GAMMA_LUT_X_21,
	PDP_F_PRE_GAMMA_LUT_Y_21,
	PDP_F_PRE_GAMMA_LUT_X_22,
	PDP_F_PRE_GAMMA_LUT_Y_22,
	PDP_F_PRE_GAMMA_LUT_X_23,
	PDP_F_PRE_GAMMA_LUT_Y_23,
	PDP_F_PRE_GAMMA_LUT_X_24,
	PDP_F_PRE_GAMMA_LUT_Y_24,
	PDP_F_PRE_GAMMA_LUT_X_25,
	PDP_F_PRE_GAMMA_LUT_Y_25,
	PDP_F_PRE_GAMMA_LUT_X_26,
	PDP_F_PRE_GAMMA_LUT_Y_26,
	PDP_F_PRE_GAMMA_LUT_X_27,
	PDP_F_PRE_GAMMA_LUT_Y_27,
	PDP_F_PRE_GAMMA_LUT_X_28,
	PDP_F_PRE_GAMMA_LUT_Y_28,
	PDP_F_PRE_GAMMA_LUT_X_29,
	PDP_F_PRE_GAMMA_LUT_Y_29,
	PDP_F_PRE_GAMMA_LUT_X_30,
	PDP_F_PRE_GAMMA_LUT_Y_30,
	PDP_F_PRE_GAMMA_LUT_X_31,
	PDP_F_PRE_GAMMA_LUT_Y_31,
	PDP_F_PRE_GAMMA_REG_INTERFACE_VER,
	PDP_F_PRE_GAMMA_BLOCK_ID_CODE,
	PDP_F_PRE_GAMMA_CRC_SEED,
	PDP_F_PRE_GAMMA_CRC_RESULT,
	PDP_F_REORDER_0_ON,
	PDP_F_REORDER_1_ON,
	PDP_F_REORDER_OB_VALUE,
	PDP_F_REORDER_0_ACTIVE_STA_X,
	PDP_F_REORDER_0_ACTIVE_STA_Y,
	PDP_F_REORDER_0_ACTIVE_SIZE_X,
	PDP_F_REORDER_0_ACTIVE_SIZE_Y,
	PDP_F_REORDER_0_UNIT_SIZE_X,
	PDP_F_REORDER_0_UNIT_SIZE_Y,
	PDP_F_REORDER_0_UNIT_NUM_X,
	PDP_F_REORDER_0_UNIT_NUM_Y,
	PDP_F_REORDER_1_ACTIVE_STA_X,
	PDP_F_REORDER_1_ACTIVE_STA_Y,
	PDP_F_REORDER_1_ACTIVE_SIZE_X,
	PDP_F_REORDER_1_ACTIVE_SIZE_Y,
	PDP_F_REORDER_1_UNIT_SIZE_X,
	PDP_F_REORDER_1_UNIT_SIZE_Y,
	PDP_F_REORDER_1_UNIT_NUM_X,
	PDP_F_REORDER_1_UNIT_NUM_Y,
	PDP_F_REORDER_TAIL_ON,
	PDP_F_REORDER_TAIL_SOURCE_HEIGHT,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_0,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_1,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_2,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_3,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_4,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_5,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_6,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_7,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_8,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_9,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_10,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_11,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_12,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_13,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_14,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_15,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_16,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_17,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_18,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_19,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_20,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_21,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_22,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_23,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_24,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_25,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_26,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_27,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_28,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_29,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_30,
	PDP_F_REORDER_TAIL_SOURCE_FLAG_31,
	PDP_F_REORDER_TAIL_0_NUM_OF_UNIT_X_IN_BLK,
	PDP_F_REORDER_TAIL_0_NUM_OF_UNIT_Y_IN_BLK,
	PDP_F_REORDER_TAIL_0_NUM_OF_BLK_X,
	PDP_F_REORDER_TAIL_0_NUM_OF_BLK_Y,
	PDP_F_REORDER_TAIL_0_SOURCE_WIDTH,
	PDP_F_REORDER_TAIL_0_POS_0,
	PDP_F_REORDER_TAIL_0_POS_1,
	PDP_F_REORDER_TAIL_0_POS_2,
	PDP_F_REORDER_TAIL_0_POS_3,
	PDP_F_REORDER_TAIL_0_POS_4,
	PDP_F_REORDER_TAIL_0_POS_5,
	PDP_F_REORDER_TAIL_0_POS_6,
	PDP_F_REORDER_TAIL_0_POS_7,
	PDP_F_REORDER_TAIL_0_POS_8,
	PDP_F_REORDER_TAIL_0_POS_9,
	PDP_F_REORDER_TAIL_0_POS_10,
	PDP_F_REORDER_TAIL_0_POS_11,
	PDP_F_REORDER_TAIL_0_POS_12,
	PDP_F_REORDER_TAIL_0_POS_13,
	PDP_F_REORDER_TAIL_0_POS_14,
	PDP_F_REORDER_TAIL_0_POS_15,
	PDP_F_REORDER_TAIL_0_POS_16,
	PDP_F_REORDER_TAIL_0_POS_17,
	PDP_F_REORDER_TAIL_0_POS_18,
	PDP_F_REORDER_TAIL_0_POS_19,
	PDP_F_REORDER_TAIL_0_POS_20,
	PDP_F_REORDER_TAIL_0_POS_21,
	PDP_F_REORDER_TAIL_0_POS_22,
	PDP_F_REORDER_TAIL_0_POS_23,
	PDP_F_REORDER_TAIL_0_POS_24,
	PDP_F_REORDER_TAIL_0_POS_25,
	PDP_F_REORDER_TAIL_0_POS_26,
	PDP_F_REORDER_TAIL_0_POS_27,
	PDP_F_REORDER_TAIL_0_POS_28,
	PDP_F_REORDER_TAIL_0_POS_29,
	PDP_F_REORDER_TAIL_0_POS_30,
	PDP_F_REORDER_TAIL_0_POS_31,
	PDP_F_REORDER_TAIL_0_FLAG_0,
	PDP_F_REORDER_TAIL_0_FLAG_1,
	PDP_F_REORDER_TAIL_0_FLAG_2,
	PDP_F_REORDER_TAIL_0_FLAG_3,
	PDP_F_REORDER_TAIL_0_FLAG_4,
	PDP_F_REORDER_TAIL_0_FLAG_5,
	PDP_F_REORDER_TAIL_0_FLAG_6,
	PDP_F_REORDER_TAIL_0_FLAG_7,
	PDP_F_REORDER_TAIL_0_FLAG_8,
	PDP_F_REORDER_TAIL_0_FLAG_9,
	PDP_F_REORDER_TAIL_0_FLAG_10,
	PDP_F_REORDER_TAIL_0_FLAG_11,
	PDP_F_REORDER_TAIL_0_FLAG_12,
	PDP_F_REORDER_TAIL_0_FLAG_13,
	PDP_F_REORDER_TAIL_0_FLAG_14,
	PDP_F_REORDER_TAIL_0_FLAG_15,
	PDP_F_REORDER_TAIL_0_FLAG_16,
	PDP_F_REORDER_TAIL_0_FLAG_17,
	PDP_F_REORDER_TAIL_0_FLAG_18,
	PDP_F_REORDER_TAIL_0_FLAG_19,
	PDP_F_REORDER_TAIL_0_FLAG_20,
	PDP_F_REORDER_TAIL_0_FLAG_21,
	PDP_F_REORDER_TAIL_0_FLAG_22,
	PDP_F_REORDER_TAIL_0_FLAG_23,
	PDP_F_REORDER_TAIL_0_FLAG_24,
	PDP_F_REORDER_TAIL_0_FLAG_25,
	PDP_F_REORDER_TAIL_0_FLAG_26,
	PDP_F_REORDER_TAIL_0_FLAG_27,
	PDP_F_REORDER_TAIL_0_FLAG_28,
	PDP_F_REORDER_TAIL_0_FLAG_29,
	PDP_F_REORDER_TAIL_0_FLAG_30,
	PDP_F_REORDER_TAIL_0_FLAG_31,
	PDP_F_REORDER_TAIL_1_NUM_OF_UNIT_X_IN_BLK,
	PDP_F_REORDER_TAIL_1_NUM_OF_UNIT_Y_IN_BLK,
	PDP_F_REORDER_TAIL_1_NUM_OF_BLK_X,
	PDP_F_REORDER_TAIL_1_NUM_OF_BLK_Y,
	PDP_F_REORDER_TAIL_1_SOURCE_WIDTH,
	PDP_F_REORDER_TAIL_1_POS_0,
	PDP_F_REORDER_TAIL_1_POS_1,
	PDP_F_REORDER_TAIL_1_POS_2,
	PDP_F_REORDER_TAIL_1_POS_3,
	PDP_F_REORDER_TAIL_1_POS_4,
	PDP_F_REORDER_TAIL_1_POS_5,
	PDP_F_REORDER_TAIL_1_POS_6,
	PDP_F_REORDER_TAIL_1_POS_7,
	PDP_F_REORDER_TAIL_1_POS_8,
	PDP_F_REORDER_TAIL_1_POS_9,
	PDP_F_REORDER_TAIL_1_POS_10,
	PDP_F_REORDER_TAIL_1_POS_11,
	PDP_F_REORDER_TAIL_1_POS_12,
	PDP_F_REORDER_TAIL_1_POS_13,
	PDP_F_REORDER_TAIL_1_POS_14,
	PDP_F_REORDER_TAIL_1_POS_15,
	PDP_F_REORDER_TAIL_1_POS_16,
	PDP_F_REORDER_TAIL_1_POS_17,
	PDP_F_REORDER_TAIL_1_POS_18,
	PDP_F_REORDER_TAIL_1_POS_19,
	PDP_F_REORDER_TAIL_1_POS_20,
	PDP_F_REORDER_TAIL_1_POS_21,
	PDP_F_REORDER_TAIL_1_POS_22,
	PDP_F_REORDER_TAIL_1_POS_23,
	PDP_F_REORDER_TAIL_1_POS_24,
	PDP_F_REORDER_TAIL_1_POS_25,
	PDP_F_REORDER_TAIL_1_POS_26,
	PDP_F_REORDER_TAIL_1_POS_27,
	PDP_F_REORDER_TAIL_1_POS_28,
	PDP_F_REORDER_TAIL_1_POS_29,
	PDP_F_REORDER_TAIL_1_POS_30,
	PDP_F_REORDER_TAIL_1_POS_31,
	PDP_F_REORDER_TAIL_1_FLAG_0,
	PDP_F_REORDER_TAIL_1_FLAG_1,
	PDP_F_REORDER_TAIL_1_FLAG_2,
	PDP_F_REORDER_TAIL_1_FLAG_3,
	PDP_F_REORDER_TAIL_1_FLAG_4,
	PDP_F_REORDER_TAIL_1_FLAG_5,
	PDP_F_REORDER_TAIL_1_FLAG_6,
	PDP_F_REORDER_TAIL_1_FLAG_7,
	PDP_F_REORDER_TAIL_1_FLAG_8,
	PDP_F_REORDER_TAIL_1_FLAG_9,
	PDP_F_REORDER_TAIL_1_FLAG_10,
	PDP_F_REORDER_TAIL_1_FLAG_11,
	PDP_F_REORDER_TAIL_1_FLAG_12,
	PDP_F_REORDER_TAIL_1_FLAG_13,
	PDP_F_REORDER_TAIL_1_FLAG_14,
	PDP_F_REORDER_TAIL_1_FLAG_15,
	PDP_F_REORDER_TAIL_1_FLAG_16,
	PDP_F_REORDER_TAIL_1_FLAG_17,
	PDP_F_REORDER_TAIL_1_FLAG_18,
	PDP_F_REORDER_TAIL_1_FLAG_19,
	PDP_F_REORDER_TAIL_1_FLAG_20,
	PDP_F_REORDER_TAIL_1_FLAG_21,
	PDP_F_REORDER_TAIL_1_FLAG_22,
	PDP_F_REORDER_TAIL_1_FLAG_23,
	PDP_F_REORDER_TAIL_1_FLAG_24,
	PDP_F_REORDER_TAIL_1_FLAG_25,
	PDP_F_REORDER_TAIL_1_FLAG_26,
	PDP_F_REORDER_TAIL_1_FLAG_27,
	PDP_F_REORDER_TAIL_1_FLAG_28,
	PDP_F_REORDER_TAIL_1_FLAG_29,
	PDP_F_REORDER_TAIL_1_FLAG_30,
	PDP_F_REORDER_TAIL_1_FLAG_31,
	PDP_F_REORDER_CRC_0_SEED,
	PDP_F_REORDER_CRC_0_RESULT,
	PDP_F_REORDER_CRC_1_SEED,
	PDP_F_REORDER_CRC_1_RESULT,
	PDP_F_BPC_H_BYPASS,
	PDP_F_BPC_H_STATIC_POS_NUM,
	PDP_F_BPC_H_STATIC_POS_ADDR,
	PDP_F_BPC_H_STATIC_POS_DATA,
	PDP_F_BPC_H_IMG_WIDTH,
	PDP_F_BPC_H_IMG_HEIGHT,
	PDP_F_BPC_H_LINE_GAP,
	PDP_F_BPC_H_CRC_SEED,
	PDP_F_BPC_H_CRC_RESULT,
	PDP_F_BPC_V_BYPASS,
	PDP_F_BPC_V_STATIC_POS_NUM,
	PDP_F_BPC_V_STATIC_POS_ADDR,
	PDP_F_BPC_V_STATIC_POS_DATA,
	PDP_F_BPC_V_IMG_WIDTH,
	PDP_F_BPC_V_IMG_HEIGHT,
	PDP_F_BPC_V_LINE_GAP,
	PDP_F_BPC_V_CRC_SEED,
	PDP_F_BPC_V_CRC_RESULT,
	PDP_F_ALC_0_ON,
	PDP_F_ALC_0_ROI_SX,
	PDP_F_ALC_0_ROI_SY,
	PDP_F_ALC_0_LUT_TYPE,
	PDP_F_ALC_0_MAIN_GAP_H,
	PDP_F_ALC_0_MAIN_GAP_V,
	PDP_F_ALC_0_MAIN_GAP_H_INV,
	PDP_F_ALC_0_MAIN_GAP_V_INV,
	PDP_F_ALC_0_GAP_H_MARGIN,
	PDP_F_ALC_0_GAP_V_MARGIN,
	PDP_F_ALC_0_GAP_H_MARGIN_INV,
	PDP_F_ALC_0_GAP_V_MARGIN_INV,
	PDP_F_ALC_0_POS_INTERP_ON,
	PDP_F_ALC_0_POS_WEIGHT_INF,
	PDP_F_ALC_0_POS_WEIGHT_MAC,
	PDP_F_ALC_0_GAIN_SHIFT,
	PDP_F_ALC_0_MAX_VAL,
	PDP_F_ALC_0_LUT_INIT_TYPE,
	PDP_F_ALC_0_LUT_INIT_ADDR,
	PDP_F_ALC_0_LUT_INIT_DATA,
	PDP_F_ALC_0_CRC_SEED,
	PDP_F_ALC_0_CRC_RESULT,
	PDP_F_ALC_1_ON,
	PDP_F_ALC_1_ROI_SX,
	PDP_F_ALC_1_ROI_SY,
	PDP_F_ALC_1_LUT_TYPE,
	PDP_F_ALC_1_MAIN_GAP_H,
	PDP_F_ALC_1_MAIN_GAP_V,
	PDP_F_ALC_1_MAIN_GAP_H_INV,
	PDP_F_ALC_1_MAIN_GAP_V_INV,
	PDP_F_ALC_1_GAP_H_MARGIN,
	PDP_F_ALC_1_GAP_V_MARGIN,
	PDP_F_ALC_1_GAP_H_MARGIN_INV,
	PDP_F_ALC_1_GAP_V_MARGIN_INV,
	PDP_F_ALC_1_POS_INTERP_ON,
	PDP_F_ALC_1_POS_WEIGHT_INF,
	PDP_F_ALC_1_POS_WEIGHT_MAC,
	PDP_F_ALC_1_GAIN_SHIFT,
	PDP_F_ALC_1_MAX_VAL,
	PDP_F_ALC_1_LUT_INIT_TYPE,
	PDP_F_ALC_1_LUT_ADDR,
	PDP_F_ALC_1_LUT_DATA,
	PDP_F_ALC_1_CRC_SEED,
	PDP_F_ALC_1_CRC_RESULT,
	PDP_F_POST_GAMMA_ON,
	PDP_F_POST_GAMMA_LUT_X_00,
	PDP_F_POST_GAMMA_LUT_Y_00,
	PDP_F_POST_GAMMA_LUT_X_01,
	PDP_F_POST_GAMMA_LUT_Y_01,
	PDP_F_POST_GAMMA_LUT_X_02,
	PDP_F_POST_GAMMA_LUT_Y_02,
	PDP_F_POST_GAMMA_LUT_X_03,
	PDP_F_POST_GAMMA_LUT_Y_03,
	PDP_F_POST_GAMMA_LUT_X_04,
	PDP_F_POST_GAMMA_LUT_Y_04,
	PDP_F_POST_GAMMA_LUT_X_05,
	PDP_F_POST_GAMMA_LUT_Y_05,
	PDP_F_POST_GAMMA_LUT_X_06,
	PDP_F_POST_GAMMA_LUT_Y_06,
	PDP_F_POST_GAMMA_LUT_X_07,
	PDP_F_POST_GAMMA_LUT_Y_07,
	PDP_F_POST_GAMMA_LUT_X_08,
	PDP_F_POST_GAMMA_LUT_Y_08,
	PDP_F_POST_GAMMA_LUT_X_09,
	PDP_F_POST_GAMMA_LUT_Y_09,
	PDP_F_POST_GAMMA_LUT_X_10,
	PDP_F_POST_GAMMA_LUT_Y_10,
	PDP_F_POST_GAMMA_LUT_X_11,
	PDP_F_POST_GAMMA_LUT_Y_11,
	PDP_F_POST_GAMMA_LUT_X_12,
	PDP_F_POST_GAMMA_LUT_Y_12,
	PDP_F_POST_GAMMA_LUT_X_13,
	PDP_F_POST_GAMMA_LUT_Y_13,
	PDP_F_POST_GAMMA_LUT_X_14,
	PDP_F_POST_GAMMA_LUT_Y_14,
	PDP_F_POST_GAMMA_LUT_X_15,
	PDP_F_POST_GAMMA_LUT_Y_15,
	PDP_F_POST_GAMMA_LUT_X_16,
	PDP_F_POST_GAMMA_LUT_Y_16,
	PDP_F_POST_GAMMA_LUT_X_17,
	PDP_F_POST_GAMMA_LUT_Y_17,
	PDP_F_POST_GAMMA_LUT_X_18,
	PDP_F_POST_GAMMA_LUT_Y_18,
	PDP_F_POST_GAMMA_LUT_X_19,
	PDP_F_POST_GAMMA_LUT_Y_19,
	PDP_F_POST_GAMMA_LUT_X_20,
	PDP_F_POST_GAMMA_LUT_Y_20,
	PDP_F_POST_GAMMA_LUT_X_21,
	PDP_F_POST_GAMMA_LUT_Y_21,
	PDP_F_POST_GAMMA_LUT_X_22,
	PDP_F_POST_GAMMA_LUT_Y_22,
	PDP_F_POST_GAMMA_LUT_X_23,
	PDP_F_POST_GAMMA_LUT_Y_23,
	PDP_F_POST_GAMMA_LUT_X_24,
	PDP_F_POST_GAMMA_LUT_Y_24,
	PDP_F_POST_GAMMA_LUT_X_25,
	PDP_F_POST_GAMMA_LUT_Y_25,
	PDP_F_POST_GAMMA_LUT_X_26,
	PDP_F_POST_GAMMA_LUT_Y_26,
	PDP_F_POST_GAMMA_LUT_X_27,
	PDP_F_POST_GAMMA_LUT_Y_27,
	PDP_F_POST_GAMMA_LUT_X_28,
	PDP_F_POST_GAMMA_LUT_Y_28,
	PDP_F_POST_GAMMA_LUT_X_29,
	PDP_F_POST_GAMMA_LUT_Y_29,
	PDP_F_POST_GAMMA_LUT_X_30,
	PDP_F_POST_GAMMA_LUT_Y_30,
	PDP_F_POST_GAMMA_LUT_X_31,
	PDP_F_POST_GAMMA_LUT_Y_31,
	PDP_F_POST_GAMMA_SUB_LUT_X_00,
	PDP_F_POST_GAMMA_SUB_LUT_Y_00,
	PDP_F_POST_GAMMA_SUB_LUT_X_01,
	PDP_F_POST_GAMMA_SUB_LUT_Y_01,
	PDP_F_POST_GAMMA_SUB_LUT_X_02,
	PDP_F_POST_GAMMA_SUB_LUT_Y_02,
	PDP_F_POST_GAMMA_SUB_LUT_X_03,
	PDP_F_POST_GAMMA_SUB_LUT_Y_03,
	PDP_F_POST_GAMMA_SUB_LUT_X_04,
	PDP_F_POST_GAMMA_SUB_LUT_Y_04,
	PDP_F_POST_GAMMA_SUB_LUT_X_05,
	PDP_F_POST_GAMMA_SUB_LUT_Y_05,
	PDP_F_POST_GAMMA_SUB_LUT_X_06,
	PDP_F_POST_GAMMA_SUB_LUT_Y_06,
	PDP_F_POST_GAMMA_SUB_LUT_X_07,
	PDP_F_POST_GAMMA_SUB_LUT_Y_07,
	PDP_F_POST_GAMMA_SUB_LUT_X_08,
	PDP_F_POST_GAMMA_SUB_LUT_Y_08,
	PDP_F_POST_GAMMA_SUB_LUT_X_09,
	PDP_F_POST_GAMMA_SUB_LUT_Y_09,
	PDP_F_POST_GAMMA_SUB_LUT_X_10,
	PDP_F_POST_GAMMA_SUB_LUT_Y_10,
	PDP_F_POST_GAMMA_SUB_LUT_X_11,
	PDP_F_POST_GAMMA_SUB_LUT_Y_11,
	PDP_F_POST_GAMMA_SUB_LUT_X_12,
	PDP_F_POST_GAMMA_SUB_LUT_Y_12,
	PDP_F_POST_GAMMA_SUB_LUT_X_13,
	PDP_F_POST_GAMMA_SUB_LUT_Y_13,
	PDP_F_POST_GAMMA_SUB_LUT_X_14,
	PDP_F_POST_GAMMA_SUB_LUT_Y_14,
	PDP_F_POST_GAMMA_SUB_LUT_X_15,
	PDP_F_POST_GAMMA_SUB_LUT_Y_15,
	PDP_F_POST_GAMMA_SUB_LUT_X_16,
	PDP_F_POST_GAMMA_SUB_LUT_Y_16,
	PDP_F_POST_GAMMA_SUB_LUT_X_17,
	PDP_F_POST_GAMMA_SUB_LUT_Y_17,
	PDP_F_POST_GAMMA_SUB_LUT_X_18,
	PDP_F_POST_GAMMA_SUB_LUT_Y_18,
	PDP_F_POST_GAMMA_SUB_LUT_X_19,
	PDP_F_POST_GAMMA_SUB_LUT_Y_19,
	PDP_F_POST_GAMMA_SUB_LUT_X_20,
	PDP_F_POST_GAMMA_SUB_LUT_Y_20,
	PDP_F_POST_GAMMA_SUB_LUT_X_21,
	PDP_F_POST_GAMMA_SUB_LUT_Y_21,
	PDP_F_POST_GAMMA_SUB_LUT_X_22,
	PDP_F_POST_GAMMA_SUB_LUT_Y_22,
	PDP_F_POST_GAMMA_SUB_LUT_X_23,
	PDP_F_POST_GAMMA_SUB_LUT_Y_23,
	PDP_F_POST_GAMMA_SUB_LUT_X_24,
	PDP_F_POST_GAMMA_SUB_LUT_Y_24,
	PDP_F_POST_GAMMA_SUB_LUT_X_25,
	PDP_F_POST_GAMMA_SUB_LUT_Y_25,
	PDP_F_POST_GAMMA_SUB_LUT_X_26,
	PDP_F_POST_GAMMA_SUB_LUT_Y_26,
	PDP_F_POST_GAMMA_SUB_LUT_X_27,
	PDP_F_POST_GAMMA_SUB_LUT_Y_27,
	PDP_F_POST_GAMMA_SUB_LUT_X_28,
	PDP_F_POST_GAMMA_SUB_LUT_Y_28,
	PDP_F_POST_GAMMA_SUB_LUT_X_29,
	PDP_F_POST_GAMMA_SUB_LUT_Y_29,
	PDP_F_POST_GAMMA_SUB_LUT_X_30,
	PDP_F_POST_GAMMA_SUB_LUT_Y_30,
	PDP_F_POST_GAMMA_SUB_LUT_X_31,
	PDP_F_POST_GAMMA_SUB_LUT_Y_31,
	PDP_F_POST_GAMMA_REG_INTERFACE_VER,
	PDP_F_POST_GAMMA_BLOCK_ID_CODE,
	PDP_F_POST_GAMMA_CRC_SEED,
	PDP_F_POST_GAMMA_CRC_RESULT,
	PDP_F_DEPTH_ON,
	PDP_F_DEPTH_DMODE,
	PDP_F_DEPTH_DSHIFT,
	PDP_F_DEPTH_DKSIZE1,
	PDP_F_DEPTH_DKSIZE2,
	PDP_F_DEPTH_DBIN_UP,
	PDP_F_DEPTH_DSCALE_UP,
	PDP_F_DEPTH_DSMOOTHE_ON,
	PDP_F_DEPTH_DSCAN_ON,
	PDP_F_DEPTH_DMEDIAN_ON,
	PDP_F_DEPTH_DSLOPE_ON,
	PDP_F_DEPTH_DARM_EDGE_H,
	PDP_F_DEPTH_DMEDIAN_SIZE,
	PDP_F_DEPTH_DSCAN_EDGE,
	PDP_F_DEPTH_DSCAN_PENALTY,
	PDP_F_DEPTH_DOUT_STAT_MODE,
	PDP_F_DEPTH_DINVERSE_SNR,
	PDP_F_DEPTH_DCOEF_SNR,
	PDP_F_DEPTH_DCOEF_EDGEH,
	PDP_F_DEPTH_DCOEF_EDGEV,
	PDP_F_DEPTH_DSHIFT_FILTER,
	PDP_F_DEPTH_DADD_FILTER,
	PDP_F_DEPTH_DMASK_FILTER1,
	PDP_F_DEPTH_DMASK_FILTER2,
	PDP_F_DEPTH_DMASK_FILTER3,
	PDP_F_DEPTH_DMASK_FILTER4,
	PDP_F_DEPTH_DMASK_FILTER5,
	PDP_F_DEPTH_CROP_X_SIZE,
	PDP_F_DEPTH_CROP_Y_SIZE,
	PDP_F_DEPTH_AF_SIZE_X,
	PDP_F_DEPTH_MPD_ON,
	PDP_F_DEPTH_MPD_HBIN,
	PDP_F_DEPTH_LUT_ADDR,
	PDP_F_DEPTH_LUT_DATA,
	PDP_F_DEPTH_CROP_SX,
	PDP_F_DEPTH_CROP_SY,
	PDP_F_DEPTH_HBLANK_ADD_CYCLE,
	PDP_F_DEPTH_CRC_SEED,
	PDP_F_DEPTH_CRC_RESULT,
	PDP_F_PDSTAT_SAT_ON,
	PDP_F_PDSTAT_SAT_LV0,
	PDP_F_PDSTAT_SAT_LV1,
	PDP_F_PDSTAT_SAT_LV2,
	PDP_F_PDSTAT_SAT_SRC,
	PDP_F_PDSTAT_SAT_LV0_SUB,
	PDP_F_PDSTAT_SAT_LV1_SUB,
	PDP_F_PDSTAT_SAT_LV2_SUB,
	PDP_F_PDSTAT_SAT_SRC_SUB,
	PDP_F_PDSTAT_PRE_H_B2_EN,
	PDP_F_PDSTAT_PRE_H_I0_G0,
	PDP_F_PDSTAT_PRE_H_I0_K01,
	PDP_F_PDSTAT_PRE_H_I0_K02,
	PDP_F_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_F_PDSTAT_PRE_H_I0_G1,
	PDP_F_PDSTAT_PRE_H_I0_K11,
	PDP_F_PDSTAT_PRE_H_I0_K12,
	PDP_F_PDSTAT_PRE_H_I0_C11,
	PDP_F_PDSTAT_PRE_H_I0_C12,
	PDP_F_PDSTAT_PRE_H_I0_G2,
	PDP_F_PDSTAT_PRE_H_I0_K21,
	PDP_F_PDSTAT_PRE_H_I0_K22,
	PDP_F_PDSTAT_PRE_H_I0_C21,
	PDP_F_PDSTAT_PRE_H_I0_C22,
	PDP_F_PDSTAT_PRE_H_I0_BY0,
	PDP_F_PDSTAT_PRE_H_I0_BY1,
	PDP_F_PDSTAT_PRE_H_I0_BY2,
	PDP_F_PDSTAT_PRE_H_I1_G0,
	PDP_F_PDSTAT_PRE_H_I1_K01,
	PDP_F_PDSTAT_PRE_H_I1_K02,
	PDP_F_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_F_PDSTAT_PRE_H_I1_G1,
	PDP_F_PDSTAT_PRE_H_I1_K11,
	PDP_F_PDSTAT_PRE_H_I1_K12,
	PDP_F_PDSTAT_PRE_H_I1_C11,
	PDP_F_PDSTAT_PRE_H_I1_C12,
	PDP_F_PDSTAT_PRE_H_I1_G2,
	PDP_F_PDSTAT_PRE_H_I1_K21,
	PDP_F_PDSTAT_PRE_H_I1_K22,
	PDP_F_PDSTAT_PRE_H_I1_C21,
	PDP_F_PDSTAT_PRE_H_I1_C22,
	PDP_F_PDSTAT_PRE_H_I1_BY0,
	PDP_F_PDSTAT_PRE_H_I1_BY1,
	PDP_F_PDSTAT_PRE_H_I1_BY2,
	PDP_F_PDSTAT_PRE_H_I2_G0,
	PDP_F_PDSTAT_PRE_H_I2_K01,
	PDP_F_PDSTAT_PRE_H_I2_K02,
	PDP_F_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_F_PDSTAT_PRE_H_I2_G1,
	PDP_F_PDSTAT_PRE_H_I2_K11,
	PDP_F_PDSTAT_PRE_H_I2_K12,
	PDP_F_PDSTAT_PRE_H_I2_C11,
	PDP_F_PDSTAT_PRE_H_I2_C12,
	PDP_F_PDSTAT_PRE_H_I2_G2,
	PDP_F_PDSTAT_PRE_H_I2_K21,
	PDP_F_PDSTAT_PRE_H_I2_K22,
	PDP_F_PDSTAT_PRE_H_I2_C21,
	PDP_F_PDSTAT_PRE_H_I2_C22,
	PDP_F_PDSTAT_PRE_H_I2_BY0,
	PDP_F_PDSTAT_PRE_H_I2_BY1,
	PDP_F_PDSTAT_PRE_H_I2_BY2,
	PDP_F_PDSTAT_PRE_H_ACCM_V_NUM,
	PDP_F_PDSTAT_PRE_H_ACCM_V_SKIP,
	PDP_F_PDSTAT_PRE_H_ACCM_V_SHIFT,
	PDP_F_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_F_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_F_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_F_PDSTAT_PRE_H_BIN_H_B0_SKIP,
	PDP_F_PDSTAT_PRE_H_BIN_H_B1_SKIP,
	PDP_F_PDSTAT_PRE_H_BIN_H_B2_SKIP,
	PDP_F_PDSTAT_PRE_H_BIN_FIRST,
	PDP_F_PDSTAT_PRE_V_B2_EN,
	PDP_F_PDSTAT_PRE_V_I0_G0,
	PDP_F_PDSTAT_PRE_V_I0_KI,
	PDP_F_PDSTAT_PRE_V_I0_K01,
	PDP_F_PDSTAT_PRE_V_I0_K02,
	PDP_F_PDSTAT_PRE_V_I0_C01,
	PDP_F_PDSTAT_PRE_V_I0_C02,
	PDP_F_PDSTAT_PRE_V_I0_BY0,
	PDP_F_PDSTAT_PRE_V_I1_G0,
	PDP_F_PDSTAT_PRE_V_I1_KI,
	PDP_F_PDSTAT_PRE_V_I1_K01,
	PDP_F_PDSTAT_PRE_V_I1_K02,
	PDP_F_PDSTAT_PRE_V_I1_C01,
	PDP_F_PDSTAT_PRE_V_I1_C02,
	PDP_F_PDSTAT_PRE_V_I1_BY0,
	PDP_F_PDSTAT_PRE_V_I2_G0,
	PDP_F_PDSTAT_PRE_V_I2_KI,
	PDP_F_PDSTAT_PRE_V_I2_K01,
	PDP_F_PDSTAT_PRE_V_I2_K02,
	PDP_F_PDSTAT_PRE_V_I2_C01,
	PDP_F_PDSTAT_PRE_V_I2_C02,
	PDP_F_PDSTAT_PRE_V_I2_BY0,
	PDP_F_PDSTAT_PRE_V_ACCM_H_NUM,
	PDP_F_PDSTAT_PRE_V_ACCM_H_SKIP,
	PDP_F_PDSTAT_PRE_V_ACCM_H_SHIFT,
	PDP_F_PDSTAT_PRE_V_BIN_V_B0_NUM,
	PDP_F_PDSTAT_PRE_V_BIN_V_B1_NUM,
	PDP_F_PDSTAT_PRE_V_BIN_V_B2_NUM,
	PDP_F_PDSTAT_PRE_V_BIN_V_B0_SKIP,
	PDP_F_PDSTAT_PRE_V_BIN_V_B1_SKIP,
	PDP_F_PDSTAT_PRE_V_BIN_V_B2_SKIP,
	PDP_F_PDSTAT_PRE_V_BIN_FIRST,
	PDP_F_PDSTAT_XCOR_H_ON,
	PDP_F_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_F_PDSTAT_XCOR_H_I0_CORING,
	PDP_F_PDSTAT_XCOR_H_I1_CORING,
	PDP_F_PDSTAT_XCOR_H_I2_CORING,
	PDP_F_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_F_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_F_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_F_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_F_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_F_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_F_PDSTAT_XCOR_H_CORING_TY,
	PDP_F_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_F_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_F_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_F_PDSTAT_XCOR_V_ON,
	PDP_F_PDSTAT_XCOR_V_PHASE_RANGE,
	PDP_F_PDSTAT_XCOR_V_I0_CORING,
	PDP_F_PDSTAT_XCOR_V_I1_CORING,
	PDP_F_PDSTAT_XCOR_V_I2_CORING,
	PDP_F_PDSTAT_XCOR_V_COR_TYPE_B0,
	PDP_F_PDSTAT_XCOR_V_COR_TYPE_B1,
	PDP_F_PDSTAT_XCOR_V_COR_TYPE_B2,
	PDP_F_PDSTAT_XCOR_V_CORING_TH_B0,
	PDP_F_PDSTAT_XCOR_V_CORING_TH_B1,
	PDP_F_PDSTAT_XCOR_V_CORING_TH_B2,
	PDP_F_PDSTAT_XCOR_V_CORING_TY,
	PDP_F_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0,
	PDP_F_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1,
	PDP_F_PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B2,
	PDP_F_PDSTAT_ROI_MAIN_SX,
	PDP_F_PDSTAT_ROI_MAIN_SY,
	PDP_F_PDSTAT_ROI_MAIN_EX,
	PDP_F_PDSTAT_ROI_MAIN_EY,
	PDP_F_PDSTAT_ROI_SUB_SX,
	PDP_F_PDSTAT_ROI_SUB_SY,
	PDP_F_PDSTAT_ROI_SUB_EX,
	PDP_F_PDSTAT_ROI_SUB_EY,
	PDP_F_PDSTAT_ROI_MAIN_SROI,
	PDP_F_PDSTAT_ROI_MAIN_S0SX,
	PDP_F_PDSTAT_ROI_MAIN_S0SY,
	PDP_F_PDSTAT_ROI_MAIN_S0EX,
	PDP_F_PDSTAT_ROI_MAIN_S0EY,
	PDP_F_PDSTAT_ROI_MAIN_S1SX,
	PDP_F_PDSTAT_ROI_MAIN_S1SY,
	PDP_F_PDSTAT_ROI_MAIN_S1EX,
	PDP_F_PDSTAT_ROI_MAIN_S1EY,
	PDP_F_PDSTAT_ROI_MAIN_S2SX,
	PDP_F_PDSTAT_ROI_MAIN_S2SY,
	PDP_F_PDSTAT_ROI_MAIN_S2EX,
	PDP_F_PDSTAT_ROI_MAIN_S2EY,
	PDP_F_PDSTAT_ROI_MAIN_S3SX,
	PDP_F_PDSTAT_ROI_MAIN_S3SY,
	PDP_F_PDSTAT_ROI_MAIN_S3EX,
	PDP_F_PDSTAT_ROI_MAIN_S3EY,
	PDP_F_PDSTAT_ROI_SUB_SROI,
	PDP_F_PDSTAT_ROI_SUB_S0SX,
	PDP_F_PDSTAT_ROI_SUB_S0SY,
	PDP_F_PDSTAT_ROI_SUB_S0EX,
	PDP_F_PDSTAT_ROI_SUB_S0EY,
	PDP_F_PDSTAT_ROI_SUB_S1SX,
	PDP_F_PDSTAT_ROI_SUB_S1SY,
	PDP_F_PDSTAT_ROI_SUB_S1EX,
	PDP_F_PDSTAT_ROI_SUB_S1EY,
	PDP_F_PDSTAT_ROI_SUB_S2SX,
	PDP_F_PDSTAT_ROI_SUB_S2SY,
	PDP_F_PDSTAT_ROI_SUB_S2EX,
	PDP_F_PDSTAT_ROI_SUB_S2EY,
	PDP_F_PDSTAT_ROI_SUB_S3SX,
	PDP_F_PDSTAT_ROI_SUB_S3SY,
	PDP_F_PDSTAT_ROI_SUB_S3EX,
	PDP_F_PDSTAT_ROI_SUB_S3EY,
	PDP_F_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_F_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_F_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_F_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_F_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_F_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_F_PDSTAT_ROI_SUB_MWM_CX,
	PDP_F_PDSTAT_ROI_SUB_MWM_CY,
	PDP_F_PDSTAT_ROI_SUB_MWM_SX,
	PDP_F_PDSTAT_ROI_SUB_MWM_SY,
	PDP_F_PDSTAT_ROI_SUB_MWM_EX,
	PDP_F_PDSTAT_ROI_SUB_MWM_EY,
	PDP_F_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_F_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_F_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_F_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_F_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_F_PDSTAT_ROI_SUB_MWS_ON,
	PDP_F_PDSTAT_ROI_SUB_MWS_SX,
	PDP_F_PDSTAT_ROI_SUB_MWS_SY,
	PDP_F_PDSTAT_ROI_SUB_MWS_SIZE_X,
	PDP_F_PDSTAT_ROI_SUB_MWS_SIZE_Y,
	PDP_F_PDSTAT_ROI_SUB_MWS_GAP_X,
	PDP_F_PDSTAT_ROI_SUB_MWS_GAP_Y,
	PDP_F_PDSTAT_ROI_SUB_MWS_NO_X,
	PDP_F_PDSTAT_ROI_SUB_MWS_NO_Y,
	PDP_F_PDSTAT_H_WDR_SPLIT_ON,
	PDP_F_PDSTAT_V_ON,
	PDP_F_PDSTAT_CRC_SEED,
	PDP_F_PDSTAT_CRC_RESULT,
	PDP_F_DMA_AUTO_FLUSH_MODE,
	PDP_F_DMA_AUTO_FLUSH_STATUS,
	PDP_F_DMA_CONFIG,
	PDP_F_DMA_ROL_FIFO_FULLNESS,
	PDP_F_DMA_ROL_STATUS0,
	PDP_F_DMA_ROL_STATUS1,
	PDP_F_DMA_ROL_STATUS2,
	PDP_F_DMA_ROL_POS_M0,
	PDP_F_DMA_ROL_POS_M1,
	PDP_F_DMA_ROL_POS_M2,
	PDP_F_DMA_ROL_POS_M3,
	PDP_F_DMA_ROL_POS_M4,
	PDP_F_DMA_ROL_POS_M5,
	PDP_F_DMA_ROL_POS_M6,
	PDP_F_DMA_ROL_POS_M7,
	PDP_F_DMA_ROL_BUF_M0,
	PDP_F_DMA_ROL_BUF_M1,
	PDP_F_DMA_ROL_BUF_M2,
	PDP_F_DMA_ROL_BUF_M3,
	PDP_F_DMA_ROL_BUF_M4,
	PDP_F_DMA_ROL_BUF_M5,
	PDP_F_DMA_ROL_BUF_M6,
	PDP_F_DMA_ROL_BUF_M7,
	PDP_F_DMA_MPD_IMG_ENABLE,
	PDP_F_DMA_MPD_IMG_DATA_FORMAT,
	PDP_F_DMA_MPD_IMG_IMG_WIDTH,
	PDP_F_DMA_MPD_IMG_IMG_HEIGHT,
	PDP_F_DMA_MPD_IMG_IMG_STRIDE,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS0,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS1,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS2,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS3,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS4,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS5,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS6,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS7,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS8,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS9,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS10,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS11,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS12,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS13,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS14,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS15,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS16,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS17,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS18,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS19,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS20,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS21,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS22,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS23,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS24,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS25,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS26,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS27,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS28,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS29,
	PDP_F_DMA_MPD_IMG_BASE_ADDRESS30,
	PDP_F_DMA_MPD_IMG_USER_BIT,
	PDP_F_DMA_MPD_IMG_CRC,
	PDP_F_DMA_DEPTH_IMG_ENABLE,
	PDP_F_DMA_DEPTH_IMG_DATA_FORMAT,
	PDP_F_DMA_DEPTH_IMG_IMG_WIDTH,
	PDP_F_DMA_DEPTH_IMG_IMG_HEIGHT,
	PDP_F_DMA_DEPTH_IMG_IMG_STRIDE,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS0,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS1,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS2,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS3,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS4,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS5,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS6,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS7,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS8,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS9,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS10,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS11,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS12,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS13,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS14,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS15,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS16,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS17,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS18,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS19,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS20,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS21,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS22,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS23,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS24,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS25,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS26,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS27,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS28,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS29,
	PDP_F_DMA_DEPTH_IMG_BASE_ADDRESS30,
	PDP_F_DMA_DEPTH_IMG_USER_BIT,
	PDP_F_DMA_DEPTH_IMG_CRC,
	PDP_F_DMA_DEPTH_PD_ENABLE,
	PDP_F_DMA_DEPTH_PD_DATA_FORMAT,
	PDP_F_DMA_DEPTH_PD_IMG_WIDTH,
	PDP_F_DMA_DEPTH_PD_IMG_HEIGHT,
	PDP_F_DMA_DEPTH_PD_IMG_STRIDE,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS0,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS1,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS2,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS3,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS4,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS5,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS6,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS7,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS8,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS9,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS10,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS11,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS12,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS13,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS14,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS15,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS16,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS17,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS18,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS19,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS20,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS21,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS22,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS23,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS24,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS25,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS26,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS27,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS28,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS29,
	PDP_F_DMA_DEPTH_PD_BASE_ADDRESS30,
	PDP_F_DMA_DEPTH_PD_USER_BIT,
	PDP_F_DMA_DEPTH_PD_CRC,
	PDP_F_DMA_PDSTAT_0_ENABLE,
	PDP_F_DMA_PDSTAT_0_DATA_FORMAT,
	PDP_F_DMA_PDSTAT_0_IMG_WIDTH,
	PDP_F_DMA_PDSTAT_0_IMG_HEIGHT,
	PDP_F_DMA_PDSTAT_0_IMG_STRIDE,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS0,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS1,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS2,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS3,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS4,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS5,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS6,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS7,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS8,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS9,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS10,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS11,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS12,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS13,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS14,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS15,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS16,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS17,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS18,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS19,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS20,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS21,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS22,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS23,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS24,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS25,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS26,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS27,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS28,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS29,
	PDP_F_DMA_PDSTAT_0_BASE_ADDRESS30,
	PDP_F_DMA_PDSTAT_0_USER_BIT,
	PDP_F_DMA_PDSTAT_0_CRC,
	PDP_F_RDMA_ROL_STATUS0,
	PDP_F_RDMA_ROL_STATUS1,
	PDP_F_RDMA_ROL_STATUS2,
	PDP_F_RDMA_ROL_STATUS3,
	PDP_F_RDMA_ROL_STATUS4,
	PDP_F_RDMA_ROL_STATUS5,
	PDP_F_RDMA_ROL_STATUS6,
	PDP_F_RDMA_ROL_STATUS7,
	PDP_F_RDMA_ROL_STATUS8,
	PDP_F_RDMA_ROL_STATUS9,
	PDP_F_RDMA_ROL_STATUS10,
	PDP_F_RDMA_ROL_STATUS11,
	PDP_F_RDMA_ROL_STATUS12,
	PDP_F_RDMA_ROL_STATUS13,
	PDP_F_RDMA_ROL_STATUS14,
	PDP_F_RDMA_LINE_GAP,
	PDP_F_RDMA_INT_STATUS,
	PDP_F_RDMA_BAYER_CTRL_SDC,
	PDP_F_RDMA_BAYER_CTRL_SBWC,
	PDP_F_RDMA_BAYER_CTRL_VOTF,
	PDP_F_RDMA_BAYER_CTRL_STRIDE,
	PDP_F_RDMA_BAYER_CTRL_RESET,
	PDP_F_RDMA_BAYER_CTRL_ENABLE,
	PDP_F_RDMA_BAYER_MO,
	PDP_F_RDMA_BAYER_THRESHOLD1,
	PDP_F_RDMA_BAYER_THRESHOLD0,
	PDP_F_RDMA_BAYER_VOTF,
	PDP_F_RDMA_BAYER_FORMAT,
	PDP_F_RDMA_BAYER_WIDTH,
	PDP_F_RDMA_BAYER_HEIGHT,
	PDP_F_RDMA_BAYER_PAY_STRIDE,
	PDP_F_RDMA_BAYER_PAY_BASE0,
	PDP_F_RDMA_BAYER_PAY_BASE1,
	PDP_F_RDMA_BAYER_PAY_BASE2,
	PDP_F_RDMA_BAYER_PAY_BASE3,
	PDP_F_RDMA_BAYER_PAY_BASE4,
	PDP_F_RDMA_BAYER_PAY_BASE5,
	PDP_F_RDMA_BAYER_PAY_BASE6,
	PDP_F_RDMA_BAYER_PAY_BASE7,
	PDP_F_RDMA_BAYER_PAY_BASE8,
	PDP_F_RDMA_BAYER_PAY_BASE9,
	PDP_F_RDMA_BAYER_PAY_BASE10,
	PDP_F_RDMA_BAYER_PAY_BASE11,
	PDP_F_RDMA_BAYER_PAY_BASE12,
	PDP_F_RDMA_BAYER_PAY_BASE13,
	PDP_F_RDMA_BAYER_PAY_BASE14,
	PDP_F_RDMA_BAYER_PAY_BASE15,
	PDP_F_RDMA_BAYER_PAY_BASE16,
	PDP_F_RDMA_BAYER_PAY_BASE17,
	PDP_F_RDMA_BAYER_PAY_BASE18,
	PDP_F_RDMA_BAYER_PAY_BASE19,
	PDP_F_RDMA_BAYER_PAY_BASE20,
	PDP_F_RDMA_BAYER_PAY_BASE21,
	PDP_F_RDMA_BAYER_PAY_BASE22,
	PDP_F_RDMA_BAYER_PAY_BASE23,
	PDP_F_RDMA_BAYER_PAY_BASE24,
	PDP_F_RDMA_BAYER_PAY_BASE25,
	PDP_F_RDMA_BAYER_PAY_BASE26,
	PDP_F_RDMA_BAYER_PAY_BASE27,
	PDP_F_RDMA_BAYER_PAY_BASE28,
	PDP_F_RDMA_BAYER_PAY_BASE29,
	PDP_F_RDMA_BAYER_PAY_BASE30,
	PDP_F_RDMA_BAYER_PAY_BASE31,
	PDP_F_RDMA_BAYER_PAY_USER0,
	PDP_F_RDMA_BAYER_PAY_USER1,
	PDP_F_RDMA_BAYER_PAY_USER2,
	PDP_F_RDMA_BAYER_PAY_USER3,
	PDP_F_RDMA_BAYER_PAY_USER4,
	PDP_F_RDMA_BAYER_PAY_USER5,
	PDP_F_RDMA_BAYER_PAY_USER6,
	PDP_F_RDMA_BAYER_PAY_USER7,
	PDP_F_RDMA_BAYER_PAY_USER8,
	PDP_F_RDMA_BAYER_PAY_USER9,
	PDP_F_RDMA_BAYER_PAY_USER10,
	PDP_F_RDMA_BAYER_PAY_USER11,
	PDP_F_RDMA_BAYER_PAY_USER12,
	PDP_F_RDMA_BAYER_PAY_USER13,
	PDP_F_RDMA_BAYER_PAY_USER14,
	PDP_F_RDMA_BAYER_PAY_USER15,
	PDP_F_RDMA_BAYER_PAY_USER16,
	PDP_F_RDMA_BAYER_PAY_USER17,
	PDP_F_RDMA_BAYER_PAY_USER18,
	PDP_F_RDMA_BAYER_PAY_USER19,
	PDP_F_RDMA_BAYER_PAY_USER20,
	PDP_F_RDMA_BAYER_PAY_USER21,
	PDP_F_RDMA_BAYER_PAY_USER22,
	PDP_F_RDMA_BAYER_PAY_USER23,
	PDP_F_RDMA_BAYER_PAY_USER24,
	PDP_F_RDMA_BAYER_PAY_USER25,
	PDP_F_RDMA_BAYER_PAY_USER26,
	PDP_F_RDMA_BAYER_PAY_USER27,
	PDP_F_RDMA_BAYER_PAY_USER28,
	PDP_F_RDMA_BAYER_PAY_USER29,
	PDP_F_RDMA_BAYER_PAY_USER30,
	PDP_F_RDMA_BAYER_PAY_USER31,
	PDP_F_RDMA_BAYER_HDR_STRIDE,
	PDP_F_RDMA_BAYER_HDR_BASE0,
	PDP_F_RDMA_BAYER_HDR_BASE1,
	PDP_F_RDMA_BAYER_HDR_BASE2,
	PDP_F_RDMA_BAYER_HDR_BASE3,
	PDP_F_RDMA_BAYER_HDR_BASE4,
	PDP_F_RDMA_BAYER_HDR_BASE5,
	PDP_F_RDMA_BAYER_HDR_BASE6,
	PDP_F_RDMA_BAYER_HDR_BASE7,
	PDP_F_RDMA_BAYER_HDR_BASE8,
	PDP_F_RDMA_BAYER_HDR_BASE9,
	PDP_F_RDMA_BAYER_HDR_BASE10,
	PDP_F_RDMA_BAYER_HDR_BASE11,
	PDP_F_RDMA_BAYER_HDR_BASE12,
	PDP_F_RDMA_BAYER_HDR_BASE13,
	PDP_F_RDMA_BAYER_HDR_BASE14,
	PDP_F_RDMA_BAYER_HDR_BASE15,
	PDP_F_RDMA_BAYER_HDR_BASE16,
	PDP_F_RDMA_BAYER_HDR_BASE17,
	PDP_F_RDMA_BAYER_HDR_BASE18,
	PDP_F_RDMA_BAYER_HDR_BASE19,
	PDP_F_RDMA_BAYER_HDR_BASE20,
	PDP_F_RDMA_BAYER_HDR_BASE21,
	PDP_F_RDMA_BAYER_HDR_BASE22,
	PDP_F_RDMA_BAYER_HDR_BASE23,
	PDP_F_RDMA_BAYER_HDR_BASE24,
	PDP_F_RDMA_BAYER_HDR_BASE25,
	PDP_F_RDMA_BAYER_HDR_BASE26,
	PDP_F_RDMA_BAYER_HDR_BASE27,
	PDP_F_RDMA_BAYER_HDR_BASE28,
	PDP_F_RDMA_BAYER_HDR_BASE29,
	PDP_F_RDMA_BAYER_HDR_BASE30,
	PDP_F_RDMA_BAYER_HDR_BASE31,
	PDP_F_RDMA_BAYER_HDR_USER0,
	PDP_F_RDMA_BAYER_HDR_USER1,
	PDP_F_RDMA_BAYER_HDR_USER2,
	PDP_F_RDMA_BAYER_HDR_USER3,
	PDP_F_RDMA_BAYER_HDR_USER4,
	PDP_F_RDMA_BAYER_HDR_USER5,
	PDP_F_RDMA_BAYER_HDR_USER6,
	PDP_F_RDMA_BAYER_HDR_USER7,
	PDP_F_RDMA_BAYER_HDR_USER8,
	PDP_F_RDMA_BAYER_HDR_USER9,
	PDP_F_RDMA_BAYER_HDR_USER10,
	PDP_F_RDMA_BAYER_HDR_USER11,
	PDP_F_RDMA_BAYER_HDR_USER12,
	PDP_F_RDMA_BAYER_HDR_USER13,
	PDP_F_RDMA_BAYER_HDR_USER14,
	PDP_F_RDMA_BAYER_HDR_USER15,
	PDP_F_RDMA_BAYER_HDR_USER16,
	PDP_F_RDMA_BAYER_HDR_USER17,
	PDP_F_RDMA_BAYER_HDR_USER18,
	PDP_F_RDMA_BAYER_HDR_USER19,
	PDP_F_RDMA_BAYER_HDR_USER20,
	PDP_F_RDMA_BAYER_HDR_USER21,
	PDP_F_RDMA_BAYER_HDR_USER22,
	PDP_F_RDMA_BAYER_HDR_USER23,
	PDP_F_RDMA_BAYER_HDR_USER24,
	PDP_F_RDMA_BAYER_HDR_USER25,
	PDP_F_RDMA_BAYER_HDR_USER26,
	PDP_F_RDMA_BAYER_HDR_USER27,
	PDP_F_RDMA_BAYER_HDR_USER28,
	PDP_F_RDMA_BAYER_HDR_USER29,
	PDP_F_RDMA_BAYER_HDR_USER30,
	PDP_F_RDMA_BAYER_HDR_USER31,
	PDP_F_RDMA_BAYER_STATUS,
	PDP_F_RDMA_BAYER_CRC0,
	PDP_F_RDMA_BAYER_CRC1,
	PDP_F_RDMA_AF_CTRL_VOTF,
	PDP_F_RDMA_AF_CTRL_STRIDE,
	PDP_F_RDMA_AF_CTRL_RESET,
	PDP_F_RDMA_AF_CTRL_ENABLE,
	PDP_F_RDMA_AF_MO,
	PDP_F_RDMA_AF_THRESHOLD1,
	PDP_F_RDMA_AF_THRESHOLD0,
	PDP_F_RDMA_AF_VOTF,
	PDP_F_RDMA_AF_FORMAT,
	PDP_F_RDMA_AF_WIDTH,
	PDP_F_RDMA_AF_HEIGHT,
	PDP_F_RDMA_AF_STRIDE,
	PDP_F_RDMA_AF_BASE0,
	PDP_F_RDMA_AF_BASE1,
	PDP_F_RDMA_AF_BASE2,
	PDP_F_RDMA_AF_BASE3,
	PDP_F_RDMA_AF_BASE4,
	PDP_F_RDMA_AF_BASE5,
	PDP_F_RDMA_AF_BASE6,
	PDP_F_RDMA_AF_BASE7,
	PDP_F_RDMA_AF_BASE8,
	PDP_F_RDMA_AF_BASE9,
	PDP_F_RDMA_AF_BASE10,
	PDP_F_RDMA_AF_BASE11,
	PDP_F_RDMA_AF_BASE12,
	PDP_F_RDMA_AF_BASE13,
	PDP_F_RDMA_AF_BASE14,
	PDP_F_RDMA_AF_BASE15,
	PDP_F_RDMA_AF_BASE16,
	PDP_F_RDMA_AF_BASE17,
	PDP_F_RDMA_AF_BASE18,
	PDP_F_RDMA_AF_BASE19,
	PDP_F_RDMA_AF_BASE20,
	PDP_F_RDMA_AF_BASE21,
	PDP_F_RDMA_AF_BASE22,
	PDP_F_RDMA_AF_BASE23,
	PDP_F_RDMA_AF_BASE24,
	PDP_F_RDMA_AF_BASE25,
	PDP_F_RDMA_AF_BASE26,
	PDP_F_RDMA_AF_BASE27,
	PDP_F_RDMA_AF_BASE28,
	PDP_F_RDMA_AF_BASE29,
	PDP_F_RDMA_AF_BASE30,
	PDP_F_RDMA_AF_BASE31,
	PDP_F_RDMA_AF_USER0,
	PDP_F_RDMA_AF_USER1,
	PDP_F_RDMA_AF_USER2,
	PDP_F_RDMA_AF_USER3,
	PDP_F_RDMA_AF_USER4,
	PDP_F_RDMA_AF_USER5,
	PDP_F_RDMA_AF_USER6,
	PDP_F_RDMA_AF_USER7,
	PDP_F_RDMA_AF_USER8,
	PDP_F_RDMA_AF_USER9,
	PDP_F_RDMA_AF_USER10,
	PDP_F_RDMA_AF_USER11,
	PDP_F_RDMA_AF_USER12,
	PDP_F_RDMA_AF_USER13,
	PDP_F_RDMA_AF_USER14,
	PDP_F_RDMA_AF_USER15,
	PDP_F_RDMA_AF_USER16,
	PDP_F_RDMA_AF_USER17,
	PDP_F_RDMA_AF_USER18,
	PDP_F_RDMA_AF_USER19,
	PDP_F_RDMA_AF_USER20,
	PDP_F_RDMA_AF_USER21,
	PDP_F_RDMA_AF_USER22,
	PDP_F_RDMA_AF_USER23,
	PDP_F_RDMA_AF_USER24,
	PDP_F_RDMA_AF_USER25,
	PDP_F_RDMA_AF_USER26,
	PDP_F_RDMA_AF_USER27,
	PDP_F_RDMA_AF_USER28,
	PDP_F_RDMA_AF_USER29,
	PDP_F_RDMA_AF_USER30,
	PDP_F_RDMA_AF_USER31,
	PDP_F_RDMA_AF_STATUS,
	PDP_F_RDMA_AF_CRC,
	PDP_F_I_SDC_APB_00,
	PDP_F_I_SDC_APB_01,
	PDP_F_I_SDC_APB_02,
	PDP_F_I_SDC_APB_03,
	PDP_F_I_SDC_APB_04,
	PDP_F_I_SDC_APB_05,
	PDP_F_I_SDC_APB_06,
	PDP_F_I_SDC_APB_07,
	PDP_F_I_SDC_APB_08,
	PDP_F_I_SDC_APB_09,
	PDP_F_I_SDC_APB_10,
	PDP_F_I_SDC_APB_11,
	PDP_F_I_SDC_APB_12,
	PDP_F_I_SDC_APB_13,
	PDP_F_I_SDC_APB_14,
	PDP_F_I_SDC_APB_15,
	PDP_F_I_SDC_APB_16,
	PDP_F_I_SDC_APB_17,
	PDP_F_I_SDC_APB_18,
	PDP_F_I_SDC_APB_19,
	PDP_F_I_SDC_APB_20,
	PDP_F_I_SDC_APB_21,
	PDP_F_I_SDC_APB_22,
	PDP_F_I_SDC_APB_23,
	PDP_F_I_SDC_APB_24,
	PDP_F_I_SDC_APB_25,
	PDP_F_I_SDC_APB_26,
	PDP_F_I_SDC_APB_27,
	PDP_F_I_SDC_APB_28,
	PDP_F_I_SDC_APB_29,
	PDP_F_I_SDC_APB_30,
	PDP_F_I_SDC_APB_31,
	PDP_F_I_SDC_APB_32,
	PDP_F_I_SDC_APB_33,
	PDP_F_I_SDC_APB_34,
	PDP_F_I_SDC_APB_35,
	PDP_F_I_SDC_APB_36,
	PDP_F_I_SDC_APB_37,
	PDP_F_I_SDC_APB_38,
	PDP_F_I_SDC_APB_39,
	PDP_F_I_SDC_APB_40,
	PDP_F_I_SDC_APB_41,
	PDP_F_I_SDC_APB_42,
	PDP_F_I_SDC_APB_43,
	PDP_F_I_SDC_APB_44,
	PDP_F_I_SDC_APB_45,
	PDP_F_I_SDC_APB_46,
	PDP_F_I_SDC_APB_47,
	PDP_F_I_SDC_APB_48,
	PDP_F_I_SDC_APB_49,
	PDP_F_I_SDC_APB_50,
	PDP_F_I_SDC_APB_51,
	PDP_F_I_SDC_APB_52,
	PDP_F_I_SDC_APB_53,
	PDP_F_I_SDC_APB_54,
	PDP_F_I_SDC_APB_55,
	PDP_F_I_SDC_APB_56,
	PDP_F_I_SDC_APB_57,
	PDP_F_I_SDC_APB_58,
	PDP_F_I_SDC_APB_59,
	PDP_F_I_SDC_APB_60,
	PDP_F_I_SDC_APB_61,
	PDP_F_I_SDC_APB_62,
	PDP_F_I_SDC_APB_63,
	PDP_F_I_SDC_APB_64,
	PDP_F_I_SDC_APB_65,
	PDP_F_I_SDC_APB_66,
	PDP_F_I_SDC_APB_67,
	PDP_F_I_SDC_APB_68,
	PDP_F_I_SDC_APB_69,
	PDP_F_I_SDC_APB_70,
	PDP_F_O_SDC_APB_71,
	PDP_F_O_SDC_APB_72,
	PDP_F_O_SDC_APB_73,
	PDP_F_COREX_ENABLE,
	PDP_F_COREX_RESET,
	PDP_F_COREX_FAST_MODE,
	PDP_F_COREX_UPDATE_TYPE_0,
	PDP_F_COREX_UPDATE_TYPE_1,
	PDP_F_COREX_UPDATE_MODE_0,
	PDP_F_COREX_UPDATE_MODE_1,
	PDP_F_COREX_START_0,
	PDP_F_COREX_START_1,
	PDP_F_COREX_COPY_FROM_IP_0,
	PDP_F_COREX_COPY_FROM_IP_1,
	PDP_F_COREX_BUSY_0,
	PDP_F_COREX_IP_SET_0,
	PDP_F_COREX_BUSY_1,
	PDP_F_COREX_IP_SET_1,
	PDP_F_COREX_PRE_ADDR_CONFIG,
	PDP_F_COREX_PRE_DATA_CONFIG,
	PDP_F_COREX_POST_ADDR_CONFIG,
	PDP_F_COREX_POST_DATA_CONFIG,
	PDP_F_COREX_PRE_CONFIG_EN,
	PDP_F_COREX_POST_CONFIG_EN,
	PDP_F_COREX_TYPE_WRITE,
	PDP_F_COREX_TYPE_WRITE_TRIGGER,
	PDP_F_COREX_TYPE_READ,
	PDP_F_COREX_TYPE_READ_OFFSET,
	PDP_F_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_F_COREX_INTERRUPT_VECTOR,
	PDP_F_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_F_COREX_INTERRUPT_MASK,
	PDP_F_COREX_REG_INTERFACE_VER,
	PDP_REG_FIELD_CNT,
};

const struct is_field pdp_fields[PDP_REG_FIELD_CNT] = {
	/* field_name, start_bit, bit_width, type, reset */
	{"GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"ONE_SHOT_ENABLE", 0, 1, XWTC, 0x00000000},
	{"GLOBAL_ENABLE_STOP_CRPT", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"HW_RESET", 0, 1, XWTC, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x00000001},
	{"SELREGISTER", 0, 1, RW, 0x00000000},
	{"SELREGISTERMODE", 0, 1, RW, 0x00000000},
	{"SHADOW_DISABLE", 0, 1, RW, 0x00000000},
	{"SHADOW_SW_TRIGGER", 0, 1, WO, 0x00000000},
	{"AUTO_MASK_PREADY", 0, 1, RW, 0x00000000},
	{"INTERRUPT_AUTO_MASK", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RW, 0x00000010},
	{"IP_USE_END_INTERRUPT_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_END_INTERRUPT_ENABLE", 0, 14, RWC, 0x00000000},
	{"IP_CORRUPTED_INTERRUPT_ENABLE", 0, 10, RWC, 0x00000000},
	{"IP_COUTFIFO_END_ON_VSYNC_FALL", 0, 1, RWC, 0x00000001},
	{"IP_INT_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"IP_INT_COL_EN", 2, 1, RWC, 0x00000000},
	{"IP_INT_ROW_EN", 3, 1, RWC, 0x00000000},
	{"IP_INT_COL_CORD", 0, 13, RWC, 0x00000000},
	{"IP_INT_ROW_CORD", 16, 13, RWC, 0x00000000},
	{"IP_CHAIN_INPUT_SELECT", 0, 2, RWC, 0x00000000},
	{"IP_USE_INPUT_FRAME_START_IN", 0, 1, RWC, 0x00000000},
	{"IP_ROL_SELECT", 0, 10, RWC, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RWC, 0x00000000},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"IP_FRO_NUMBER_GRP0", 0, 5, RWC, 0x00000000},
	{"IP_FRO_NUMBER_GRP1", 0, 5, RWC, 0x00000000},
	{"IP_FRO_NUMBER_GRP2", 0, 5, RWC, 0x00000000},
	{"IP_FRO_FRM_CNT", 0, 5, RO, 0x00000000},
	{"IP_FRO_FRM_MED_INT", 0, 5, RWC, 0x0000000f},
	{"IP_FRO_LINE_MED_INT", 0, 13, RWC, 0x00001fff},
	{"IP_FRO_FRM_FAIL", 0, 32, RO, 0x00000000},
	{"IP_STALL_OUT", 0, 16, RO, 0x00000000},
	{"IP_PDSTAT_PATH_ON", 0, 1, RWC, 0x00000000},
	{"IP_PDSTAT_DEPTH_ON", 0, 1, RWC, 0x00000000},
	{"IP_COREX_HW_TRIGGER_GAP", 0, 32, RW, 0x00000000},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000000},
	{"IP_MAJOR", 24, 8, RO, 0x00000001},
	{"CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RW, 0x00000000},
	{"CONTINT_INT1", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_ENABLE", 0, 32, RW, 0x00000000},
	{"CONTINT_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"CONTINT_INT2", 0, 12, RO, 0x00000000},
	{"CONTINT_INT2_ENABLE", 0, 12, RW, 0x00000000},
	{"CONTINT_INT2_STATUS", 0, 12, RO, 0x00000000},
	{"CONTINT_INT2_CLEAR", 0, 12, WO, 0x00000000},
	{"SECU_CTRL_ID", 0, 2, RWS, 0x00000000},
	{"SECU_CTRL_TZPC_0", 0, 32, RWS, 0x0fffffff},
	{"SECU_CTRL_TZPC_1", 0, 32, RWS, 0x0fffffff},
	{"SECU_CTRL_TZPC_2", 0, 32, RWS, 0x0fffffff},
	{"SECU_CTRL_TZPC_3", 0, 32, RWS, 0x0fffffff},
	{"SECU_CTRL_SPARE", 0, 8, RWS, 0x00000000},
	{"FRO_MODE_EN", 0, 1, RW, 0x00000000},
	{"FRO_GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"FRO_ONE_SHOT_ENABLE", 0, 1, XWTC, 0x00000000},
	{"FRO_FRAME_COUNT", 0, 4, RW, 0x00000000},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1", 0, 4, RO, 0x00000000},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW", 0, 4, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT", 0, 4, RW, 0x00000000},
	{"FRO_DONE", 0, 1, RO, 0x00000000},
	{"FRO_BUSY", 0, 1, RO, 0x00000000},
	{"FRO_HISTORY_INT0_0", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_1", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_2", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_3", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_4", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_5", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_6", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_7", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_8", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_9", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_10", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_11", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_12", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_13", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_14", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT0_15", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_0", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_1", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_2", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_3", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_4", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_5", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_6", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_7", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_8", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_9", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_10", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_11", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_12", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_13", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_14", 0, 12, RO, 0x00000000},
	{"FRO_HISTORY_INT1_15", 0, 12, RO, 0x00000000},
	{"FRO_SW_RESET", 0, 2, WO, 0x00000000},
	{"FRO_INT0_CLEAR", 0, 32, WO, 0x00000000},
	{"FRO_INT1_CLEAR", 0, 12, WO, 0x00000000},
	{"FRO_INT0", 0, 32, RO, 0x00000000},
	{"FRO_INT1", 0, 14, RO, 0x00000000},
	{"STRGEN_STRGEN_ENABLE", 0, 1, RWC, 0x00000000},
	{"STRGEN_STRGEN_INC_DATA", 0, 1, RWC, 0x00000000},
	{"STRGEN_STRGEN_WIDE_LINE_GAP", 4, 1, RWC, 0x00000000},
	{"STRGEN_STRGEN_PRE_FRAME_GAP", 0, 16, RWC, 0x00000320},
	{"STRGEN_STRGEN_PIXEL_GAP", 0, 8, RWC, 0x00000000},
	{"STRGEN_STRGEN_LINE_GAP", 0, 16, RWC, 0x00000320},
	{"STRGEN_STRGEN_IMAGE_WIDTH", 0, 14, RWC, 0x00000000},
	{"STRGEN_STRGEN_IMAGE_HEIGHT", 0, 14, RWC, 0x00000000},
	{"STRGEN_STRGEN_DATA_VALUE", 0, 16, RWC, 0x000000aa},
	{"STRGEN_REG_INTERFACE_VER", 0, 16, RO, 0x0000c6b9},
	{"STRGEN_BLOCK_ID_CODE", 0, 32, RO, 0x49b8eb8c},
	{"STRGEN_CRC_SEED", 0, 8, RW, 0x00000000},
	{"STRGEN_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"LIC_OPERATION_MODE", 0, 2, RWC, 0x00000000},
	{"LIC_SEL_SINGLE_INPUT", 4, 2, RWC, 0x00000000},
	{"LIC_NUM_2PD_MODE1_SENSOR", 0, 2, RWC, 0x00000000},
	{"LIC_NUM_14BIT_SENSOR", 4, 2, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_0", 0, 1, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_1", 1, 1, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_2", 2, 1, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_0", 4, 4, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_1", 8, 4, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_2", 12, 4, RWC, 0x00000000},
	{"LIC_PREV_CENTRIC_SCHEDULE_EN", 0, 1, RWC, 0x00000000},
	{"LIC_PREV_CENTRIC_SCHEDULE_SEL_PREVIEW", 4, 3, RWC, 0x00000000},
	{"LIC_PREV_CENTRIC_SCHEDULE_NUM_LINE", 8, 8, RWC, 0x00000000},
	{"LIC_WEIGHT_CONTEXT_0", 16, 3, RWC, 0x00000000},
	{"LIC_WEIGHT_CONTEXT_1", 20, 3, RWC, 0x00000000},
	{"LIC_WEIGHT_CONTEXT_2", 24, 3, RWC, 0x00000000},
	{"LIC_BUFFERSIZE_CONTEXT_0", 0, 13, RWC, 0x00000700},
	{"LIC_BUFFERSIZE_CONTEXT_1", 16, 13, RWC, 0x00000700},
	{"LIC_BUFFERSIZE_CONTEXT_2", 0, 13, RWC, 0x00000700},
	{"LIC_INPUT_CONTEXT_MODE", 0, 3, RWC, 0x00000000},
	{"LIC_INPUT_2PPC_EN", 4, 1, RWC, 0x00000000},
	{"LIC_INPUT_14BIT_EN", 8, 1, RWC, 0x00000000},
	{"LIC_INPUT_IMAGE_WIDTH", 0, 14, RWC, 0x00000080},
	{"LIC_INPUT_IMAGE_HEIGHT", 16, 14, RWC, 0x00000020},
	{"LIC_INPUT_PDPXL_WIDTH", 0, 13, RWC, 0x00000020},
	{"LIC_INPUT_PDPXL_HEIGHT", 16, 12, RWC, 0x00000008},
	{"LIC_OUTPUT_HBLANK_CYCLE", 0, 7, RWC, 0x00000000},
	{"LIC_OUTPUT_DISABLE_MASK", 8, 1, RWC, 0x00000000},
	{"LIC_OUTPUT_HOLD_AT_COREX_BUSY", 12, 1, RWC, 0x00000000},
	{"LIC_ROL_ENABLE", 0, 1, RWC, 0x00000000},
	{"LIC_ROL_CONDITION", 4, 3, RWC, 0x00000000},
	{"LIC_ROL_CLEAR", 0, 1, WO, 0x00000000},
	{"LIC_GAMMA_EN", 0, 1, RWC, 0x00000000},
	{"LIC_GAMMA_X_PNTS_TBL_0_0", 0, 14, RWC, 0x00000001},
	{"LIC_GAMMA_X_PNTS_TBL_0_1", 16, 14, RWC, 0x00000002},
	{"LIC_GAMMA_X_PNTS_TBL_0_2", 0, 14, RWC, 0x00000003},
	{"LIC_GAMMA_X_PNTS_TBL_0_3", 16, 14, RWC, 0x00000004},
	{"LIC_GAMMA_X_PNTS_TBL_0_4", 0, 14, RWC, 0x00000005},
	{"LIC_GAMMA_X_PNTS_TBL_0_5", 16, 14, RWC, 0x00000006},
	{"LIC_GAMMA_X_PNTS_TBL_0_6", 0, 14, RWC, 0x00000007},
	{"LIC_GAMMA_X_PNTS_TBL_0_7", 16, 14, RWC, 0x00000008},
	{"LIC_GAMMA_X_PNTS_TBL_0_8", 0, 14, RWC, 0x00000009},
	{"LIC_GAMMA_X_PNTS_TBL_0_9", 16, 14, RWC, 0x0000000a},
	{"LIC_GAMMA_X_PNTS_TBL_0_10", 0, 14, RWC, 0x0000000b},
	{"LIC_GAMMA_X_PNTS_TBL_0_11", 16, 14, RWC, 0x0000000c},
	{"LIC_GAMMA_X_PNTS_TBL_0_12", 0, 14, RWC, 0x0000000d},
	{"LIC_GAMMA_X_PNTS_TBL_0_13", 16, 14, RWC, 0x0000000e},
	{"LIC_GAMMA_X_PNTS_TBL_0_14", 0, 14, RWC, 0x0000000f},
	{"LIC_GAMMA_X_PNTS_TBL_0_15", 16, 14, RWC, 0x00000010},
	{"LIC_GAMMA_X_PNTS_TBL_0_16", 0, 14, RWC, 0x00000011},
	{"LIC_GAMMA_X_PNTS_TBL_0_17", 16, 14, RWC, 0x00000012},
	{"LIC_GAMMA_X_PNTS_TBL_0_18", 0, 14, RWC, 0x00000013},
	{"LIC_GAMMA_X_PNTS_TBL_0_19", 16, 14, RWC, 0x00000014},
	{"LIC_GAMMA_X_PNTS_TBL_0_20", 0, 14, RWC, 0x00000015},
	{"LIC_GAMMA_X_PNTS_TBL_0_21", 16, 14, RWC, 0x00000016},
	{"LIC_GAMMA_X_PNTS_TBL_0_22", 0, 14, RWC, 0x00000017},
	{"LIC_GAMMA_X_PNTS_TBL_0_23", 16, 14, RWC, 0x00000018},
	{"LIC_GAMMA_X_PNTS_TBL_0_24", 0, 14, RWC, 0x00000019},
	{"LIC_GAMMA_X_PNTS_TBL_0_25", 16, 14, RWC, 0x0000001a},
	{"LIC_GAMMA_X_PNTS_TBL_0_26", 0, 14, RWC, 0x0000001b},
	{"LIC_GAMMA_X_PNTS_TBL_0_27", 16, 14, RWC, 0x0000001c},
	{"LIC_GAMMA_X_PNTS_TBL_0_28", 0, 14, RWC, 0x0000001d},
	{"LIC_GAMMA_X_PNTS_TBL_0_29", 16, 14, RWC, 0x0000001e},
	{"LIC_GAMMA_X_PNTS_TBL_0_30", 0, 14, RWC, 0x0000001f},
	{"LIC_GAMMA_X_PNTS_TBL_0_31", 16, 14, RWC, 0x00000020},
	{"LIC_GAMMA_Y_PNTS_TBL_0_0", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_1", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_2", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_3", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_4", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_5", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_6", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_7", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_8", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_9", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_10", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_11", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_12", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_13", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_14", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_15", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_16", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_17", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_18", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_19", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_20", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_21", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_22", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_23", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_24", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_25", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_26", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_27", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_28", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_29", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_30", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_31", 16, 10, RWC, 0x00000000},
	{"LIC_INPUT_COLUMN_COUNTER", 0, 13, ROL, 0x00000000},
	{"LIC_INPUT_ROW_COUNTER", 16, 13, ROL, 0x00000000},
	{"LIC_OUTPUT_COLUMN_COUNTER", 0, 12, ROL, 0x00000000},
	{"LIC_OUTPUT_ROW_COUNTER", 16, 13, ROL, 0x00000000},
	{"LIC_BUFFER_FULLNESS", 0, 13, ROL, 0x00000000},
	{"CINFIFO_OUTPUT_ENABLE", 0, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_IMAGE_WIDTH", 0, 14, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_IMAGE_HEIGHT", 16, 14, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T1_INTERVAL", 0, 32, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T2_INTERVAL", 0, 16, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T3_INTERVAL", 0, 16, RWC, 0x0000002d},
	{"CINFIFO_OUTPUT_T4_INTERVAL", 0, 16, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T5_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T6_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T7_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_COUNT_AT_STALL", 0, 1, RW, 0x00000001},
	{"CINFIFO_OUTPUT_T2_DISABLE_WAIT_FOR_FS", 0, 1, RW, 0x00000001},
	{"CINFIFO_OUTPUT_T2_RESET_COUNTER_AT_FS", 1, 1, RW, 0x00000001},
	{"CINFIFO_OUTPUT_START_STALL", 0, 4, RW, 0x00000005},
	{"CINFIFO_OUTPUT_STOP_STALL", 0, 4, RW, 0x00000004},
	{"CINFIFO_OUTPUT_STALL_EN_THR", 0, 4, RW, 0x00000009},
	{"CINFIFO_OUTPUT_COL_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_OUTPUT_LINE_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_OUTPUT_TOTAL_SIZE_CNT", 0, 28, RO, 0x00000000},
	{"CINFIFO_OUTPUT_COL_ERROR_EN", 0, 1, RW, 0x00000000},
	{"CINFIFO_OUTPUT_LINE_ERROR_EN", 1, 1, RW, 0x00000000},
	{"CINFIFO_OUTPUT_TOTAL_SIZE_ERROR_EN", 2, 1, RW, 0x00000000},
	{"CINFIFO_OUTPUT_ERROR_STATE", 0, 1, RO, 0x00000000},
	{"CINFIFO_OUTPUT_ERROR_STATE_CLR", 0, 1, XWTC, 0x00000000},
	{"CINFIFO_OUTPUT_IDLE", 0, 1, RO, 0x00000001},
	{"AFIDENT_0_BYPASS", 0, 1, RWC, 0x00000000},
	{"AFIDENT_0_START_ACTIVE_X", 16, 14, RWC, 0x00000000},
	{"AFIDENT_0_START_ACTIVE_Y", 0, 14, RWC, 0x00000000},
	{"AFIDENT_0_ACTIVE_WIDTH", 16, 14, RWC, 0x00000008},
	{"AFIDENT_0_ACTIVE_HEIGHT", 0, 14, RWC, 0x00000008},
	{"AFIDENT_0_BLOCKS_PER_ACTIVE_X", 16, 12, RWC, 0x00000001},
	{"AFIDENT_0_BLOCKS_PER_ACTIVE_Y", 0, 12, RWC, 0x00000001},
	{"AFIDENT_0_UNIT_OFFSET_X", 24, 4, RWC, 0x00000000},
	{"AFIDENT_0_UNIT_OFFSET_Y", 16, 4, RWC, 0x00000000},
	{"AFIDENT_0_RELATIVE_OFFSET_X", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_RELATIVE_OFFSET_Y", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_UNITS_PER_BLOCK_X", 24, 5, RWC, 0x00000001},
	{"AFIDENT_0_UNITS_PER_BLOCK_Y", 16, 5, RWC, 0x00000001},
	{"AFIDENT_0_UNIT_SIZE_X", 8, 7, RWC, 0x00000008},
	{"AFIDENT_0_UNIT_SIZE_Y", 0, 7, RWC, 0x00000008},
	{"AFIDENT_0_PTRN_X_0_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_0_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_0_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_0_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_1_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_1_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_1_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_1_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_2_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_2_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_2_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_2_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_3_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_3_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_3_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_3_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_4_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_4_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_4_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_4_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_5_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_5_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_5_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_5_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_6_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_6_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_6_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_6_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_7_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_7_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_7_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_7_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_0", 28, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_1", 24, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_2", 20, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_3", 16, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_4", 12, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_5", 8, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_6", 4, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_7", 0, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_8", 28, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_9", 24, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_10", 20, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_11", 16, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_12", 12, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_13", 8, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_14", 4, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_15", 0, 3, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_0", 15, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_1", 14, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_2", 13, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_3", 12, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_4", 11, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_5", 10, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_6", 9, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_7", 8, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_8", 7, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_9", 6, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_10", 5, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_11", 4, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_12", 3, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_13", 2, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_14", 1, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_15", 0, 1, RWC, 0x00000000},
	{"AFIDENT_1_BYPASS", 0, 1, RWC, 0x00000000},
	{"AFIDENT_1_START_ACTIVE_X", 16, 14, RWC, 0x00000000},
	{"AFIDENT_1_START_ACTIVE_Y", 0, 14, RWC, 0x00000000},
	{"AFIDENT_1_ACTIVE_WIDTH", 16, 14, RWC, 0x00000008},
	{"AFIDENT_1_ACTIVE_HEIGHT", 0, 14, RWC, 0x00000008},
	{"AFIDENT_1_BLOCKS_PER_ACTIVE_X", 16, 12, RWC, 0x00000001},
	{"AFIDENT_1_BLOCKS_PER_ACTIVE_Y", 0, 12, RWC, 0x00000001},
	{"AFIDENT_1_UNIT_OFFSET_X", 24, 4, RWC, 0x00000000},
	{"AFIDENT_1_UNIT_OFFSET_Y", 16, 4, RWC, 0x00000000},
	{"AFIDENT_1_RELATIVE_OFFSET_X", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_RELATIVE_OFFSET_Y", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_UNITS_PER_BLOCK_X", 24, 5, RWC, 0x00000001},
	{"AFIDENT_1_UNITS_PER_BLOCK_Y", 16, 5, RWC, 0x00000001},
	{"AFIDENT_1_UNIT_SIZE_X", 8, 7, RWC, 0x00000008},
	{"AFIDENT_1_UNIT_SIZE_Y", 0, 7, RWC, 0x00000008},
	{"AFIDENT_1_PTRN_X_0_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_0_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_0_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_0_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_1_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_1_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_1_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_1_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_2_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_2_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_2_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_2_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_3_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_3_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_3_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_3_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_4_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_4_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_4_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_4_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_5_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_5_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_5_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_5_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_6_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_6_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_6_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_6_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_7_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_7_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_X_7_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_Y_7_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_0", 28, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_1", 24, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_2", 20, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_3", 16, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_4", 12, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_5", 8, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_6", 4, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_7", 0, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_8", 28, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_9", 24, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_10", 20, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_11", 16, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_12", 12, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_13", 8, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_14", 4, 3, RWC, 0x00000000},
	{"AFIDENT_1_PTRN_TYPE_0_15", 0, 3, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_0", 15, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_1", 14, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_2", 13, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_3", 12, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_4", 11, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_5", 10, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_6", 9, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_7", 8, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_8", 7, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_9", 6, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_10", 5, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_11", 4, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_12", 3, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_13", 2, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_14", 1, 1, RWC, 0x00000000},
	{"AFIDENT_1_SWITCHED_PTRN_0_15", 0, 1, RWC, 0x00000000},
	{"AFIDENT_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"AFIDENT_CRC_SEED", 0, 8, RW, 0x00000000},
	{"YEXTR_HDR_MODE", 0, 1, RWC, 0x00000000},
	{"YEXTR_MAXNOSKIPPXG", 0, 2, RWC, 0x00000000},
	{"YEXTR_SKIPLEVEL_THR", 0, 10, RWC, 0x00000000},
	{"YEXTR_SAT_VALUEG", 0, 10, RWC, 0x00000000},
	{"YEXTR_SAT_VALUER", 0, 10, RWC, 0x00000000},
	{"YEXTR_SAT_VALUEB", 0, 10, RWC, 0x00000000},
	{"YEXTR_NUM_SATG", 0, 2, RWC, 0x00000000},
	{"YEXTR_NUM_SATR", 0, 1, RWC, 0x00000000},
	{"YEXTR_NUM_SATB", 0, 1, RWC, 0x00000000},
	{"YEXTR_SAT_SUM_G", 0, 12, RWC, 0x00000000},
	{"YEXTR_SAT_SUM_R", 0, 11, RWC, 0x00000000},
	{"YEXTR_SAT_SUM_B", 0, 11, RWC, 0x00000000},
	{"YEXTR_CLIP_LEFT", 0, 10, RWC, 0x000003ff},
	{"YEXTR_CLIP_RIGHT", 0, 10, RWC, 0x000003ff},
	{"YEXTR_COEFG", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFR", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFB", 0, 10, RWC, 0x00000000},
	{"YEXTR_YSHIFT", 0, 4, RWC, 0x00000000},
	{"YEXTR_COEFG_SHORT", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFR_SHORT", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFB_SHORT", 0, 10, RWC, 0x00000000},
	{"YEXTR_CRC_SEED", 0, 8, RW, 0x00000000},
	{"YEXTR_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"I_MPD_ON", 0, 1, RWC, 0x00000000},
	{"I_AF_CROSS", 0, 1, RWC, 0x00000000},
	{"I_MPD_HBIN", 0, 3, RWC, 0x00000000},
	{"I_MPD_VBIN", 0, 3, RWC, 0x00000000},
	{"I_COL", 0, 13, RWC, 0x00000000},
	{"I_WDR_ON", 0, 1, RWC, 0x00000000},
	{"I_WDR_COEF_LONG", 0, 10, RWC, 0x00000000},
	{"I_WDR_COEF_SHORT", 0, 10, RWC, 0x00000000},
	{"I_WDR_SHFT_LONG", 0, 5, RWC, 0x00000000},
	{"I_WDR_SHFT_SHORT", 0, 5, RWC, 0x00000000},
	{"I_WDR_SPLIT_ON", 0, 1, RWC, 0x00000000},
	{"I_OB_VALUE", 0, 10, RWC, 0x00000000},
	{"I_ROW", 0, 13, RWC, 0x00000000},
	{"RCB_IN_CROP_ON", 0, 1, RWC, 0x00000000},
	{"RCB_IN_CROP_X0", 16, 13, RWC, 0x00000000},
	{"RCB_IN_CROP_Y0", 0, 13, RWC, 0x00000000},
	{"RCB_IN_CROP_X1", 16, 13, RWC, 0x00000003},
	{"RCB_IN_CROP_Y1", 0, 13, RWC, 0x00000000},
	{"RCB_BIN_TYPE", 0, 2, RWC, 0x00000000},
	{"RCB_OUT_CROP_ON", 0, 1, RWC, 0x00000000},
	{"RCB_OUT_CROP_X0", 16, 13, RWC, 0x00000000},
	{"RCB_OUT_CROP_Y0", 0, 13, RWC, 0x00000000},
	{"RCB_OUT_CROP_X1", 16, 13, RWC, 0x00000003},
	{"RCB_OUT_CROP_Y1", 0, 13, RWC, 0x00000000},
	{"RCB_CRC_SEED", 0, 8, RW, 0x00000000},
	{"RCB_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"CROP_ROI_MAIN_BYPASS", 0, 1, RWC, 0x00000001},
	{"CROP_ROI_SUB_BYPASS", 0, 1, RWC, 0x00000001},
	{"CROP_ROI_MAIN_SX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_MAIN_SY", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_MAIN_EX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_MAIN_EY", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_SX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_SY", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_EX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_EY", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_ON", 0, 1, RWC, 0x00000000},
	{"PRE_GAMMA_SHIFT", 4, 3, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_00", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_00", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_01", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_01", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_02", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_02", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_03", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_03", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_04", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_04", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_05", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_05", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_06", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_06", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_07", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_07", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_08", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_08", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_09", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_09", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_10", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_10", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_11", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_11", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_12", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_12", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_13", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_13", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_14", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_14", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_15", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_15", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_16", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_16", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_17", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_17", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_18", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_18", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_19", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_19", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_20", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_20", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_21", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_21", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_22", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_22", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_23", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_23", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_24", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_24", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_25", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_25", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_26", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_26", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_27", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_27", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_28", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_28", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_29", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_29", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_30", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_30", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_31", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_31", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00000000},
	{"PRE_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x00000000},
	{"PRE_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"PRE_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"REORDER_0_ON", 0, 1, RWC, 0x00000000},
	{"REORDER_1_ON", 1, 1, RWC, 0x00000000},
	{"REORDER_OB_VALUE", 0, 10, RWC, 0x00000000},
	{"REORDER_0_ACTIVE_STA_X", 0, 14, RWC, 0x00000004},
	{"REORDER_0_ACTIVE_STA_Y", 16, 14, RWC, 0x00000004},
	{"REORDER_0_ACTIVE_SIZE_X", 0, 14, RWC, 0x00000008},
	{"REORDER_0_ACTIVE_SIZE_Y", 16, 14, RWC, 0x00000008},
	{"REORDER_0_UNIT_SIZE_X", 0, 7, RWC, 0x00000008},
	{"REORDER_0_UNIT_SIZE_Y", 16, 7, RWC, 0x00000008},
	{"REORDER_0_UNIT_NUM_X", 0, 11, RWC, 0x00000001},
	{"REORDER_0_UNIT_NUM_Y", 16, 11, RWC, 0x00000001},
	{"REORDER_1_ACTIVE_STA_X", 0, 14, RWC, 0x00000004},
	{"REORDER_1_ACTIVE_STA_Y", 16, 14, RWC, 0x00000004},
	{"REORDER_1_ACTIVE_SIZE_X", 0, 14, RWC, 0x00000008},
	{"REORDER_1_ACTIVE_SIZE_Y", 16, 14, RWC, 0x00000008},
	{"REORDER_1_UNIT_SIZE_X", 0, 7, RWC, 0x00000008},
	{"REORDER_1_UNIT_SIZE_Y", 16, 7, RWC, 0x00000008},
	{"REORDER_1_UNIT_NUM_X", 0, 11, RWC, 0x00000001},
	{"REORDER_1_UNIT_NUM_Y", 16, 11, RWC, 0x00000001},
	{"REORDER_TAIL_ON", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_HEIGHT", 0, 6, RWC, 0x00000001},
	{"REORDER_TAIL_SOURCE_FLAG_0", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_1", 1, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_2", 2, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_3", 3, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_4", 4, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_5", 5, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_6", 6, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_7", 7, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_8", 8, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_9", 9, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_10", 10, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_11", 11, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_12", 12, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_13", 13, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_14", 14, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_15", 15, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_16", 16, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_17", 17, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_18", 18, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_19", 19, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_20", 20, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_21", 21, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_22", 22, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_23", 23, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_24", 24, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_25", 25, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_26", 26, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_27", 27, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_28", 28, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_29", 29, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_30", 30, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG_31", 31, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_NUM_OF_UNIT_X_IN_BLK", 0, 5, RWC, 0x00000004},
	{"REORDER_TAIL_0_NUM_OF_UNIT_Y_IN_BLK", 16, 5, RWC, 0x00000004},
	{"REORDER_TAIL_0_NUM_OF_BLK_X", 0, 11, RWC, 0x00000001},
	{"REORDER_TAIL_0_NUM_OF_BLK_Y", 16, 11, RWC, 0x00000001},
	{"REORDER_TAIL_0_SOURCE_WIDTH", 0, 5, RWC, 0x00000002},
	{"REORDER_TAIL_0_POS_0", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_1", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_2", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_3", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_4", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_5", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_6", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_7", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_8", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_9", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_10", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_11", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_12", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_13", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_14", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_15", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_16", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_17", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_18", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_19", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_20", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_21", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_22", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_23", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_24", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_25", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_26", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_27", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_28", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_29", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_30", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_31", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_0", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_1", 1, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_2", 2, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_3", 3, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_4", 4, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_5", 5, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_6", 6, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_7", 7, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_8", 8, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_9", 9, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_10", 10, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_11", 11, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_12", 12, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_13", 13, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_14", 14, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_15", 15, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_16", 16, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_17", 17, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_18", 18, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_19", 19, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_20", 20, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_21", 21, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_22", 22, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_23", 23, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_24", 24, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_25", 25, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_26", 26, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_27", 27, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_28", 28, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_29", 29, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_30", 30, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_31", 31, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_NUM_OF_UNIT_X_IN_BLK", 0, 5, RWC, 0x00000004},
	{"REORDER_TAIL_1_NUM_OF_UNIT_Y_IN_BLK", 16, 5, RWC, 0x00000004},
	{"REORDER_TAIL_1_NUM_OF_BLK_X", 0, 11, RWC, 0x00000001},
	{"REORDER_TAIL_1_NUM_OF_BLK_Y", 16, 11, RWC, 0x00000001},
	{"REORDER_TAIL_1_SOURCE_WIDTH", 0, 5, RWC, 0x00000002},
	{"REORDER_TAIL_1_POS_0", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_1", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_2", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_3", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_4", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_5", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_6", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_7", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_8", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_9", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_10", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_11", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_12", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_13", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_14", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_15", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_16", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_17", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_18", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_19", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_20", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_21", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_22", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_23", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_24", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_25", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_26", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_27", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_28", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_29", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_30", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_POS_31", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_0", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_1", 1, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_2", 2, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_3", 3, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_4", 4, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_5", 5, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_6", 6, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_7", 7, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_8", 8, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_9", 9, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_10", 10, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_11", 11, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_12", 12, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_13", 13, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_14", 14, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_15", 15, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_16", 16, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_17", 17, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_18", 18, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_19", 19, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_20", 20, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_21", 21, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_22", 22, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_23", 23, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_24", 24, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_25", 25, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_26", 26, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_27", 27, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_28", 28, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_29", 29, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_30", 30, 1, RWC, 0x00000000},
	{"REORDER_TAIL_1_FLAG_31", 31, 1, RWC, 0x00000000},
	{"REORDER_CRC_0_SEED", 0, 8, RWC, 0x00000000},
	{"REORDER_CRC_0_RESULT", 8, 8, RO, 0x00000000},
	{"REORDER_CRC_1_SEED", 0, 8, RWC, 0x00000000},
	{"REORDER_CRC_1_RESULT", 8, 8, RO, 0x00000000},
	{"BPC_H_BYPASS", 0, 1, RWC, 0x00000000},
	{"BPC_H_STATIC_POS_NUM", 0, 10, RWC, 0x00000000},
	{"BPC_H_STATIC_POS_ADDR", 0, 10, RW, 0x00000000},
	{"BPC_H_STATIC_POS_DATA", 0, 32, RW, 0x00000000},
	{"BPC_H_IMG_WIDTH", 0, 14, RWC, 0x00000000},
	{"BPC_H_IMG_HEIGHT", 16, 14, RWC, 0x00000000},
	{"BPC_H_LINE_GAP", 0, 16, RWC, 0x0000001B},
	{"BPC_H_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BPC_H_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"BPC_V_BYPASS", 0, 1, RWC, 0x00000000},
	{"BPC_V_STATIC_POS_NUM", 0, 10, RWC, 0x00000000},
	{"BPC_V_STATIC_POS_ADDR", 0, 10, RW, 0x00000000},
	{"BPC_V_STATIC_POS_DATA", 0, 32, RW, 0x00000000},
	{"BPC_V_IMG_WIDTH", 0, 14, RWC, 0x00000000},
	{"BPC_V_IMG_HEIGHT", 16, 14, RWC, 0x00000000},
	{"BPC_V_LINE_GAP", 0, 16, RWC, 0x0000001B},
	{"BPC_V_CRC_SEED", 0, 8, RW, 0x00000000},
	{"BPC_V_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"ALC_0_ON", 0, 1, RWC, 0x00000000},
	{"ALC_0_ROI_SX", 0, 12, RWC, 0x00000000},
	{"ALC_0_ROI_SY", 0, 12, RWC, 0x00000000},
	{"ALC_0_LUT_TYPE", 0, 2, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_H", 0, 8, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_V", 0, 8, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_H_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_V_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_GAP_H_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_0_GAP_V_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_0_GAP_H_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_GAP_V_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_POS_INTERP_ON", 0, 1, RWC, 0x00000000},
	{"ALC_0_POS_WEIGHT_INF", 0, 12, RWC, 0x00000000},
	{"ALC_0_POS_WEIGHT_MAC", 0, 12, RWC, 0x00000000},
	{"ALC_0_GAIN_SHIFT", 0, 4, RWC, 0x00000000},
	{"ALC_0_MAX_VAL", 0, 10, RWC, 0x00000000},
	{"ALC_0_LUT_INIT_TYPE", 0, 2, RW, 0x00000000},
	{"ALC_0_LUT_INIT_ADDR", 0, 10, RW, 0x00000000},
	{"ALC_0_LUT_INIT_DATA", 0, 24, RW, 0x00000000},
	{"ALC_0_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ALC_0_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"ALC_1_ON", 0, 1, RWC, 0x00000000},
	{"ALC_1_ROI_SX", 0, 12, RWC, 0x00000000},
	{"ALC_1_ROI_SY", 0, 12, RWC, 0x00000000},
	{"ALC_1_LUT_TYPE", 0, 2, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_H", 0, 8, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_V", 0, 8, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_H_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_V_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_GAP_H_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_1_GAP_V_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_1_GAP_H_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_GAP_V_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_POS_INTERP_ON", 0, 1, RWC, 0x00000000},
	{"ALC_1_POS_WEIGHT_INF", 0, 12, RWC, 0x00000000},
	{"ALC_1_POS_WEIGHT_MAC", 0, 12, RWC, 0x00000000},
	{"ALC_1_GAIN_SHIFT", 0, 4, RWC, 0x00000000},
	{"ALC_1_MAX_VAL", 0, 10, RWC, 0x00000000},
	{"ALC_1_LUT_INIT_TYPE", 0, 2, RW, 0x00000000},
	{"ALC_1_LUT_ADDR", 0, 10, RW, 0x00000000},
	{"ALC_1_LUT_DATA", 0, 24, RW, 0x00000000},
	{"ALC_1_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ALC_1_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"POST_GAMMA_ON", 0, 1, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_00", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_00", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_01", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_01", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_02", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_02", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_03", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_03", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_04", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_04", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_05", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_05", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_06", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_06", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_07", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_07", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_08", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_08", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_09", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_09", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_10", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_10", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_11", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_11", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_12", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_12", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_13", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_13", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_14", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_14", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_15", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_15", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_16", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_16", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_17", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_17", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_18", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_18", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_19", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_19", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_20", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_20", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_21", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_21", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_22", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_22", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_23", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_23", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_24", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_24", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_25", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_25", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_26", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_26", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_27", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_27", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_28", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_28", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_29", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_29", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_30", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_30", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_31", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_31", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_00", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_00", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_01", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_01", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_02", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_02", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_03", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_03", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_04", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_04", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_05", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_05", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_06", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_06", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_07", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_07", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_08", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_08", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_09", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_09", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_10", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_10", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_11", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_11", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_12", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_12", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_13", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_13", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_14", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_14", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_15", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_15", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_16", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_16", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_17", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_17", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_18", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_18", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_19", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_19", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_20", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_20", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_21", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_21", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_22", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_22", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_23", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_23", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_24", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_24", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_25", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_25", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_26", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_26", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_27", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_27", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_28", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_28", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_29", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_29", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_30", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_30", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_31", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_31", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00000000},
	{"POST_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x00000000},
	{"POST_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"POST_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"DEPTH_ON", 0, 1, RWC, 0x1},
	{"DEPTH_DMODE", 0, 2, RWC, 0x0},
	{"DEPTH_DSHIFT", 0, 1, RWC, 0x1},
	{"DEPTH_DKSIZE1", 0, 4, RWC, 0x2},
	{"DEPTH_DKSIZE2", 0, 4, RWC, 0x2},
	{"DEPTH_DBIN_UP", 0, 2, RWC, 0x0},
	{"DEPTH_DSCALE_UP", 0, 1, RWC, 0x0},
	{"DEPTH_DSMOOTHE_ON", 0, 1, RWC, 0x1},
	{"DEPTH_DSCAN_ON", 0, 1, RWC, 0x1},
	{"DEPTH_DMEDIAN_ON", 0, 1, RWC, 0x1},
	{"DEPTH_DSLOPE_ON", 0, 1, RWC, 0x1},
	{"DEPTH_DARM_EDGE_H", 0, 8, RWC, 0x1e},
	{"DEPTH_DMEDIAN_SIZE", 0, 2, RWC, 0x1},
	{"DEPTH_DSCAN_EDGE", 0, 8, RWC, 0x14},
	{"DEPTH_DSCAN_PENALTY", 0, 11, RWC, 0x80},
	{"DEPTH_DOUT_STAT_MODE", 0, 2, RWC, 0x0},
	{"DEPTH_DINVERSE_SNR", 0, 1, RWC, 0x1},
	{"DEPTH_DCOEF_SNR", 0, 3, RWC, 0x6},
	{"DEPTH_DCOEF_EDGEH", 0, 3, RWC, 0x4},
	{"DEPTH_DCOEF_EDGEV", 0, 3, RWC, 0x3},
	{"DEPTH_DSHIFT_FILTER", 0, 4, RWC, 0xb},
	{"DEPTH_DADD_FILTER", 0, 10, RWC, 0x1f4},
	{"DEPTH_DMASK_FILTER1", 0, 6, RWC, 0x36},
	{"DEPTH_DMASK_FILTER2", 0, 6, RWC, 0x2e},
	{"DEPTH_DMASK_FILTER3", 0, 6, RWC, 0x1},
	{"DEPTH_DMASK_FILTER4", 0, 6, RWC, 0x12},
	{"DEPTH_DMASK_FILTER5", 0, 6, RWC, 0x9},
	{"DEPTH_CROP_X_SIZE", 0, 11, RWC, 0x00000000},
	{"DEPTH_CROP_Y_SIZE", 0, 11, RWC, 0x00000000},
	{"DEPTH_AF_SIZE_X", 0, 11, RWC, 0x30},
	{"DEPTH_MPD_ON", 0, 1, RWC, 0x00000000},
	{"DEPTH_MPD_HBIN", 0, 3, RWC, 0x00000000},
	{"DEPTH_LUT_ADDR", 0, 6, RW, 0x0},
	{"DEPTH_LUT_DATA", 0, 24, RW, 0x0},
	{"DEPTH_CROP_SX", 0, 11, RWC, 0x0},
	{"DEPTH_CROP_SY", 0, 11, RWC, 0x0},
	{"DEPTH_HBLANK_ADD_CYCLE", 0, 16, RWC, 0x0},
	{"DEPTH_CRC_SEED", 0, 8, RW, 0x00000000},
	{"DEPTH_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"PDSTAT_SAT_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_SAT_LV0", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV1", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV2", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_SRC", 0, 2, RWC, 0x00000000},
	{"PDSTAT_SAT_LV0_SUB", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV1_SUB", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV2_SUB", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_SRC_SUB", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_B2_EN", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_FTYPE0", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_G1", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K11", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K12", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C11", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C12", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_G2", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K21", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K22", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C21", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C22", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_BY1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_BY2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_FTYPE0", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_G1", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K11", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K12", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C11", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C12", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_G2", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K21", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K22", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C21", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C22", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_BY1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_BY2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_FTYPE0", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_G1", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K11", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K12", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C11", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C12", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_G2", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K21", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K22", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C21", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C22", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_BY1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_BY2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_ACCM_V_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_ACCM_V_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_H_ACCM_V_SHIFT", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B0_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B1_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B2_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B0_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B1_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B2_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_FIRST", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_V_B2_EN", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_KI", 0, 18, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_C01", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_C02", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I0_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_KI", 0, 18, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_C01", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_C02", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I1_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_KI", 0, 18, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_C01", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_C02", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_V_I2_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_V_ACCM_H_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_V_ACCM_H_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_V_ACCM_H_SHIFT", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_V_B0_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_V_B1_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_V_B2_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_V_B0_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_V_B1_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_V_B2_SKIP", 0, 4, RWC, 0x00000000},
	{"PDSTAT_PRE_V_BIN_FIRST", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_PHASE_RANGE", 0, 2, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_I0_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_I1_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_I2_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_COR_TYPE_B0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_COR_TYPE_B1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_COR_TYPE_B2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TH_B0", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TH_B1", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TH_B2", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TY", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_PHASE_RANGE", 0, 2, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_I0_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_I1_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_I2_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_COR_TYPE_B0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_COR_TYPE_B1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_COR_TYPE_B2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_CORING_TH_B0", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_CORING_TH_B1", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_CORING_TH_B2", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_CORING_TY", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B0", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B1", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_V_SIGNAL_SUM_SHIFT_B2", 0, 4, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_SROI", 0, 3, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_SROI", 0, 3, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S0SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S0SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S0EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S0EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S1SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S1SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S1EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S1EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S2SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S2SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S2EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S2EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S3SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S3SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S3EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_S3EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_CX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_CY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWM_CX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWM_CY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWM_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWM_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWM_EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWM_EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SIZE_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SIZE_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_GAP_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_GAP_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_NO_X", 0, 5, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_NO_Y", 0, 4, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_SIZE_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_SIZE_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_GAP_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_GAP_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_NO_X", 0, 5, RWC, 0x00000000},
	{"PDSTAT_ROI_SUB_MWS_NO_Y", 0, 4, RWC, 0x00000000},
	{"PDSTAT_H_WDR_SPLIT_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_V_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_CRC_SEED", 0, 8, RW, 0x00000000},
	{"PDSTAT_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"DMA_AUTO_FLUSH_MODE", 0, 1, RWC, 0x00000000},
	{"DMA_AUTO_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMA_CONFIG", 0, 32, RO, 0x00000000},
	{"DMA_ROL_FIFO_FULLNESS", 0, 32, RO, 0x00000000},
	{"DMA_ROL_STATUS0", 0, 32, RO, 0x00000000},
	{"DMA_ROL_STATUS1", 0, 32, RO, 0x00000000},
	{"DMA_ROL_STATUS2", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M0", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M1", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M2", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M3", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M4", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M5", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M6", 0, 32, RO, 0x00000000},
	{"DMA_ROL_POS_M7", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M0", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M1", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M2", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M3", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M4", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M5", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M6", 0, 32, RO, 0x00000000},
	{"DMA_ROL_BUF_M7", 0, 32, RO, 0x00000000},
	{"DMA_MPD_IMG_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMA_MPD_IMG_DATA_FORMAT", 0, 4, RWC, 0x00000000},
	{"DMA_MPD_IMG_IMG_WIDTH", 0, 14, RWC, 0x00000020},
	{"DMA_MPD_IMG_IMG_HEIGHT", 0, 14, RWC, 0x00000020},
	{"DMA_MPD_IMG_IMG_STRIDE", 0, 15, RWC, 0x00000020},
	{"DMA_MPD_IMG_BASE_ADDRESS0", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS1", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS2", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS3", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS4", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS5", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS6", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS7", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS8", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS9", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS10", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS11", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS12", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS13", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS14", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS15", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS16", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS17", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS18", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS19", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS20", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS21", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS22", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS23", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS24", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS25", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS26", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS27", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS28", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS29", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_BASE_ADDRESS30", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_USER_BIT", 0, 32, RWC, 0x00000000},
	{"DMA_MPD_IMG_CRC", 0, 32, RO, 0xffffffff},
	{"DMA_DEPTH_IMG_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_DATA_FORMAT", 0, 4, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_IMG_WIDTH", 0, 14, RWC, 0x00000020},
	{"DMA_DEPTH_IMG_IMG_HEIGHT", 0, 14, RWC, 0x00000020},
	{"DMA_DEPTH_IMG_IMG_STRIDE", 0, 15, RWC, 0x00000020},
	{"DMA_DEPTH_IMG_BASE_ADDRESS0", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS1", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS2", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS3", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS4", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS5", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS6", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS7", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS8", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS9", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS10", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS11", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS12", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS13", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS14", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS15", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS16", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS17", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS18", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS19", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS20", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS21", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS22", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS23", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS24", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS25", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS26", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS27", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS28", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS29", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_BASE_ADDRESS30", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_USER_BIT", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_IMG_CRC", 0, 32, RO, 0xffffffff},
	{"DMA_DEPTH_PD_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMA_DEPTH_PD_DATA_FORMAT", 0, 4, RWC, 0x00000000},
	{"DMA_DEPTH_PD_IMG_WIDTH", 0, 14, RWC, 0x00000020},
	{"DMA_DEPTH_PD_IMG_HEIGHT", 0, 14, RWC, 0x00000020},
	{"DMA_DEPTH_PD_IMG_STRIDE", 0, 15, RWC, 0x00000020},
	{"DMA_DEPTH_PD_BASE_ADDRESS0", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS1", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS2", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS3", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS4", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS5", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS6", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS7", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS8", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS9", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS10", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS11", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS12", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS13", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS14", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS15", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS16", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS17", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS18", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS19", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS20", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS21", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS22", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS23", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS24", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS25", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS26", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS27", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS28", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS29", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_BASE_ADDRESS30", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_USER_BIT", 0, 32, RWC, 0x00000000},
	{"DMA_DEPTH_PD_CRC", 0, 32, RO, 0xffffffff},
	{"DMA_PDSTAT_0_ENABLE", 0, 1, RWC, 0x00000000},
	{"DMA_PDSTAT_0_DATA_FORMAT", 0, 4, RWC, 0x00000000},
	{"DMA_PDSTAT_0_IMG_WIDTH", 0, 14, RWC, 0x00000020},
	{"DMA_PDSTAT_0_IMG_HEIGHT", 0, 14, RWC, 0x00000020},
	{"DMA_PDSTAT_0_IMG_STRIDE", 0, 15, RWC, 0x00000020},
	{"DMA_PDSTAT_0_BASE_ADDRESS0", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS1", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS2", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS3", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS4", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS5", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS6", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS7", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS8", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS9", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS10", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS11", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS12", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS13", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS14", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS15", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS16", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS17", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS18", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS19", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS20", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS21", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS22", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS23", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS24", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS25", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS26", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS27", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS28", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS29", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_BASE_ADDRESS30", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_USER_BIT", 0, 32, RWC, 0x00000000},
	{"DMA_PDSTAT_0_CRC", 0, 32, RO, 0xffffffff},
	{"RDMA_ROL_STATUS0", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS1", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS2", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS3", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS4", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS5", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS6", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS7", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS8", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS9", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS10", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS11", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS12", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS13", 0, 32, RO, 0x00000000},
	{"RDMA_ROL_STATUS14", 0, 32, RO, 0x00000000},
	{"RDMA_LINE_GAP", 0, 16, RWC, 0x00000005},
	{"RDMA_INT_STATUS", 0, 2, RO, 0x00000000},
	{"RDMA_BAYER_CTRL_SDC", 5, 1, RWC, 0x00000000},
	{"RDMA_BAYER_CTRL_SBWC", 4, 1, RWC, 0x00000000},
	{"RDMA_BAYER_CTRL_VOTF", 3, 1, RWC, 0x00000000},
	{"RDMA_BAYER_CTRL_STRIDE", 2, 1, RWC, 0x00000000},
	{"RDMA_BAYER_CTRL_RESET", 1, 1, RWC, 0x00000000},
	{"RDMA_BAYER_CTRL_ENABLE", 0, 1, RWC, 0x00000000},
	{"RDMA_BAYER_MO", 0, 8, RWC, 0x00000020},
	{"RDMA_BAYER_THRESHOLD1", 16, 16, RWC, 0x0000ffff},
	{"RDMA_BAYER_THRESHOLD0", 0, 16, RWC, 0x00000000},
	{"RDMA_BAYER_VOTF", 0, 29, RWC, 0x00000000},
	{"RDMA_BAYER_FORMAT", 0, 5, RWC, 0x00000000},
	{"RDMA_BAYER_WIDTH", 0, 14, RWC, 0x00000000},
	{"RDMA_BAYER_HEIGHT", 0, 14, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_STRIDE", 0, 15, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE0", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE1", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE2", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE3", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE4", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE5", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE6", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE7", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE8", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE9", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE10", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE11", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE12", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE13", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE14", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE15", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE16", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE17", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE18", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE19", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE20", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE21", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE22", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE23", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE24", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE25", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE26", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE27", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE28", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE29", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE30", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_BASE31", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER0", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER1", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER2", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER3", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER4", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER5", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER6", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER7", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER8", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER9", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER10", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER11", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER12", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER13", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER14", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER15", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER16", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER17", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER18", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER19", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER20", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER21", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER22", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER23", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER24", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER25", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER26", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER27", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER28", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER29", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER30", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_PAY_USER31", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_STRIDE", 0, 15, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE0", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE1", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE2", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE3", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE4", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE5", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE6", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE7", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE8", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE9", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE10", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE11", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE12", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE13", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE14", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE15", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE16", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE17", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE18", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE19", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE20", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE21", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE22", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE23", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE24", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE25", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE26", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE27", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE28", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE29", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE30", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_BASE31", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER0", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER1", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER2", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER3", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER4", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER5", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER6", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER7", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER8", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER9", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER10", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER11", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER12", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER13", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER14", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER15", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER16", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER17", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER18", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER19", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER20", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER21", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER22", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER23", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER24", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER25", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER26", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER27", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER28", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER29", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER30", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_HDR_USER31", 0, 17, RWC, 0x00000000},
	{"RDMA_BAYER_STATUS", 0, 4, RW, 0x00000000},
	{"RDMA_BAYER_CRC0", 0, 32, RO, 0xffffffff},
	{"RDMA_BAYER_CRC1", 0, 32, RO, 0xffffffff},
	{"RDMA_AF_CTRL_VOTF", 3, 1, RWC, 0x00000000},
	{"RDMA_AF_CTRL_STRIDE", 2, 1, RWC, 0x00000000},
	{"RDMA_AF_CTRL_RESET", 1, 1, RWC, 0x00000000},
	{"RDMA_AF_CTRL_ENABLE", 0, 1, RWC, 0x00000000},
	{"RDMA_AF_MO", 0, 8, RWC, 0x00000020},
	{"RDMA_AF_THRESHOLD1", 16, 16, RWC, 0x0000ffff},
	{"RDMA_AF_THRESHOLD0", 0, 16, RWC, 0x00000000},
	{"RDMA_AF_VOTF", 0, 29, RWC, 0x00000000},
	{"RDMA_AF_FORMAT", 0, 5, RWC, 0x00000000},
	{"RDMA_AF_WIDTH", 0, 14, RWC, 0x00000000},
	{"RDMA_AF_HEIGHT", 0, 14, RWC, 0x00000000},
	{"RDMA_AF_STRIDE", 0, 15, RWC, 0x00000000},
	{"RDMA_AF_BASE0", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE1", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE2", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE3", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE4", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE5", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE6", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE7", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE8", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE9", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE10", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE11", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE12", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE13", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE14", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE15", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE16", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE17", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE18", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE19", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE20", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE21", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE22", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE23", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE24", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE25", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE26", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE27", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE28", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE29", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE30", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_BASE31", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_USER0", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER1", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER2", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER3", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER4", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER5", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER6", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER7", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER8", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER9", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER10", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER11", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER12", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER13", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER14", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER15", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER16", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER17", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER18", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER19", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER20", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER21", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER22", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER23", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER24", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER25", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER26", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER27", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER28", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER29", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER30", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_USER31", 0, 17, RWC, 0x00000000},
	{"RDMA_AF_STATUS", 0, 3, RW, 0x00000000},
	{"RDMA_AF_CRC", 0, 32, RO, 0xffffffff},
	{"I_SDC_APB_00", 0, 32, RWC, 0x00094301},
	{"I_SDC_APB_01", 0, 32, RWC, 0x01400140},
	{"I_SDC_APB_02", 0, 32, RWC, 0x000000c8},
	{"I_SDC_APB_03", 0, 32, RWC, 0x01400140},
	{"I_SDC_APB_04", 0, 32, RWC, 0x028001e0},
	{"I_SDC_APB_05", 0, 32, RWC, 0x07080902},
	{"I_SDC_APB_06", 0, 32, RWC, 0x0000000c},
	{"I_SDC_APB_07", 0, 32, RWC, 0x03c00002},
	{"I_SDC_APB_08", 0, 32, RWC, 0x00000180},
	{"I_SDC_APB_09", 0, 32, RWC, 0x000000e0},
	{"I_SDC_APB_10", 0, 32, RWC, 0x00000080},
	{"I_SDC_APB_11", 0, 32, RWC, 0x76654444},
	{"I_SDC_APB_12", 0, 32, RWC, 0x44445667},
	{"I_SDC_APB_13", 0, 32, RWC, 0x65544433},
	{"I_SDC_APB_14", 0, 32, RWC, 0x33444556},
	{"I_SDC_APB_15", 0, 32, RWC, 0x65443333},
	{"I_SDC_APB_16", 0, 32, RWC, 0x33334456},
	{"I_SDC_APB_17", 0, 32, RWC, 0x54443332},
	{"I_SDC_APB_18", 0, 32, RWC, 0x23334445},
	{"I_SDC_APB_19", 0, 32, RWC, 0x54433311},
	{"I_SDC_APB_20", 0, 32, RWC, 0x11333445},
	{"I_SDC_APB_21", 0, 32, RWC, 0x54433210},
	{"I_SDC_APB_22", 0, 32, RWC, 0x01233445},
	{"I_SDC_APB_23", 0, 32, RWC, 0x54433210},
	{"I_SDC_APB_24", 0, 32, RWC, 0x01233445},
	{"I_SDC_APB_25", 0, 32, RWC, 0x54433311},
	{"I_SDC_APB_26", 0, 32, RWC, 0x11333445},
	{"I_SDC_APB_27", 0, 32, RWC, 0x54443332},
	{"I_SDC_APB_28", 0, 32, RWC, 0x23334445},
	{"I_SDC_APB_29", 0, 32, RWC, 0x65443333},
	{"I_SDC_APB_30", 0, 32, RWC, 0x33334456},
	{"I_SDC_APB_31", 0, 32, RWC, 0x65544433},
	{"I_SDC_APB_32", 0, 32, RWC, 0x33444556},
	{"I_SDC_APB_33", 0, 32, RWC, 0x76654444},
	{"I_SDC_APB_34", 0, 32, RWC, 0x44445667},
	{"I_SDC_APB_35", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_36", 0, 32, RWC, 0x00000400},
	{"I_SDC_APB_37", 0, 32, RWC, 0x8fffffff},
	{"I_SDC_APB_38", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_39", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_40", 0, 32, RWC, 0x00000801},
	{"I_SDC_APB_41", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_42", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_43", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_44", 0, 32, RWC, 0x00000802},
	{"I_SDC_APB_45", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_46", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_47", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_48", 0, 32, RWC, 0x00001002},
	{"I_SDC_APB_49", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_50", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_51", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_52", 0, 32, RWC, 0x00002004},
	{"I_SDC_APB_53", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_54", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_55", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_56", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_57", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_58", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_59", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_60", 0, 32, RWC, 0x000101e0},
	{"I_SDC_APB_61", 0, 32, RWC, 0x00000028},
	{"I_SDC_APB_62", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_63", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_64", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_65", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_66", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_67", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_68", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_69", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_70", 0, 32, RWC, 0x00000000},
	{"O_SDC_APB_71", 0, 32, RWC, 0x0},
	{"O_SDC_APB_72", 0, 32, RO, 0x0},
	{"O_SDC_APB_73", 0, 32, RO, 0x0},
	{"COREX_ENABLE", 0, 1, RO, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 9, RW, 0x00000000},
	{"COREX_REG_INTERFACE_VER", 0, 16, RO, 0x0000bfbc},
};

const struct is_pdp_reg pdp_global_init_table[] =  {
	/* {0x00000001, 0x0084}, */
	/* {0x00000001, 0x00d8}, */
	/* {0x00000001, 0x00dc}, */
	/* {0x40300003, 0x0108}, */ /* CONTINT */
	/* {0xffffffff, 0x0100}, */ /* CONTINT */
	{0x00000000, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000000, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000001, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000001, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000002, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000002, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000003, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000003, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000000, 0x16d0},
	{0x00000000, 0x16d4},
	{0x00a12fff, 0x16d8},
	{0x008bbfff, 0x16d8},
	{0x007e7e65, 0x16d8},
	{0x00749d28, 0x16d8},
	{0x006c2c4e, 0x16d8},
	{0x00693c08, 0x16d8},
	{0x0067cbca, 0x16d8},
	{0x0069ac1c, 0x16d8},
	{0x006eac71, 0x16d8},
	{0x0076fd6b, 0x16d8},
	{0x00825ec2, 0x16d8},
	{0x00927fff, 0x16d8},
	{0x00a30fff, 0x16d8},
	{0x0082ad05, 0x16d8},
	{0x0070db59, 0x16d8},
	{0x0064da23, 0x16d8},
	{0x005c694c, 0x16d8},
	{0x0056e8c3, 0x16d8},
	{0x0053f873, 0x16d8},
	{0x00535861, 0x16d8},
	{0x0054b887, 0x16d8},
	{0x0058a8eb, 0x16d8},
	{0x005f0990, 0x16d8},
	{0x00689a85, 0x16d8},
	{0x00762bde, 0x16d8},
	{0x00823d32, 0x16d8},
	{0x006e59e0, 0x16d8},
	{0x005ff893, 0x16d8},
	{0x0055a7a8, 0x16d8},
	{0x004e7703, 0x16d8},
	{0x0049f69a, 0x16d8},
	{0x00477661, 0x16d8},
	{0x0046d654, 0x16d8},
	{0x00481670, 0x16d8},
	{0x004b36b8, 0x16d8},
	{0x0050a735, 0x16d8},
	{0x0058f7f1, 0x16d8},
	{0x006488f7, 0x16d8},
	{0x006e09f9, 0x16d8},
	{0x0064a7f8, 0x16d8},
	{0x005716e5, 0x16d8},
	{0x004db627, 0x16d8},
	{0x004725a3, 0x16d8},
	{0x0042e54e, 0x16d8},
	{0x0040b521, 0x16d8},
	{0x00401514, 0x16d8},
	{0x0041552b, 0x16d8},
	{0x00442567, 0x16d8},
	{0x004925cb, 0x16d8},
	{0x00508661, 0x16d8},
	{0x005af735, 0x16d8},
	{0x0064d80a, 0x16d8},
	{0x0060c6ca, 0x16d8},
	{0x005415e6, 0x16d8},
	{0x004b0546, 0x16d8},
	{0x0044c4d6, 0x16d8},
	{0x0040b48d, 0x16d8},
	{0x003e8465, 0x16d8},
	{0x003de45b, 0x16d8},
	{0x003f046f, 0x16d8},
	{0x0041f4a1, 0x16d8},
	{0x0046a4f6, 0x16d8},
	{0x004dd578, 0x16d8},
	{0x0058062f, 0x16d8},
	{0x006166de, 0x16d8},
	{0x00636639, 0x16d8},
	{0x00569564, 0x16d8},
	{0x004d64d1, 0x16d8},
	{0x0046d46a, 0x16d8},
	{0x00429427, 0x16d8},
	{0x00406404, 0x16d8},
	{0x003fc3fa, 0x16d8},
	{0x0041040b, 0x16d8},
	{0x0043d43b, 0x16d8},
	{0x0048d488, 0x16d8},
	{0x005034fe, 0x16d8},
	{0x005aa5a5, 0x16d8},
	{0x00636639, 0x16d8},
	{0x006c75ff, 0x16d8},
	{0x005f3541, 0x16d8},
	{0x0054e4b0, 0x16d8},
	{0x004dd44c, 0x16d8},
	{0x0049540b, 0x16d8},
	{0x0046d3e8, 0x16d8},
	{0x004633e1, 0x16d8},
	{0x004773f0, 0x16d8},
	{0x004a941f, 0x16d8},
	{0x0050046a, 0x16d8},
	{0x005824dd, 0x16d8},
	{0x00639580, 0x16d8},
	{0x006d1604, 0x16d8},
	{0x0080563e, 0x16d8},
	{0x006f4576, 0x16d8},
	{0x006364e0, 0x16d8},
	{0x005b4477, 0x16d8},
	{0x0055d433, 0x16d8},
	{0x0052d40e, 0x16d8},
	{0x00523406, 0x16d8},
	{0x0053a418, 0x16d8},
	{0x00576447, 0x16d8},
	{0x005dc497, 0x16d8},
	{0x0067250d, 0x16d8},
	{0x007495b4, 0x16d8},
	{0x0080f652, 0x16d8},
	{0x00a0a6fe, 0x16d8},
	{0x008af609, 0x16d8},
	{0x007c1564, 0x16d8},
	{0x0071c4f1, 0x16d8},
	{0x006b34a6, 0x16d8},
	{0x0067747e, 0x16d8},
	{0x00668474, 0x16d8},
	{0x00686488, 0x16d8},
	{0x006d14bd, 0x16d8},
	{0x00751514, 0x16d8},
	{0x0080c599, 0x16d8},
	{0x00918652, 0x16d8},
	{0x009ef701, 0x16d8},
	{0x00d28841, 0x16d8},
	{0x00b8e721, 0x16d8},
	{0x00a5065e, 0x16d8},
	{0x009775d7, 0x16d8},
	{0x008e857d, 0x16d8},
	{0x0089d54e, 0x16d8},
	{0x00889541, 0x16d8},
	{0x008af55a, 0x16d8},
	{0x00913599, 0x16d8},
	{0x009ba5ff, 0x16d8},
	{0x00ab469a, 0x16d8},
	{0x00c17776, 0x16d8},
	{0x00d6b83c, 0x16d8},
	{0x00fffa62, 0x16d8},
	{0x00fff8eb, 0x16d8},
	{0x00e7e80a, 0x16d8},
	{0x00d6173a, 0x16d8},
	{0x00c476ea, 0x16d8},
	{0x00c176a7, 0x16d8},
	{0x00c066a2, 0x16d8},
	{0x00bf96bd, 0x16d8},
	{0x00c9e6f4, 0x16d8},
	{0x00da7788, 0x16d8},
	{0x00eea84b, 0x16d8},
	{0x00fff93d, 0x16d8},
	{0x00fffa6c, 0x16d8},
	{0x00000000, 0x16d0},
	{0x00000100, 0x16d4},
	{0x002043bc, 0x16d8},
	{0x001bf343, 0x16d8},
	{0x001952e1, 0x16d8},
	{0x001752a2, 0x16d8},
	{0x0015a276, 0x16d8},
	{0x00151268, 0x16d8},
	{0x0014c25c, 0x16d8},
	{0x0015226c, 0x16d8},
	{0x0016227d, 0x16d8},
	{0x0017d2af, 0x16d8},
	{0x001a12f4, 0x16d8},
	{0x001d534d, 0x16d8},
	{0x0020a3b5, 0x16d8},
	{0x001a229b, 0x16d8},
	{0x00169245, 0x16d8},
	{0x00143207, 0x16d8},
	{0x001281dc, 0x16d8},
	{0x001161c1, 0x16d8},
	{0x0010d1b1, 0x16d8},
	{0x0010b1ad, 0x16d8},
	{0x0010f1b5, 0x16d8},
	{0x0011c1c9, 0x16d8},
	{0x001301ea, 0x16d8},
	{0x0014f21b, 0x16d8},
	{0x0017a260, 0x16d8},
	{0x001a12a4, 0x16d8},
	{0x001611fa, 0x16d8},
	{0x001331b7, 0x16d8},
	{0x00112188, 0x16d8},
	{0x000fb167, 0x16d8},
	{0x000ed152, 0x16d8},
	{0x000e5147, 0x16d8},
	{0x000e3144, 0x16d8},
	{0x000e714a, 0x16d8},
	{0x000f1158, 0x16d8},
	{0x00102171, 0x16d8},
	{0x0011d197, 0x16d8},
	{0x001421cb, 0x16d8},
	{0x001601ff, 0x16d8},
	{0x00142198, 0x16d8},
	{0x00117161, 0x16d8},
	{0x000f913b, 0x16d8},
	{0x000e4121, 0x16d8},
	{0x000d6110, 0x16d8},
	{0x000cf107, 0x16d8},
	{0x000cd104, 0x16d8},
	{0x000d1109, 0x16d8},
	{0x000da115, 0x16d8},
	{0x000ea129, 0x16d8},
	{0x00102147, 0x16d8},
	{0x00123171, 0x16d8},
	{0x0014319c, 0x16d8},
	{0x0013615c, 0x16d8},
	{0x0010d12e, 0x16d8},
	{0x000f010e, 0x16d8},
	{0x000dc0f8, 0x16d8},
	{0x000cf0e9, 0x16d8},
	{0x000c80e1, 0x16d8},
	{0x000c60df, 0x16d8},
	{0x000ca0e3, 0x16d8},
	{0x000d30ed, 0x16d8},
	{0x000e20fe, 0x16d8},
	{0x000f9118, 0x16d8},
	{0x0011a13d, 0x16d8},
	{0x00138160, 0x16d8},
	{0x0013e13f, 0x16d8},
	{0x00115114, 0x16d8},
	{0x000f80f7, 0x16d8},
	{0x000e30e2, 0x16d8},
	{0x000d50d5, 0x16d8},
	{0x000ce0ce, 0x16d8},
	{0x000cc0cc, 0x16d8},
	{0x000d00cf, 0x16d8},
	{0x000d90d9, 0x16d8},
	{0x000e90e8, 0x16d8},
	{0x00101100, 0x16d8},
	{0x00122121, 0x16d8},
	{0x0013e13f, 0x16d8},
	{0x0015b133, 0x16d8},
	{0x0013110d, 0x16d8},
	{0x001100f0, 0x16d8},
	{0x000f90dc, 0x16d8},
	{0x000eb0cf, 0x16d8},
	{0x000e30c8, 0x16d8},
	{0x000e10c7, 0x16d8},
	{0x000e50ca, 0x16d8},
	{0x000ef0d3, 0x16d8},
	{0x001000e2, 0x16d8},
	{0x0011a0f9, 0x16d8},
	{0x0013f11a, 0x16d8},
	{0x0015d134, 0x16d8},
	{0x0019b140, 0x16d8},
	{0x00164118, 0x16d8},
	{0x0013e0fa, 0x16d8},
	{0x001240e5, 0x16d8},
	{0x001130d7, 0x16d8},
	{0x001090d0, 0x16d8},
	{0x001070ce, 0x16d8},
	{0x0010c0d2, 0x16d8},
	{0x001180db, 0x16d8},
	{0x0012c0eb, 0x16d8},
	{0x0014a103, 0x16d8},
	{0x00175124, 0x16d8},
	{0x0019d144, 0x16d8},
	{0x00202166, 0x16d8},
	{0x001bd135, 0x16d8},
	{0x0018d114, 0x16d8},
	{0x0016c0fd, 0x16d8},
	{0x001570ee, 0x16d8},
	{0x0014b0e6, 0x16d8},
	{0x001480e4, 0x16d8},
	{0x0014e0e8, 0x16d8},
	{0x0015d0f3, 0x16d8},
	{0x00177104, 0x16d8},
	{0x0019c11f, 0x16d8},
	{0x001d2144, 0x16d8},
	{0x001fd167, 0x16d8},
	{0x002a21a7, 0x16d8},
	{0x0025016d, 0x16d8},
	{0x00210146, 0x16d8},
	{0x001e512b, 0x16d8},
	{0x001c8119, 0x16d8},
	{0x001b9110, 0x16d8},
	{0x001b510d, 0x16d8},
	{0x001bd112, 0x16d8},
	{0x001d111f, 0x16d8},
	{0x001f2133, 0x16d8},
	{0x00224152, 0x16d8},
	{0x0026b17e, 0x16d8},
	{0x002af1a6, 0x16d8},
	{0x003bd214, 0x16d8},
	{0x003451c9, 0x16d8},
	{0x002e619c, 0x16d8},
	{0x002ad172, 0x16d8},
	{0x00275162, 0x16d8},
	{0x0026b155, 0x16d8},
	{0x00268154, 0x16d8},
	{0x00265159, 0x16d8},
	{0x00286164, 0x16d8},
	{0x002bb182, 0x16d8},
	{0x002fc1a9, 0x16d8},
	{0x003521d9, 0x16d8},
	{0x003bb216, 0x16d8},
	{0x00000001, 0x16d0},
	{0x00000000, 0x16d4},
	{0x0028226b, 0x16d8},
	{0x0021e209, 0x16d8},
	{0x001df1cd, 0x16d8},
	{0x001aa19f, 0x16d8},
	{0x0018617c, 0x16d8},
	{0x00173165, 0x16d8},
	{0x0016e161, 0x16d8},
	{0x0017b169, 0x16d8},
	{0x00198181, 0x16d8},
	{0x001c11a9, 0x16d8},
	{0x001f91e8, 0x16d8},
	{0x00246233, 0x16d8},
	{0x002b62a3, 0x16d8},
	{0x00232220, 0x16d8},
	{0x001e81d7, 0x16d8},
	{0x001a819b, 0x16d8},
	{0x0017116c, 0x16d8},
	{0x0015014a, 0x16d8},
	{0x00140135, 0x16d8},
	{0x0013c131, 0x16d8},
	{0x00147139, 0x16d8},
	{0x0016314d, 0x16d8},
	{0x0018d172, 0x16d8},
	{0x001c21ad, 0x16d8},
	{0x002101fb, 0x16d8},
	{0x00268251, 0x16d8},
	{0x002091f4, 0x16d8},
	{0x001bb1b0, 0x16d8},
	{0x0017b171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x0012a122, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x0011310b, 0x16d8},
	{0x0011d113, 0x16d8},
	{0x00137128, 0x16d8},
	{0x0016014a, 0x16d8},
	{0x0019817f, 0x16d8},
	{0x001e31ca, 0x16d8},
	{0x00234226, 0x16d8},
	{0x001eb1d7, 0x16d8},
	{0x0019d192, 0x16d8},
	{0x0015c154, 0x16d8},
	{0x0012f125, 0x16d8},
	{0x0010e105, 0x16d8},
	{0x000f90f0, 0x16d8},
	{0x000f30ec, 0x16d8},
	{0x000ff0f5, 0x16d8},
	{0x0011810e, 0x16d8},
	{0x0013f133, 0x16d8},
	{0x00179162, 0x16d8},
	{0x001c41a8, 0x16d8},
	{0x00214205, 0x16d8},
	{0x001d91c6, 0x16d8},
	{0x0018a181, 0x16d8},
	{0x0014c142, 0x16d8},
	{0x0011f114, 0x16d8},
	{0x000fb0f2, 0x16d8},
	{0x000e30da, 0x16d8},
	{0x000dc0d6, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001070fc, 0x16d8},
	{0x0012c125, 0x16d8},
	{0x00166152, 0x16d8},
	{0x001b2194, 0x16d8},
	{0x002001f0, 0x16d8},
	{0x001d31c1, 0x16d8},
	{0x0018517b, 0x16d8},
	{0x0014613d, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x000f40ec, 0x16d8},
	{0x000dd0d3, 0x16d8},
	{0x000d50cf, 0x16d8},
	{0x000e00dc, 0x16d8},
	{0x001010f6, 0x16d8},
	{0x00126121, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x001ac190, 0x16d8},
	{0x001f91ea, 0x16d8},
	{0x001da1c7, 0x16d8},
	{0x0018a182, 0x16d8},
	{0x0014b144, 0x16d8},
	{0x0011e114, 0x16d8},
	{0x000fa0f2, 0x16d8},
	{0x000e20db, 0x16d8},
	{0x000dc0d7, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001080fc, 0x16d8},
	{0x0012d126, 0x16d8},
	{0x00166156, 0x16d8},
	{0x001b2198, 0x16d8},
	{0x002001f4, 0x16d8},
	{0x001ed1d9, 0x16d8},
	{0x0019d194, 0x16d8},
	{0x0015b155, 0x16d8},
	{0x0012e126, 0x16d8},
	{0x0010d106, 0x16d8},
	{0x000f70f1, 0x16d8},
	{0x000f20ec, 0x16d8},
	{0x000ff0f6, 0x16d8},
	{0x0011910f, 0x16d8},
	{0x00140135, 0x16d8},
	{0x00179167, 0x16d8},
	{0x001c11ae, 0x16d8},
	{0x00214208, 0x16d8},
	{0x0020d1f8, 0x16d8},
	{0x001bb1b3, 0x16d8},
	{0x0017a171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x00129123, 0x16d8},
	{0x00117110, 0x16d8},
	{0x0011210d, 0x16d8},
	{0x0011d117, 0x16d8},
	{0x0013712d, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x00198186, 0x16d8},
	{0x001e01d4, 0x16d8},
	{0x0023322c, 0x16d8},
	{0x0023a22a, 0x16d8},
	{0x001ea1de, 0x16d8},
	{0x001a819d, 0x16d8},
	{0x0017216d, 0x16d8},
	{0x0015114c, 0x16d8},
	{0x00140139, 0x16d8},
	{0x0013b136, 0x16d8},
	{0x0014613e, 0x16d8},
	{0x00161154, 0x16d8},
	{0x0018c179, 0x16d8},
	{0x001c21b6, 0x16d8},
	{0x0020f207, 0x16d8},
	{0x0026525b, 0x16d8},
	{0x0027e274, 0x16d8},
	{0x0021a20e, 0x16d8},
	{0x001d61ce, 0x16d8},
	{0x001a219c, 0x16d8},
	{0x0017f179, 0x16d8},
	{0x0016c166, 0x16d8},
	{0x00168162, 0x16d8},
	{0x0017316a, 0x16d8},
	{0x00190182, 0x16d8},
	{0x001ba1ab, 0x16d8},
	{0x001f41eb, 0x16d8},
	{0x0024023a, 0x16d8},
	{0x002a92a3, 0x16d8},
	{0x00000001, 0x16d0},
	{0x00000100, 0x16d4},
	{0x00c88c15, 0x16d8},
	{0x00a94a2b, 0x16d8},
	{0x009598ff, 0x16d8},
	{0x00852819, 0x16d8},
	{0x0079c76a, 0x16d8},
	{0x0073f6f7, 0x16d8},
	{0x007266e5, 0x16d8},
	{0x0076770d, 0x16d8},
	{0x007f6783, 0x16d8},
	{0x008c584d, 0x16d8},
	{0x009db988, 0x16d8},
	{0x00b5eaff, 0x16d8},
	{0x00d8cd2d, 0x16d8},
	{0x00afaa9e, 0x16d8},
	{0x00988933, 0x16d8},
	{0x00846805, 0x16d8},
	{0x0073571c, 0x16d8},
	{0x0068e670, 0x16d8},
	{0x00640609, 0x16d8},
	{0x0062a5f5, 0x16d8},
	{0x0066361b, 0x16d8},
	{0x006ef67f, 0x16d8},
	{0x007bf738, 0x16d8},
	{0x008ca861, 0x16d8},
	{0x00a4e9e7, 0x16d8},
	{0x00c06b93, 0x16d8},
	{0x00a2b9c2, 0x16d8},
	{0x008a786e, 0x16d8},
	{0x00765733, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005d25aa, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x0055f535, 0x16d8},
	{0x0058f55d, 0x16d8},
	{0x006135c8, 0x16d8},
	{0x006de672, 0x16d8},
	{0x007f877b, 0x16d8},
	{0x0096d8f2, 0x16d8},
	{0x00b04abc, 0x16d8},
	{0x00995931, 0x16d8},
	{0x008117da, 0x16d8},
	{0x006ca6a2, 0x16d8},
	{0x005e95b9, 0x16d8},
	{0x00544519, 0x16d8},
	{0x004dd4ae, 0x16d8},
	{0x004bf49a, 0x16d8},
	{0x004fb4c9, 0x16d8},
	{0x00578544, 0x16d8},
	{0x0063b5fd, 0x16d8},
	{0x0075d6e8, 0x16d8},
	{0x008d2846, 0x16d8},
	{0x00a62a17, 0x16d8},
	{0x0093b8dc, 0x16d8},
	{0x007b2785, 0x16d8},
	{0x0067a64a, 0x16d8},
	{0x00599562, 0x16d8},
	{0x004e54ba, 0x16d8},
	{0x0046f442, 0x16d8},
	{0x0044a42e, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005214ec, 0x16d8},
	{0x005da5b9, 0x16d8},
	{0x006fe69a, 0x16d8},
	{0x008787e4, 0x16d8},
	{0x009fe9b0, 0x16d8},
	{0x0091d8c3, 0x16d8},
	{0x00797767, 0x16d8},
	{0x0065e631, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x004c449c, 0x16d8},
	{0x0045141d, 0x16d8},
	{0x0042740b, 0x16d8},
	{0x0046044c, 0x16d8},
	{0x005054cc, 0x16d8},
	{0x005be5a3, 0x16d8},
	{0x006e0689, 0x16d8},
	{0x0085c7ce, 0x16d8},
	{0x009db992, 0x16d8},
	{0x009408e3, 0x16d8},
	{0x007b278a, 0x16d8},
	{0x00675652, 0x16d8},
	{0x00596564, 0x16d8},
	{0x004e24ba, 0x16d8},
	{0x0046a447, 0x16d8},
	{0x0044c431, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005264ec, 0x16d8},
	{0x005e15be, 0x16d8},
	{0x006fe6ac, 0x16d8},
	{0x008787f8, 0x16d8},
	{0x009fe9c2, 0x16d8},
	{0x009a193b, 0x16d8},
	{0x008117e2, 0x16d8},
	{0x006c56a9, 0x16d8},
	{0x005e45bc, 0x16d8},
	{0x0053f51c, 0x16d8},
	{0x004d34b3, 0x16d8},
	{0x004b849c, 0x16d8},
	{0x004f94ce, 0x16d8},
	{0x0057b549, 0x16d8},
	{0x0063e609, 0x16d8},
	{0x0075d703, 0x16d8},
	{0x008c3866, 0x16d8},
	{0x00a62a28, 0x16d8},
	{0x00a3f9d6, 0x16d8},
	{0x008a587d, 0x16d8},
	{0x00760735, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005cd5ad, 0x16d8},
	{0x00571550, 0x16d8},
	{0x0055a541, 0x16d8},
	{0x00591571, 0x16d8},
	{0x006115df, 0x16d8},
	{0x006e068b, 0x16d8},
	{0x007f679e, 0x16d8},
	{0x0095e922, 0x16d8},
	{0x00afdadc, 0x16d8},
	{0x00b22ad2, 0x16d8},
	{0x00992956, 0x16d8},
	{0x00846811, 0x16d8},
	{0x00738721, 0x16d8},
	{0x0069367c, 0x16d8},
	{0x0064061d, 0x16d8},
	{0x0062760e, 0x16d8},
	{0x0065e636, 0x16d8},
	{0x006e56a2, 0x16d8},
	{0x007bc75d, 0x16d8},
	{0x008ca88c, 0x16d8},
	{0x00a49a21, 0x16d8},
	{0x00bf7bc7, 0x16d8},
	{0x00c74c42, 0x16d8},
	{0x00a82a46, 0x16d8},
	{0x0092e904, 0x16d8},
	{0x0082880c, 0x16d8},
	{0x0077b75d, 0x16d8},
	{0x0071c6fc, 0x16d8},
	{0x007066e8, 0x16d8},
	{0x0073f712, 0x16d8},
	{0x007ce788, 0x16d8},
	{0x008a2855, 0x16d8},
	{0x009c4997, 0x16d8},
	{0x00b3eb20, 0x16d8},
	{0x00d4dd2f, 0x16d8},
	{0x00000002, 0x16d0},
	{0x00000000, 0x16d4},
	{0x0028226b, 0x16d8},
	{0x0021e209, 0x16d8},
	{0x001df1cd, 0x16d8},
	{0x001aa19f, 0x16d8},
	{0x0018617c, 0x16d8},
	{0x00173165, 0x16d8},
	{0x0016e161, 0x16d8},
	{0x0017b169, 0x16d8},
	{0x00198181, 0x16d8},
	{0x001c11a9, 0x16d8},
	{0x001f91e8, 0x16d8},
	{0x00246233, 0x16d8},
	{0x002b62a3, 0x16d8},
	{0x00232220, 0x16d8},
	{0x001e81d7, 0x16d8},
	{0x001a819b, 0x16d8},
	{0x0017116c, 0x16d8},
	{0x0015014a, 0x16d8},
	{0x00140135, 0x16d8},
	{0x0013c131, 0x16d8},
	{0x00147139, 0x16d8},
	{0x0016314d, 0x16d8},
	{0x0018d172, 0x16d8},
	{0x001c21ad, 0x16d8},
	{0x002101fb, 0x16d8},
	{0x00268251, 0x16d8},
	{0x002091f4, 0x16d8},
	{0x001bb1b0, 0x16d8},
	{0x0017b171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x0012a122, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x0011310b, 0x16d8},
	{0x0011d113, 0x16d8},
	{0x00137128, 0x16d8},
	{0x0016014a, 0x16d8},
	{0x0019817f, 0x16d8},
	{0x001e31ca, 0x16d8},
	{0x00234226, 0x16d8},
	{0x001eb1d7, 0x16d8},
	{0x0019d192, 0x16d8},
	{0x0015c154, 0x16d8},
	{0x0012f125, 0x16d8},
	{0x0010e105, 0x16d8},
	{0x000f90f0, 0x16d8},
	{0x000f30ec, 0x16d8},
	{0x000ff0f5, 0x16d8},
	{0x0011810e, 0x16d8},
	{0x0013f133, 0x16d8},
	{0x00179162, 0x16d8},
	{0x001c41a8, 0x16d8},
	{0x00214205, 0x16d8},
	{0x001d91c6, 0x16d8},
	{0x0018a181, 0x16d8},
	{0x0014c142, 0x16d8},
	{0x0011f114, 0x16d8},
	{0x000fb0f2, 0x16d8},
	{0x000e30da, 0x16d8},
	{0x000dc0d6, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001070fc, 0x16d8},
	{0x0012c125, 0x16d8},
	{0x00166152, 0x16d8},
	{0x001b2194, 0x16d8},
	{0x002001f0, 0x16d8},
	{0x001d31c1, 0x16d8},
	{0x0018517b, 0x16d8},
	{0x0014613d, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x000f40ec, 0x16d8},
	{0x000dd0d3, 0x16d8},
	{0x000d50cf, 0x16d8},
	{0x000e00dc, 0x16d8},
	{0x001010f6, 0x16d8},
	{0x00126121, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x001ac190, 0x16d8},
	{0x001f91ea, 0x16d8},
	{0x001da1c7, 0x16d8},
	{0x0018a182, 0x16d8},
	{0x0014b144, 0x16d8},
	{0x0011e114, 0x16d8},
	{0x000fa0f2, 0x16d8},
	{0x000e20db, 0x16d8},
	{0x000dc0d7, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001080fc, 0x16d8},
	{0x0012d126, 0x16d8},
	{0x00166156, 0x16d8},
	{0x001b2198, 0x16d8},
	{0x002001f4, 0x16d8},
	{0x001ed1d9, 0x16d8},
	{0x0019d194, 0x16d8},
	{0x0015b155, 0x16d8},
	{0x0012e126, 0x16d8},
	{0x0010d106, 0x16d8},
	{0x000f70f1, 0x16d8},
	{0x000f20ec, 0x16d8},
	{0x000ff0f6, 0x16d8},
	{0x0011910f, 0x16d8},
	{0x00140135, 0x16d8},
	{0x00179167, 0x16d8},
	{0x001c11ae, 0x16d8},
	{0x00214208, 0x16d8},
	{0x0020d1f8, 0x16d8},
	{0x001bb1b3, 0x16d8},
	{0x0017a171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x00129123, 0x16d8},
	{0x00117110, 0x16d8},
	{0x0011210d, 0x16d8},
	{0x0011d117, 0x16d8},
	{0x0013712d, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x00198186, 0x16d8},
	{0x001e01d4, 0x16d8},
	{0x0023322c, 0x16d8},
	{0x0023a22a, 0x16d8},
	{0x001ea1de, 0x16d8},
	{0x001a819d, 0x16d8},
	{0x0017216d, 0x16d8},
	{0x0015114c, 0x16d8},
	{0x00140139, 0x16d8},
	{0x0013b136, 0x16d8},
	{0x0014613e, 0x16d8},
	{0x00161154, 0x16d8},
	{0x0018c179, 0x16d8},
	{0x001c21b6, 0x16d8},
	{0x0020f207, 0x16d8},
	{0x0026525b, 0x16d8},
	{0x0027e274, 0x16d8},
	{0x0021a20e, 0x16d8},
	{0x001d61ce, 0x16d8},
	{0x001a219c, 0x16d8},
	{0x0017f179, 0x16d8},
	{0x0016c166, 0x16d8},
	{0x00168162, 0x16d8},
	{0x0017316a, 0x16d8},
	{0x00190182, 0x16d8},
	{0x001ba1ab, 0x16d8},
	{0x001f41eb, 0x16d8},
	{0x0024023a, 0x16d8},
	{0x002a92a3, 0x16d8},
	{0x00000002, 0x16d0},
	{0x00000100, 0x16d4},
	{0x00c88c15, 0x16d8},
	{0x00a94a2b, 0x16d8},
	{0x009598ff, 0x16d8},
	{0x00852819, 0x16d8},
	{0x0079c76a, 0x16d8},
	{0x0073f6f7, 0x16d8},
	{0x007266e5, 0x16d8},
	{0x0076770d, 0x16d8},
	{0x007f6783, 0x16d8},
	{0x008c584d, 0x16d8},
	{0x009db988, 0x16d8},
	{0x00b5eaff, 0x16d8},
	{0x00d8cd2d, 0x16d8},
	{0x00afaa9e, 0x16d8},
	{0x00988933, 0x16d8},
	{0x00846805, 0x16d8},
	{0x0073571c, 0x16d8},
	{0x0068e670, 0x16d8},
	{0x00640609, 0x16d8},
	{0x0062a5f5, 0x16d8},
	{0x0066361b, 0x16d8},
	{0x006ef67f, 0x16d8},
	{0x007bf738, 0x16d8},
	{0x008ca861, 0x16d8},
	{0x00a4e9e7, 0x16d8},
	{0x00c06b93, 0x16d8},
	{0x00a2b9c2, 0x16d8},
	{0x008a786e, 0x16d8},
	{0x00765733, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005d25aa, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x0055f535, 0x16d8},
	{0x0058f55d, 0x16d8},
	{0x006135c8, 0x16d8},
	{0x006de672, 0x16d8},
	{0x007f877b, 0x16d8},
	{0x0096d8f2, 0x16d8},
	{0x00b04abc, 0x16d8},
	{0x00995931, 0x16d8},
	{0x008117da, 0x16d8},
	{0x006ca6a2, 0x16d8},
	{0x005e95b9, 0x16d8},
	{0x00544519, 0x16d8},
	{0x004dd4ae, 0x16d8},
	{0x004bf49a, 0x16d8},
	{0x004fb4c9, 0x16d8},
	{0x00578544, 0x16d8},
	{0x0063b5fd, 0x16d8},
	{0x0075d6e8, 0x16d8},
	{0x008d2846, 0x16d8},
	{0x00a62a17, 0x16d8},
	{0x0093b8dc, 0x16d8},
	{0x007b2785, 0x16d8},
	{0x0067a64a, 0x16d8},
	{0x00599562, 0x16d8},
	{0x004e54ba, 0x16d8},
	{0x0046f442, 0x16d8},
	{0x0044a42e, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005214ec, 0x16d8},
	{0x005da5b9, 0x16d8},
	{0x006fe69a, 0x16d8},
	{0x008787e4, 0x16d8},
	{0x009fe9b0, 0x16d8},
	{0x0091d8c3, 0x16d8},
	{0x00797767, 0x16d8},
	{0x0065e631, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x004c449c, 0x16d8},
	{0x0045141d, 0x16d8},
	{0x0042740b, 0x16d8},
	{0x0046044c, 0x16d8},
	{0x005054cc, 0x16d8},
	{0x005be5a3, 0x16d8},
	{0x006e0689, 0x16d8},
	{0x0085c7ce, 0x16d8},
	{0x009db992, 0x16d8},
	{0x009408e3, 0x16d8},
	{0x007b278a, 0x16d8},
	{0x00675652, 0x16d8},
	{0x00596564, 0x16d8},
	{0x004e24ba, 0x16d8},
	{0x0046a447, 0x16d8},
	{0x0044c431, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005264ec, 0x16d8},
	{0x005e15be, 0x16d8},
	{0x006fe6ac, 0x16d8},
	{0x008787f8, 0x16d8},
	{0x009fe9c2, 0x16d8},
	{0x009a193b, 0x16d8},
	{0x008117e2, 0x16d8},
	{0x006c56a9, 0x16d8},
	{0x005e45bc, 0x16d8},
	{0x0053f51c, 0x16d8},
	{0x004d34b3, 0x16d8},
	{0x004b849c, 0x16d8},
	{0x004f94ce, 0x16d8},
	{0x0057b549, 0x16d8},
	{0x0063e609, 0x16d8},
	{0x0075d703, 0x16d8},
	{0x008c3866, 0x16d8},
	{0x00a62a28, 0x16d8},
	{0x00a3f9d6, 0x16d8},
	{0x008a587d, 0x16d8},
	{0x00760735, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005cd5ad, 0x16d8},
	{0x00571550, 0x16d8},
	{0x0055a541, 0x16d8},
	{0x00591571, 0x16d8},
	{0x006115df, 0x16d8},
	{0x006e068b, 0x16d8},
	{0x007f679e, 0x16d8},
	{0x0095e922, 0x16d8},
	{0x00afdadc, 0x16d8},
	{0x00b22ad2, 0x16d8},
	{0x00992956, 0x16d8},
	{0x00846811, 0x16d8},
	{0x00738721, 0x16d8},
	{0x0069367c, 0x16d8},
	{0x0064061d, 0x16d8},
	{0x0062760e, 0x16d8},
	{0x0065e636, 0x16d8},
	{0x006e56a2, 0x16d8},
	{0x007bc75d, 0x16d8},
	{0x008ca88c, 0x16d8},
	{0x00a49a21, 0x16d8},
	{0x00bf7bc7, 0x16d8},
	{0x00c74c42, 0x16d8},
	{0x00a82a46, 0x16d8},
	{0x0092e904, 0x16d8},
	{0x0082880c, 0x16d8},
	{0x0077b75d, 0x16d8},
	{0x0071c6fc, 0x16d8},
	{0x007066e8, 0x16d8},
	{0x0073f712, 0x16d8},
	{0x007ce788, 0x16d8},
	{0x008a2855, 0x16d8},
	{0x009c4997, 0x16d8},
	{0x00b3eb20, 0x16d8},
	{0x00d4dd2f, 0x16d8},
	{0x00000003, 0x16d0},
	{0x00000000, 0x16d4},
	{0x0028226b, 0x16d8},
	{0x0021e209, 0x16d8},
	{0x001df1cd, 0x16d8},
	{0x001aa19f, 0x16d8},
	{0x0018617c, 0x16d8},
	{0x00173165, 0x16d8},
	{0x0016e161, 0x16d8},
	{0x0017b169, 0x16d8},
	{0x00198181, 0x16d8},
	{0x001c11a9, 0x16d8},
	{0x001f91e8, 0x16d8},
	{0x00246233, 0x16d8},
	{0x002b62a3, 0x16d8},
	{0x00232220, 0x16d8},
	{0x001e81d7, 0x16d8},
	{0x001a819b, 0x16d8},
	{0x0017116c, 0x16d8},
	{0x0015014a, 0x16d8},
	{0x00140135, 0x16d8},
	{0x0013c131, 0x16d8},
	{0x00147139, 0x16d8},
	{0x0016314d, 0x16d8},
	{0x0018d172, 0x16d8},
	{0x001c21ad, 0x16d8},
	{0x002101fb, 0x16d8},
	{0x00268251, 0x16d8},
	{0x002091f4, 0x16d8},
	{0x001bb1b0, 0x16d8},
	{0x0017b171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x0012a122, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x0011310b, 0x16d8},
	{0x0011d113, 0x16d8},
	{0x00137128, 0x16d8},
	{0x0016014a, 0x16d8},
	{0x0019817f, 0x16d8},
	{0x001e31ca, 0x16d8},
	{0x00234226, 0x16d8},
	{0x001eb1d7, 0x16d8},
	{0x0019d192, 0x16d8},
	{0x0015c154, 0x16d8},
	{0x0012f125, 0x16d8},
	{0x0010e105, 0x16d8},
	{0x000f90f0, 0x16d8},
	{0x000f30ec, 0x16d8},
	{0x000ff0f5, 0x16d8},
	{0x0011810e, 0x16d8},
	{0x0013f133, 0x16d8},
	{0x00179162, 0x16d8},
	{0x001c41a8, 0x16d8},
	{0x00214205, 0x16d8},
	{0x001d91c6, 0x16d8},
	{0x0018a181, 0x16d8},
	{0x0014c142, 0x16d8},
	{0x0011f114, 0x16d8},
	{0x000fb0f2, 0x16d8},
	{0x000e30da, 0x16d8},
	{0x000dc0d6, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001070fc, 0x16d8},
	{0x0012c125, 0x16d8},
	{0x00166152, 0x16d8},
	{0x001b2194, 0x16d8},
	{0x002001f0, 0x16d8},
	{0x001d31c1, 0x16d8},
	{0x0018517b, 0x16d8},
	{0x0014613d, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x000f40ec, 0x16d8},
	{0x000dd0d3, 0x16d8},
	{0x000d50cf, 0x16d8},
	{0x000e00dc, 0x16d8},
	{0x001010f6, 0x16d8},
	{0x00126121, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x001ac190, 0x16d8},
	{0x001f91ea, 0x16d8},
	{0x001da1c7, 0x16d8},
	{0x0018a182, 0x16d8},
	{0x0014b144, 0x16d8},
	{0x0011e114, 0x16d8},
	{0x000fa0f2, 0x16d8},
	{0x000e20db, 0x16d8},
	{0x000dc0d7, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001080fc, 0x16d8},
	{0x0012d126, 0x16d8},
	{0x00166156, 0x16d8},
	{0x001b2198, 0x16d8},
	{0x002001f4, 0x16d8},
	{0x001ed1d9, 0x16d8},
	{0x0019d194, 0x16d8},
	{0x0015b155, 0x16d8},
	{0x0012e126, 0x16d8},
	{0x0010d106, 0x16d8},
	{0x000f70f1, 0x16d8},
	{0x000f20ec, 0x16d8},
	{0x000ff0f6, 0x16d8},
	{0x0011910f, 0x16d8},
	{0x00140135, 0x16d8},
	{0x00179167, 0x16d8},
	{0x001c11ae, 0x16d8},
	{0x00214208, 0x16d8},
	{0x0020d1f8, 0x16d8},
	{0x001bb1b3, 0x16d8},
	{0x0017a171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x00129123, 0x16d8},
	{0x00117110, 0x16d8},
	{0x0011210d, 0x16d8},
	{0x0011d117, 0x16d8},
	{0x0013712d, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x00198186, 0x16d8},
	{0x001e01d4, 0x16d8},
	{0x0023322c, 0x16d8},
	{0x0023a22a, 0x16d8},
	{0x001ea1de, 0x16d8},
	{0x001a819d, 0x16d8},
	{0x0017216d, 0x16d8},
	{0x0015114c, 0x16d8},
	{0x00140139, 0x16d8},
	{0x0013b136, 0x16d8},
	{0x0014613e, 0x16d8},
	{0x00161154, 0x16d8},
	{0x0018c179, 0x16d8},
	{0x001c21b6, 0x16d8},
	{0x0020f207, 0x16d8},
	{0x0026525b, 0x16d8},
	{0x0027e274, 0x16d8},
	{0x0021a20e, 0x16d8},
	{0x001d61ce, 0x16d8},
	{0x001a219c, 0x16d8},
	{0x0017f179, 0x16d8},
	{0x0016c166, 0x16d8},
	{0x00168162, 0x16d8},
	{0x0017316a, 0x16d8},
	{0x00190182, 0x16d8},
	{0x001ba1ab, 0x16d8},
	{0x001f41eb, 0x16d8},
	{0x0024023a, 0x16d8},
	{0x002a92a3, 0x16d8},
	{0x00000003, 0x16d0},
	{0x00000100, 0x16d4},
	{0x00c88c15, 0x16d8},
	{0x00a94a2b, 0x16d8},
	{0x009598ff, 0x16d8},
	{0x00852819, 0x16d8},
	{0x0079c76a, 0x16d8},
	{0x0073f6f7, 0x16d8},
	{0x007266e5, 0x16d8},
	{0x0076770d, 0x16d8},
	{0x007f6783, 0x16d8},
	{0x008c584d, 0x16d8},
	{0x009db988, 0x16d8},
	{0x00b5eaff, 0x16d8},
	{0x00d8cd2d, 0x16d8},
	{0x00afaa9e, 0x16d8},
	{0x00988933, 0x16d8},
	{0x00846805, 0x16d8},
	{0x0073571c, 0x16d8},
	{0x0068e670, 0x16d8},
	{0x00640609, 0x16d8},
	{0x0062a5f5, 0x16d8},
	{0x0066361b, 0x16d8},
	{0x006ef67f, 0x16d8},
	{0x007bf738, 0x16d8},
	{0x008ca861, 0x16d8},
	{0x00a4e9e7, 0x16d8},
	{0x00c06b93, 0x16d8},
	{0x00a2b9c2, 0x16d8},
	{0x008a786e, 0x16d8},
	{0x00765733, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005d25aa, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x0055f535, 0x16d8},
	{0x0058f55d, 0x16d8},
	{0x006135c8, 0x16d8},
	{0x006de672, 0x16d8},
	{0x007f877b, 0x16d8},
	{0x0096d8f2, 0x16d8},
	{0x00b04abc, 0x16d8},
	{0x00995931, 0x16d8},
	{0x008117da, 0x16d8},
	{0x006ca6a2, 0x16d8},
	{0x005e95b9, 0x16d8},
	{0x00544519, 0x16d8},
	{0x004dd4ae, 0x16d8},
	{0x004bf49a, 0x16d8},
	{0x004fb4c9, 0x16d8},
	{0x00578544, 0x16d8},
	{0x0063b5fd, 0x16d8},
	{0x0075d6e8, 0x16d8},
	{0x008d2846, 0x16d8},
	{0x00a62a17, 0x16d8},
	{0x0093b8dc, 0x16d8},
	{0x007b2785, 0x16d8},
	{0x0067a64a, 0x16d8},
	{0x00599562, 0x16d8},
	{0x004e54ba, 0x16d8},
	{0x0046f442, 0x16d8},
	{0x0044a42e, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005214ec, 0x16d8},
	{0x005da5b9, 0x16d8},
	{0x006fe69a, 0x16d8},
	{0x008787e4, 0x16d8},
	{0x009fe9b0, 0x16d8},
	{0x0091d8c3, 0x16d8},
	{0x00797767, 0x16d8},
	{0x0065e631, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x004c449c, 0x16d8},
	{0x0045141d, 0x16d8},
	{0x0042740b, 0x16d8},
	{0x0046044c, 0x16d8},
	{0x005054cc, 0x16d8},
	{0x005be5a3, 0x16d8},
	{0x006e0689, 0x16d8},
	{0x0085c7ce, 0x16d8},
	{0x009db992, 0x16d8},
	{0x009408e3, 0x16d8},
	{0x007b278a, 0x16d8},
	{0x00675652, 0x16d8},
	{0x00596564, 0x16d8},
	{0x004e24ba, 0x16d8},
	{0x0046a447, 0x16d8},
	{0x0044c431, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005264ec, 0x16d8},
	{0x005e15be, 0x16d8},
	{0x006fe6ac, 0x16d8},
	{0x008787f8, 0x16d8},
	{0x009fe9c2, 0x16d8},
	{0x009a193b, 0x16d8},
	{0x008117e2, 0x16d8},
	{0x006c56a9, 0x16d8},
	{0x005e45bc, 0x16d8},
	{0x0053f51c, 0x16d8},
	{0x004d34b3, 0x16d8},
	{0x004b849c, 0x16d8},
	{0x004f94ce, 0x16d8},
	{0x0057b549, 0x16d8},
	{0x0063e609, 0x16d8},
	{0x0075d703, 0x16d8},
	{0x008c3866, 0x16d8},
	{0x00a62a28, 0x16d8},
	{0x00a3f9d6, 0x16d8},
	{0x008a587d, 0x16d8},
	{0x00760735, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005cd5ad, 0x16d8},
	{0x00571550, 0x16d8},
	{0x0055a541, 0x16d8},
	{0x00591571, 0x16d8},
	{0x006115df, 0x16d8},
	{0x006e068b, 0x16d8},
	{0x007f679e, 0x16d8},
	{0x0095e922, 0x16d8},
	{0x00afdadc, 0x16d8},
	{0x00b22ad2, 0x16d8},
	{0x00992956, 0x16d8},
	{0x00846811, 0x16d8},
	{0x00738721, 0x16d8},
	{0x0069367c, 0x16d8},
	{0x0064061d, 0x16d8},
	{0x0062760e, 0x16d8},
	{0x0065e636, 0x16d8},
	{0x006e56a2, 0x16d8},
	{0x007bc75d, 0x16d8},
	{0x008ca88c, 0x16d8},
	{0x00a49a21, 0x16d8},
	{0x00bf7bc7, 0x16d8},
	{0x00c74c42, 0x16d8},
	{0x00a82a46, 0x16d8},
	{0x0092e904, 0x16d8},
	{0x0082880c, 0x16d8},
	{0x0077b75d, 0x16d8},
	{0x0071c6fc, 0x16d8},
	{0x007066e8, 0x16d8},
	{0x0073f712, 0x16d8},
	{0x007ce788, 0x16d8},
	{0x008a2855, 0x16d8},
	{0x009c4997, 0x16d8},
	{0x00b3eb20, 0x16d8},
	{0x00d4dd2f, 0x16d8},
	{0x00000000, 0x1980},
	{0x00079080, 0x1984},
	{0x00031082, 0x1984},
	{0x00079080, 0x1984},
	{0x00021082, 0x1984},
	{0x00079080, 0x1984},
	{0x00081082, 0x1984},
	{0x00079080, 0x1984},
	{0x00081042, 0x1984},
	{0x00070064, 0x1984},
	{0x00068070, 0x1984},
	{0x00010064, 0x1984},
	{0x00068070, 0x1984},
	{0x00050064, 0x1984},
	{0x00098070, 0x1984},
	{0x00053064, 0x1984},
	{0x00068078, 0x1984},
	{0x00060064, 0x1984},
	{0x00068079, 0x1984},
	{0x00040071, 0x1984},
	{0x00060062, 0x1984},
	{0x00043050, 0x1984},
	{0x00060071, 0x1984},
	{0x00090091, 0x1984},
	{0x00079080, 0x1984},
	{0x00081082, 0x1984},
	{0x00079080, 0x1984},
	{0x00081082, 0x1984},
	{0x00079086, 0x1984},
	{0x00081082, 0x1984},
	{0x00079087, 0x1984},
	{0x00021082, 0x1984},
	{0x00079010, 0x1984},
	{0x00000000, 0x1984},
	{0x00000081, 0x1984},
	/* {0x0000000a, 0x0040}, */
	/* {0x00000000, 0x00e0}, */
	/* {0x00000000, 0x0068}, */
	/* {0x00000000, 0x00dc}, */
	/* {0x00000000, 0x0400}, */
	/* {0x00000000, 0x0404}, */
	/* {0x00000001, 0x0408}, */
	/* {0x00000000, 0x040c}, */
	/* {0x0000002b, 0x0410}, */
	/* {0x00000020, 0x0414}, */
	/* {0x00000020, 0x0418}, */
	/* {0x00000000, 0x041c}, */
	/* {0x00000000, 0x0820}, */ /* LIC */
	/* {0x00000000, 0x0824}, */ /* LIC */
	/* {0x00000000, 0x0828}, */ /* LIC */
	/* {0x00000000, 0x082c}, */ /* LIC */
	/* {0x00000000, 0x0830}, */ /* LIC */
	{0x00000000, 0x083c},
	{0x00000004, 0x0840},
	{0x00000008, 0x0844},
	{0x0000000c, 0x0848},
	{0x00000010, 0x084c},
	{0x00000014, 0x0850},
	{0x00000018, 0x0854},
	{0x0000001c, 0x0858},
	{0x00000020, 0x085c},
	{0x00000024, 0x0860},
	{0x00000028, 0x0864},
	{0x0000002c, 0x0868},
	{0x00000030, 0x086c},
	{0x00000034, 0x0870},
	{0x00010038, 0x0874},
	{0x0003003c, 0x0878},
	{0x00030040, 0x087c},
	{0x00040044, 0x0880},
	{0x00040048, 0x0884},
	{0x0004004c, 0x0888},
	{0x000e0050, 0x088c},
	{0x00100054, 0x0890},
	{0x00340058, 0x0894},
	{0x0046005c, 0x0898},
	{0x02a30060, 0x089c},
	{0x02ee0064, 0x08a0},
	{0x032f0068, 0x08a4},
	{0x03e0006c, 0x08a8},
	{0x03f60070, 0x08ac},
	{0x03fa0074, 0x08b0},
	{0x03fe0078, 0x08b4},
	{0x03fe007c, 0x08b8},
	{0x03ff0080, 0x08bc},
	{0x00000001, 0x0a00},
	{0x00040004, 0x0a04},
	/* {0x01380034, 0x0a08}, */ /* AFIDENT_0_ACTIVE_SIZE */
	{0x003f0533, 0x0a0c},
	{0x00000404, 0x0a10},
	{0x04041010, 0x0a14},
	{0x04060407, 0x0a18},
	{0x08060807, 0x0a1c},
	{0x080a080b, 0x0a20},
	{0x040a040b, 0x0a24},
	{0x04070406, 0x0a28},
	{0x08070806, 0x0a2c},
	{0x080b080a, 0x0a30},
	{0x040b040a, 0x0a34},
	{0x03211230, 0x0a38},
	{0x21033012, 0x0a3c},
	{0x00000f0f, 0x0a40},
	{0x00000001, 0x0a50},
	{0x00040004, 0x0a54},
	/* {0x01380034, 0x0a58}, */ /* AFIDENT_1_ACTIVE_SIZE */
	{0x00000000, 0x0a5c},
	{0x00000404, 0x0a60},
	{0x04041010, 0x0a64},
	{0x04060407, 0x0a68},
	{0x08060807, 0x0a6c},
	{0x080a080b, 0x0a70},
	{0x040a040b, 0x0a74},
	{0x04070406, 0x0a78},
	{0x08070806, 0x0a7c},
	{0x080b080a, 0x0a80},
	{0x040b040a, 0x0a84},
	{0x03211230, 0x0a88},
	{0x21033012, 0x0a8c},
	{0x00000f0f, 0x0a90},
	{0x00000000, 0x0e00},
	{0x00000003, 0x0e04},
	{0x000003ff, 0x0e08},
	{0x000003ff, 0x0e0c},
	{0x000003ff, 0x0e10},
	{0x000003ff, 0x0e14},
	{0x00000003, 0x0e18},
	{0x00000001, 0x0e1c},
	{0x00000001, 0x0e20},
	{0x00000fff, 0x0e24},
	{0x000007ff, 0x0e28},
	{0x000007ff, 0x0e2c},
	{0x000003ff, 0x0e30},
	{0x000003ff, 0x0e34},
	{0x00000259, 0x0e38},
	{0x00000132, 0x0e3c},
	{0x00000075, 0x0e40},
	{0x0000000b, 0x0e44},
	{0x00000259, 0x0e48},
	{0x00000132, 0x0e4c},
	{0x00000075, 0x0e50},
	{0x00000000, 0x0e60},
	{0x00000001, 0x0f00},
	{0x00000000, 0x0f04},
	{0x00000001, 0x0f08},
	{0x00000000, 0x0f0c},
	{0x00000140, 0x0f10},
	{0x00000000, 0x0f14},
	{0x00000042, 0x0f18},
	{0x00000159, 0x0f1c},
	{0x0000001d, 0x0f20},
	{0x00000011, 0x0f24},
	{0x00000000, 0x0f28},
	{0x00000000, 0x0f2c},
	{0x0000003c, 0x0f30},
	{0x00000000, 0x1000},
	{0x00000000, 0x1004},
	{0x013f003b, 0x1008},
	{0x00000000, 0x100c},
	{0x00000000, 0x1010},
	{0x00000000, 0x1014},
	{0x013f003b, 0x1018},
	{0x00000001, 0x1100},
	{0x00000001, 0x1104},
	{0x00000004, 0x1110},
	{0x00000002, 0x1114},
	{0x00000047, 0x1118},
	{0x0000000d, 0x111c},
	{0x00000004, 0x1120},
	{0x00000002, 0x1124},
	{0x00000047, 0x1128},
	{0x0000000d, 0x112c},
	{0x00000000, 0x1200},
	{0x00440004, 0x1204},
	{0x00040000, 0x1208},
	{0x00480008, 0x120c},
	{0x00040000, 0x1210},
	{0x004c000c, 0x1214},
	{0x00040000, 0x1218},
	{0x00500010, 0x121c},
	{0x000e0000, 0x1220},
	{0x00540014, 0x1224},
	{0x00100000, 0x1228},
	{0x00580018, 0x122c},
	{0x00340000, 0x1230},
	{0x005c001c, 0x1234},
	{0x00460000, 0x1238},
	{0x00600020, 0x123c},
	{0x02a30000, 0x1240},
	{0x00640024, 0x1244},
	{0x02ee0000, 0x1248},
	{0x00680028, 0x124c},
	{0x032f0000, 0x1250},
	{0x006c002c, 0x1254},
	{0x03e00000, 0x1258},
	{0x00700030, 0x125c},
	{0x03f60000, 0x1260},
	{0x00740034, 0x1264},
	{0x03fa0000, 0x1268},
	{0x00780038, 0x126c},
	{0x03fe0001, 0x1270},
	{0x007c003c, 0x1274},
	{0x03fe0003, 0x1278},
	{0x00800040, 0x127c},
	{0x03ff0003, 0x1280},
	{0x00000000, 0x1400},
	{0x00000000, 0x1404},
	{0x010b0248, 0x1410},
	{0x043006a4, 0x1414},
	{0x00040032, 0x1418},
	{0x010c0022, 0x141c},
	{0x010b0248, 0x1420},
	{0x043006a4, 0x1424},
	{0x00040032, 0x1428},
	{0x010c0022, 0x142c},
	{0x00000000, 0x1430},
	{0x00000000, 0x1434},
	{0x00000000, 0x1438},
	{0x00000000, 0x143c},
	{0x00040002, 0x1440},
	{0x00000011, 0x1444},
	{0x00000002, 0x1448},
	{0x00000000, 0x144c},
	{0x00000000, 0x1450},
	{0x00000000, 0x1454},
	{0x00000000, 0x1458},
	{0x00000000, 0x145c},
	{0x00040002, 0x1480},
	{0x00000011, 0x1484},
	{0x00000002, 0x1488},
	{0x00000000, 0x148c},
	{0x00000000, 0x1490},
	{0x00000000, 0x1494},
	{0x00000000, 0x1498},
	{0x00000000, 0x149c},
	{0x00000000, 0x14fc},
	{0x00000000, 0x1504},
	{0x00000000, 0x1518},
	{0x00000000, 0x151c},
	{0x00000000, 0x1520},
	{0x00000000, 0x1584},
	{0x00000000, 0x1598},
	{0x00000000, 0x159c},
	{0x00000000, 0x1600},
	{0x00000000, 0x1604},
	{0x00000000, 0x1608},
	{0x00000000, 0x160c},
	{0x0000002a, 0x1610},
	{0x00000026, 0x1614},
	{0x00000618, 0x1618},
	{0x000006bc, 0x161c},
	{0x00000029, 0x1620},
	{0x00000023, 0x1624},
	{0x0000063e, 0x1628},
	{0x00000750, 0x162c},
	{0x00000001, 0x1630},
	{0x00000300, 0x1634},
	{0x00000100, 0x1638},
	{0x00000009, 0x1640},
	{0x00000000, 0x1644},
	{0x00000000, 0x165c},
	{0x00000000, 0x1660},
	{0x00000000, 0x167c},
	{0x00000000, 0x1680},
	{0x00000000, 0x1684},
	{0x00000000, 0x1688},
	{0x00000000, 0x168c},
	{0x0000002a, 0x1690},
	{0x00000026, 0x1694},
	{0x00000618, 0x1698},
	{0x000006bc, 0x169c},
	{0x00000029, 0x16a0},
	{0x00000023, 0x16a4},
	{0x0000063e, 0x16a8},
	{0x00000750, 0x16ac},
	{0x00000001, 0x16b0},
	{0x00000300, 0x16b4},
	{0x00000100, 0x16b8},
	{0x00000009, 0x16c0},
	{0x00000000, 0x16c4},
	{0x00000000, 0x16dc},
	{0x00000000, 0x16e0},
	{0x00000000, 0x16fc},
	{0x00000000, 0x1700},
	{0x00000004, 0x1704},
	{0x00000008, 0x1708},
	{0x0000000c, 0x170c},
	{0x00000010, 0x1710},
	{0x00000014, 0x1714},
	{0x00000018, 0x1718},
	{0x0000001c, 0x171c},
	{0x00000020, 0x1720},
	{0x00000024, 0x1724},
	{0x00000028, 0x1728},
	{0x0000002c, 0x172c},
	{0x00000030, 0x1730},
	{0x00000034, 0x1734},
	{0x00010038, 0x1738},
	{0x0003003c, 0x173c},
	{0x00030040, 0x1740},
	{0x00040044, 0x1744},
	{0x00040048, 0x1748},
	{0x0004004c, 0x174c},
	{0x000e0050, 0x1750},
	{0x00100054, 0x1754},
	{0x00340058, 0x1758},
	{0x0046005c, 0x175c},
	{0x02a30060, 0x1760},
	{0x02ee0064, 0x1764},
	{0x032f0068, 0x1768},
	{0x03e0006c, 0x176c},
	{0x03f60070, 0x1770},
	{0x03fa0074, 0x1774},
	{0x03fe0078, 0x1778},
	{0x03fe007c, 0x177c},
	{0x03ff0080, 0x1780},
	{0x00000004, 0x1804},
	{0x00000008, 0x1808},
	{0x0000000c, 0x180c},
	{0x00000010, 0x1810},
	{0x00000014, 0x1814},
	{0x00000018, 0x1818},
	{0x0000001c, 0x181c},
	{0x00000020, 0x1820},
	{0x00000024, 0x1824},
	{0x00000028, 0x1828},
	{0x0000002c, 0x182c},
	{0x00000030, 0x1830},
	{0x00000034, 0x1834},
	{0x00010038, 0x1838},
	{0x0003003c, 0x183c},
	{0x00030040, 0x1840},
	{0x00040044, 0x1844},
	{0x00040048, 0x1848},
	{0x0004004c, 0x184c},
	{0x000e0050, 0x1850},
	{0x00100054, 0x1854},
	{0x00340058, 0x1858},
	{0x0046005c, 0x185c},
	{0x02a30060, 0x1860},
	{0x02ee0064, 0x1864},
	{0x032f0068, 0x1868},
	{0x03e0006c, 0x186c},
	{0x03f60070, 0x1870},
	{0x03fa0074, 0x1874},
	{0x03fe0078, 0x1878},
	{0x03fe007c, 0x187c},
	{0x03ff0080, 0x1880},
	{0x00000000, 0x1900},
	{0x00000001, 0x1904},
	{0x00000001, 0x1908},
	{0x00000002, 0x190c},
	{0x00000002, 0x1910},
	{0x00000000, 0x1914},
	{0x00000000, 0x1918},
	{0x00000001, 0x191c},
	{0x00000000, 0x1920},
	{0x00000000, 0x1924},
	{0x00000001, 0x1928},
	{0x0000008f, 0x192c},
	{0x00000000, 0x1930},
	{0x00000042, 0x1934},
	{0x00000185, 0x1938},
	{0x00000001, 0x193c},
	{0x00000000, 0x1940},
	{0x00000005, 0x1944},
	{0x00000006, 0x1948},
	{0x00000006, 0x194c},
	{0x0000000c, 0x1950},
	{0x00000026, 0x1954},
	{0x00000026, 0x1958},
	{0x00000014, 0x195c},
	{0x00000012, 0x1960},
	{0x0000002a, 0x1964},
	{0x00000009, 0x1968},
	{0x00000044, 0x196c},
	{0x0000000c, 0x1970},
	{0x00000030, 0x1974},
	{0x00000001, 0x1978},
	{0x00000000, 0x197c},
	{0x00000000, 0x1990},
	{0x00000000, 0x1994},
	{0x00000000, 0x1998},
	{0x00000001, 0x1c00},
	{0x0000022b, 0x1c04},
	{0x000000dd, 0x1c08},
	{0x00000110, 0x1c0c},
	{0x00000002, 0x1c10},
	{0x0000022b, 0x1c14},
	{0x000000dd, 0x1c18},
	{0x00000110, 0x1c1c},
	{0x00000002, 0x1c20},
	{0x00000001, 0x1c30},
	{0x00000123, 0x1c34},
	{0x00000178, 0x1c38},
	{0x00000015, 0x1c3c},
	{0x00000002, 0x1c40},
	{0x00000175, 0x1c44},
	{0x000001d3, 0x1c48},
	{0x00000072, 0x1c4c},
	{0x0000001a, 0x1c50},
	{0x00000001, 0x1c54},
	{0x00000015, 0x1c58},
	{0x000000b7, 0x1c5c},
	{0x00000055, 0x1c60},
	{0x00000015, 0x1c64},
	{0x00000002, 0x1c68},
	{0x00000000, 0x1c6c},
	{0x00000000, 0x1c70},
	{0x00000001, 0x1c74},
	{0x00000042, 0x1c78},
	{0x00000007, 0x1c7c},
	{0x0000000b, 0x1c80},
	{0x00000002, 0x1c84},
	{0x000001d0, 0x1c88},
	{0x0000031d, 0x1c8c},
	{0x00000124, 0x1c90},
	{0x00000000, 0x1c94},
	{0x00000003, 0x1c98},
	{0x00000192, 0x1c9c},
	{0x00000345, 0x1ca0},
	{0x00000134, 0x1ca4},
	{0x00000019, 0x1ca8},
	{0x00000000, 0x1cac},
	{0x00000000, 0x1cb0},
	{0x00000001, 0x1cb4},
	{0x00000000, 0x1cb8},
	{0x0000002a, 0x1cbc},
	{0x000000fb, 0x1cc0},
	{0x00000016, 0x1cc4},
	{0x00000000, 0x1cc8},
	{0x000000fe, 0x1ccc},
	{0x0000010a, 0x1cd0},
	{0x0000018e, 0x1cd4},
	{0x00000000, 0x1cd8},
	{0x00000002, 0x1cdc},
	{0x00000183, 0x1ce0},
	{0x0000034c, 0x1ce4},
	{0x00000046, 0x1ce8},
	{0x00000007, 0x1cec},
	{0x00000000, 0x1cf0},
	{0x00000001, 0x1cf4},
	{0x00000001, 0x1cf8},
	{0x00000001, 0x1cfc},
	{0x00000000, 0x1d00},
	{0x00000000, 0x1d04},
	{0x00000000, 0x1d08},
	{0x00000000, 0x1d0c},
	{0x00000000, 0x1d10},
	{0x00000000, 0x1d14},
	{0x00000000, 0x1d18},
	{0x00000000, 0x1d1c},
	{0x00000000, 0x1d20},
	{0x00000000, 0x1d24},
	{0x00000000, 0x1d28},
	{0x00000180, 0x1d2c},
	{0x000178e4, 0x1d30},
	{0x00000057, 0x1d34},
	{0x00000130, 0x1d38},
	{0x00000019, 0x1d3c},
	{0x00000001, 0x1d40},
	{0x00000001, 0x1d44},
	{0x00000050, 0x1d48},
	{0x00012c0a, 0x1d4c},
	{0x00000159, 0x1d50},
	{0x000000e0, 0x1d54},
	{0x0000001d, 0x1d58},
	{0x00000001, 0x1d5c},
	{0x00000001, 0x1d60},
	{0x00000027, 0x1d64},
	{0x0001fef5, 0x1d68},
	{0x000002c3, 0x1d6c},
	{0x00000130, 0x1d70},
	{0x00000009, 0x1d74},
	{0x00000000, 0x1d78},
	{0x00000000, 0x1d7c},
	{0x00000002, 0x1d80},
	{0x0000000c, 0x1d84},
	{0x00000003, 0x1d88},
	{0x00000003, 0x1d8c},
	{0x00000004, 0x1d90},
	{0x00000003, 0x1d94},
	{0x00000003, 0x1d98},
	{0x0000000f, 0x1d9c},
	{0x00000005, 0x1da0},
	{0x00000001, 0x1da4},
	{0x00000001, 0x1da8},
	{0x00000001, 0x1dac},
	{0x00000001, 0x1db0},
	{0x00000001, 0x1db4},
	{0x00000000, 0x1db8},
	{0x00000000, 0x1dbc},
	{0x00000000, 0x1dc0},
	{0x00000001, 0x1dc4},
	{0x00001bb8, 0x1dc8},
	{0x00001ed6, 0x1dcc},
	{0x000020e2, 0x1dd0},
	{0x00000000, 0x1dd4},
	{0x00000000, 0x1de0},
	{0x00000007, 0x1de4},
	{0x00000004, 0x1de8},
	{0x00000001, 0x1dec},
	{0x00000001, 0x1df0},
	{0x00000000, 0x1df4},
	{0x00000001, 0x1df8},
	{0x00000000, 0x1dfc},
	{0x00000001, 0x1e00},
	{0x00000000, 0x1e04},
	{0x00000001, 0x1e08},
	{0x00001a67, 0x1e0c},
	{0x000026e7, 0x1e10},
	{0x000039b2, 0x1e14},
	{0x00000000, 0x1e18},
	{0x00000004, 0x1e24},
	{0x00000003, 0x1e28},
	{0x00000004, 0x1e2c},
	{0x00000004, 0x1e30},
	{0x00000002, 0x1e34},
	{0x00000047, 0x1e38},
	{0x0000000d, 0x1e3c},
	{0x00000004, 0x1e40},
	{0x00000002, 0x1e44},
	{0x00000047, 0x1e48},
	{0x0000000d, 0x1e4c},
	{0x00000000, 0x1e50},
	{0x00000026, 0x1e54},
	{0x00000000, 0x1e58},
	{0x00000039, 0x1e5c},
	{0x00000009, 0x1e60},
	{0x00000016, 0x1e64},
	{0x00000008, 0x1e68},
	{0x00000037, 0x1e6c},
	{0x00000009, 0x1e70},
	{0x0000000a, 0x1e74},
	{0x00000002, 0x1e78},
	{0x00000043, 0x1e7c},
	{0x00000007, 0x1e80},
	{0x00000028, 0x1e84},
	{0x00000004, 0x1e88},
	{0x0000003d, 0x1e8c},
	{0x00000009, 0x1e90},
	{0x00000000, 0x1e94},
	{0x00000026, 0x1e98},
	{0x00000000, 0x1e9c},
	{0x00000039, 0x1ea0},
	{0x00000009, 0x1ea4},
	{0x00000016, 0x1ea8},
	{0x00000008, 0x1eac},
	{0x00000037, 0x1eb0},
	{0x00000009, 0x1eb4},
	{0x0000000a, 0x1eb8},
	{0x00000002, 0x1ebc},
	{0x00000043, 0x1ec0},
	{0x00000007, 0x1ec4},
	{0x00000028, 0x1ec8},
	{0x00000004, 0x1ecc},
	{0x0000003d, 0x1ed0},
	{0x00000009, 0x1ed4},
	{0x00000016, 0x1ed8},
	{0x00000002, 0x1edc},
	{0x0000000a, 0x1ee0},
	{0x00000004, 0x1ee4},
	{0x00000037, 0x1ee8},
	{0x0000000d, 0x1eec},
	{0x00000016, 0x1ef0},
	{0x00000002, 0x1ef4},
	{0x0000000a, 0x1ef8},
	{0x00000004, 0x1efc},
	{0x00000037, 0x1f00},
	{0x0000000d, 0x1f04},
	{0x00000001, 0x1f08},
	{0x00000016, 0x1f0c},
	{0x00000002, 0x1f10},
	{0x0000000e, 0x1f14},
	{0x00000002, 0x1f18},
	{0x000001f4, 0x1f1c},
	{0x00000000, 0x1f20},
	{0x00000001, 0x1f24},
	{0x00000004, 0x1f28},
	{0x00000001, 0x1f2c},
	{0x00000016, 0x1f30},
	{0x00000002, 0x1f34},
	{0x0000000e, 0x1f38},
	{0x00000002, 0x1f40},
	{0x000001f4, 0x1f44},
	{0x00000000, 0x1f48},
	{0x00000001, 0x1f4c},
	{0x00000004, 0x1f50},
	{0x00000000, 0x1f54},
	{0x00000000, 0x1f60},
	{0x00000000, 0x1f64},
	/* {0x00000001, 0x0820}, */ /* LIC */
	/* {0x00f00140, 0x0824}, */ /* LIC */
	/* {0x003c0140, 0x0828}, */ /* LIC */
	/* {0x0000100b, 0x082c}, */ /* LIC */
	/* {0x00000001, 0x2000}, */
	/* {0x00000002, 0x2104}, */
	/* {0x00000140, 0x2108}, */
	/* {0x0000003c, 0x210c}, */
	/* {0x00000190, 0x2110}, */
	/* {0xc0000000, 0x2114}, */
	/* {0x00000001, 0x2100}, */ /* MPD_IMG_ENABLE */
	/* {0x00000000, 0x2404}, */ /* DMA_PDSTAT_0 */
	/* {0x00000200, 0x2408}, */ /* DMA_PDSTAT_0 */
	/* {0x00000007, 0x240c}, */ /* DMA_PDSTAT_0 */
	/* {0x00000200, 0x2410}, */ /* DMA_PDSTAT_0 */
	/* {0xc000bb80, 0x2414}, */ /* DMA_PDSTAT_0 */
	/* {0x00000001, 0x2400}, */ /* DMA_PDSTAT_0_ENABLE */
	/* {0x00000000, 0x2200}, */ /* DMA_DEPTH_IMG_ENABLE */
	/* {0x00000000, 0x2300}, */
	/* {0x00000001, 0x0900}, */ /* CINFIFO OUTPUT */
	/* {0x00f00140, 0x0904}, */ /* CINFIFO OUTPUT */
	/* {0x00000001, 0x4014}, */ /* COREX */
	/* {0x00000001, 0x4018}, */ /* COREX */
	/* {0x00000002, 0x0800}, */ /* LIC_OPERATION_MODE: single */
	/* {0x00000001, 0x0804}, */ /* LIC */
	/* {0x00000b4e, 0x0810}, */ /* LIC */
	/* {0x00000000, 0x0814}, */ /* LIC */
	/* {0x00000001, 0x0084}, */
	/* {0x00000001, 0x0110}, */ /* CONTINT */
	/* {0x00000002, 0x0110}, */ /* CONTINT */
};

#define SDC_WIDTH_HD		(1280)
#define SDC_WIDTH_FHD		(2016)
#define SDC_COMP_WIDTH_FHD_50	(1008)
#define SDC_COMP_WIDTH_FHD_70	(1416)

const struct is_pdp_reg pdp_sdc_setfile_hd[] =  {
	{0x00094301, 0xac00},
	{0x01400140, 0xac04},
	{0x000000c8, 0xac08},
	{0x00c800c8, 0xac0c},
#if defined(SDC_HEADER_GEN)
	{0x050002d2, 0xac10},
#else
	{0x050002d0, 0xac10},
#endif
	{0x05060702, 0xac14},
	{0x0000000c, 0xac18},
#if defined(SDC_HEADER_GEN)
	{0x0b480004, 0xac1c},
#else
	{0x0b400004, 0xac1c},
#endif
	{0x000001c0, 0xac20},
	{0x000000a0, 0xac24},
	{0x000000c0, 0xac28},
	{0x32210000, 0xac2c},
	{0x00001223, 0xac30},
	{0x32210000, 0xac34},
	{0x00001223, 0xac38},
	{0x21000000, 0xac3c},
	{0x00000012, 0xac40},
	{0x21000000, 0xac44},
	{0x00000012, 0xac48},
	{0x10000000, 0xac4c},
	{0x00000001, 0xac50},
	{0x10000000, 0xac54},
	{0x00000001, 0xac58},
	{0x10000000, 0xac5c},
	{0x00000001, 0xac60},
	{0x10000000, 0xac64},
	{0x00000001, 0xac68},
	{0x21000000, 0xac6c},
	{0x00000012, 0xac70},
	{0x21000000, 0xac74},
	{0x00000012, 0xac78},
	{0x32210000, 0xac7c},
	{0x00001223, 0xac80},
	{0x32210000, 0xac84},
	{0x00001223, 0xac88},
	{0x00000000, 0xac8c},
	{0x00000000, 0xac90},
	{0x00000014, 0xac94},
	{0x048fffff, 0xac98},
	{0x00000000, 0xac9c},
	{0x00000000, 0xaca0},
	{0x00000018, 0xaca4},
	{0x050fffff, 0xaca8},
	{0x00000000, 0xacac},
	{0x00000000, 0xacb0},
	{0x00000018, 0xacb4},
	{0x060fffff, 0xacb8},
	{0x00000000, 0xacbc},
	{0x00000000, 0xacc0},
	{0x00000020, 0xacc4},
	{0x060fffff, 0xacc8},
	{0x00000000, 0xaccc},
	{0x00000000, 0xacd0},
	{0x00000030, 0xacd4},
	{0x080fffff, 0xacd8},
	{0x0000000f, 0xacdc},
	{0x0000000f, 0xace0},
	{0x0000000f, 0xace4},
	{0x00000000, 0xace8},
	{0x00000000, 0xacec},
	{0x00120028, 0xacf0},
	{0x0000003c, 0xacf4},
	{0x00030000, 0xacf8}, /* timeout value for HW hang detecting */
	{0x00030000, 0xacfc}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad00}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad04}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad08},
	{0x00000000, 0xad0c},
	{0x000000ff, 0xad10}, /* PAD(dummy data) generating in HW hang case */
	{0x00000000, 0xad14},
	{0x00000000, 0xad18},
};

const struct is_pdp_reg pdp_sdc_setfile_fhd[] =  {
	{0x00094301, 0xac00},
	{0x01f801f8, 0xac04},
	{0x000000c8, 0xac08},
	{0x013b013b, 0xac0c},
#if defined(SDC_HEADER_GEN)
	{0x07e00470, 0xac10},
#else
	{0x07e0046e, 0xac10},
#endif
	{0x05060702, 0xac14},
	{0x0000000c, 0xac18},
#if defined(SDC_HEADER_GEN)
	{0x11c00004, 0xac1c},
#else
	{0x11b80004, 0xac1c},
#endif
	{0x000001c0, 0xac20},
	{0x000000a0, 0xac24},
	{0x000000c0, 0xac28},
	{0x32210000, 0xac2c},
	{0x00001223, 0xac30},
	{0x32210000, 0xac34},
	{0x00001223, 0xac38},
	{0x21000000, 0xac3c},
	{0x00000012, 0xac40},
	{0x21000000, 0xac44},
	{0x00000012, 0xac48},
	{0x10000000, 0xac4c},
	{0x00000001, 0xac50},
	{0x10000000, 0xac54},
	{0x00000001, 0xac58},
	{0x10000000, 0xac5c},
	{0x00000001, 0xac60},
	{0x10000000, 0xac64},
	{0x00000001, 0xac68},
	{0x21000000, 0xac6c},
	{0x00000012, 0xac70},
	{0x21000000, 0xac74},
	{0x00000012, 0xac78},
	{0x32210000, 0xac7c},
	{0x00001223, 0xac80},
	{0x32210000, 0xac84},
	{0x00001223, 0xac88},
	{0x00000000, 0xac8c},
	{0x00000000, 0xac90},
	{0x00000014, 0xac94},
	{0x048fffff, 0xac98},
	{0x00000000, 0xac9c},
	{0x00000000, 0xaca0},
	{0x00000018, 0xaca4},
	{0x050fffff, 0xaca8},
	{0x00000000, 0xacac},
	{0x00000000, 0xacb0},
	{0x00000018, 0xacb4},
	{0x060fffff, 0xacb8},
	{0x00000000, 0xacbc},
	{0x00000000, 0xacc0},
	{0x00000020, 0xacc4},
	{0x060fffff, 0xacc8},
	{0x00000000, 0xaccc},
	{0x00000000, 0xacd0},
	{0x00000030, 0xacd4},
	{0x080fffff, 0xacd8},
	{0x0000000f, 0xacdc},
	{0x0000000f, 0xace0},
	{0x0000000f, 0xace4},
	{0x00000000, 0xace8},
	{0x00000000, 0xacec},
	{0x00120040, 0xacf0},
	{0x0000005f, 0xacf4},
	{0x00030000, 0xacf8}, /* timeout value for HW hang detecting */
	{0x00030000, 0xacfc}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad00}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad04}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad08},
	{0x00000000, 0xad0c},
	{0x000000ff, 0xad10}, /* PAD(dummy data) generating in HW hang case */
	{0x00000000, 0xad14},
	{0x00000000, 0xad18},
};

const struct is_pdp_reg pdp_sdc_setfile_fhd_70[] =  {
	{0x00094301, 0xac00},
	{0x01f801f8, 0xac04},
	{0x00000000, 0xac08},
	{0x01b901b9, 0xac0c},
#if defined(SDC_HEADER_GEN)
	{0x07e00470, 0xac10},
#else
	{0x07e0046e, 0xac10},
#endif
	{0x05060702, 0xac14},
	{0x0000000c, 0xac18},
#if defined(SDC_HEADER_GEN)
	{0x11c00004, 0xac1c},
#else
	{0x11b80004, 0xac1c},
#endif
	{0x000001c0, 0xac20},
	{0x000000a0, 0xac24},
	{0x000000c0, 0xac28},
	{0x33333333, 0xac2c},
	{0x33333333, 0xac30},
	{0x33333333, 0xac34},
	{0x33333333, 0xac38},
	{0x33333333, 0xac3c},
	{0x33333333, 0xac40},
	{0x33333333, 0xac44},
	{0x33333333, 0xac48},
	{0x33333333, 0xac4c},
	{0x33333333, 0xac50},
	{0x33333333, 0xac54},
	{0x33333333, 0xac58},
	{0x33333333, 0xac5c},
	{0x33333333, 0xac60},
	{0x33333333, 0xac64},
	{0x33333333, 0xac68},
	{0x33333333, 0xac6c},
	{0x33333333, 0xac70},
	{0x33333333, 0xac74},
	{0x33333333, 0xac78},
	{0x33333333, 0xac7c},
	{0x33333333, 0xac80},
	{0x33333333, 0xac84},
	{0x33333333, 0xac88},
	{0x00000000, 0xac8c},
	{0x00000000, 0xac90},
	{0x00000018, 0xac94},
	{0x00000000, 0xac98},
	{0x00000000, 0xac9c},
	{0x00000000, 0xaca0},
	{0x0000001c, 0xaca4},
	{0x00000000, 0xaca8},
	{0x00000000, 0xacac},
	{0x00000000, 0xacb0},
	{0x0000001c, 0xacb4},
	{0x00000000, 0xacb8},
	{0x00000000, 0xacbc},
	{0x00000000, 0xacc0},
	{0x0000001c, 0xacc4},
	{0x00000000, 0xacc8},
	{0x00000000, 0xaccc},
	{0x00000000, 0xacd0},
	{0x0000001c, 0xacd4},
	{0x00000000, 0xacd8},
	{0x0000000f, 0xacdc},
	{0x0000000f, 0xace0},
	{0x0000000f, 0xace4},
	{0x0000000f, 0xace8},
	{0x0000000f, 0xacec},
	{0x00120040, 0xacf0},
	{0x0000005f, 0xacf4},
	{0x00030000, 0xacf8}, /* timeout value for HW hang detecting */
	{0x00030000, 0xacfc}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad00}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad04}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad08},
	{0x00000000, 0xad0c},
	{0x000000ff, 0xad10}, /* PAD(dummy data) generating in HW hang case */
	{0x00000000, 0xad14},
	{0x00000000, 0xad18},
};

#endif
