[verilog]
include_paths = ["src/header"]
defines = ["DEBUG", "VAR=1"]

[option]
linter = true

