#[doc = "Register `CPUEMR2` reader"]
pub type R = crate::R<Cpuemr2Spec>;
#[doc = "Register `CPUEMR2` writer"]
pub type W = crate::W<Cpuemr2Spec>;
#[doc = "Field `MR32` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr32R = crate::BitReader;
#[doc = "Field `MR32` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr32W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR33` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr33R = crate::BitReader;
#[doc = "Field `MR33` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr33W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR34` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr34R = crate::BitReader;
#[doc = "Field `MR34` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr34W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR35` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr35R = crate::BitReader;
#[doc = "Field `MR35` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr35W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR36` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr36R = crate::BitReader;
#[doc = "Field `MR36` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr36W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR37` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr37R = crate::BitReader;
#[doc = "Field `MR37` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr37W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR38` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr38R = crate::BitReader;
#[doc = "Field `MR38` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr38W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR39` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr39R = crate::BitReader;
#[doc = "Field `MR39` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr39W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR40` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr40R = crate::BitReader;
#[doc = "Field `MR40` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr40W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR41` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr41R = crate::BitReader;
#[doc = "Field `MR41` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr41W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR42` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr42R = crate::BitReader;
#[doc = "Field `MR42` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr42W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR43` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr43R = crate::BitReader;
#[doc = "Field `MR43` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr43W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR44` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr44R = crate::BitReader;
#[doc = "Field `MR44` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr44W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR46` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr46R = crate::BitReader;
#[doc = "Field `MR46` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr46W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR47` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr47R = crate::BitReader;
#[doc = "Field `MR47` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr47W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR48` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr48R = crate::BitReader;
#[doc = "Field `MR48` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr48W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR49` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr49R = crate::BitReader;
#[doc = "Field `MR49` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr49W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR50` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr50R = crate::BitReader;
#[doc = "Field `MR50` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr50W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR51` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr51R = crate::BitReader;
#[doc = "Field `MR51` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr51W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR52` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr52R = crate::BitReader;
#[doc = "Field `MR52` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr52W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR53` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr53R = crate::BitReader;
#[doc = "Field `MR53` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr53W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR54` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr54R = crate::BitReader;
#[doc = "Field `MR54` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr54W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR55` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr55R = crate::BitReader;
#[doc = "Field `MR55` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr55W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR56` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr56R = crate::BitReader;
#[doc = "Field `MR56` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr56W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR57` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr57R = crate::BitReader;
#[doc = "Field `MR57` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr57W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR58` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr58R = crate::BitReader;
#[doc = "Field `MR58` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr58W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR59` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr59R = crate::BitReader;
#[doc = "Field `MR59` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr59W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR60` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr60R = crate::BitReader;
#[doc = "Field `MR60` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr60W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR61` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr61R = crate::BitReader;
#[doc = "Field `MR61` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr61W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR62` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr62R = crate::BitReader;
#[doc = "Field `MR62` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr62W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `MR63` reader - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr63R = crate::BitReader;
#[doc = "Field `MR63` writer - CPU Interrupt Mask on Direct Event input x+32"]
pub type Mr63W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr32(&self) -> Mr32R {
        Mr32R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr33(&self) -> Mr33R {
        Mr33R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr34(&self) -> Mr34R {
        Mr34R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr35(&self) -> Mr35R {
        Mr35R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr36(&self) -> Mr36R {
        Mr36R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr37(&self) -> Mr37R {
        Mr37R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr38(&self) -> Mr38R {
        Mr38R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr39(&self) -> Mr39R {
        Mr39R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr40(&self) -> Mr40R {
        Mr40R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr41(&self) -> Mr41R {
        Mr41R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr42(&self) -> Mr42R {
        Mr42R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr43(&self) -> Mr43R {
        Mr43R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr44(&self) -> Mr44R {
        Mr44R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 14 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr46(&self) -> Mr46R {
        Mr46R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr47(&self) -> Mr47R {
        Mr47R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr48(&self) -> Mr48R {
        Mr48R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr49(&self) -> Mr49R {
        Mr49R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr50(&self) -> Mr50R {
        Mr50R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr51(&self) -> Mr51R {
        Mr51R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr52(&self) -> Mr52R {
        Mr52R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr53(&self) -> Mr53R {
        Mr53R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr54(&self) -> Mr54R {
        Mr54R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr55(&self) -> Mr55R {
        Mr55R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr56(&self) -> Mr56R {
        Mr56R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr57(&self) -> Mr57R {
        Mr57R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr58(&self) -> Mr58R {
        Mr58R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr59(&self) -> Mr59R {
        Mr59R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr60(&self) -> Mr60R {
        Mr60R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr61(&self) -> Mr61R {
        Mr61R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr62(&self) -> Mr62R {
        Mr62R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr63(&self) -> Mr63R {
        Mr63R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr32(&mut self) -> Mr32W<Cpuemr2Spec> {
        Mr32W::new(self, 0)
    }
    #[doc = "Bit 1 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr33(&mut self) -> Mr33W<Cpuemr2Spec> {
        Mr33W::new(self, 1)
    }
    #[doc = "Bit 2 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr34(&mut self) -> Mr34W<Cpuemr2Spec> {
        Mr34W::new(self, 2)
    }
    #[doc = "Bit 3 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr35(&mut self) -> Mr35W<Cpuemr2Spec> {
        Mr35W::new(self, 3)
    }
    #[doc = "Bit 4 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr36(&mut self) -> Mr36W<Cpuemr2Spec> {
        Mr36W::new(self, 4)
    }
    #[doc = "Bit 5 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr37(&mut self) -> Mr37W<Cpuemr2Spec> {
        Mr37W::new(self, 5)
    }
    #[doc = "Bit 6 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr38(&mut self) -> Mr38W<Cpuemr2Spec> {
        Mr38W::new(self, 6)
    }
    #[doc = "Bit 7 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr39(&mut self) -> Mr39W<Cpuemr2Spec> {
        Mr39W::new(self, 7)
    }
    #[doc = "Bit 8 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr40(&mut self) -> Mr40W<Cpuemr2Spec> {
        Mr40W::new(self, 8)
    }
    #[doc = "Bit 9 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr41(&mut self) -> Mr41W<Cpuemr2Spec> {
        Mr41W::new(self, 9)
    }
    #[doc = "Bit 10 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr42(&mut self) -> Mr42W<Cpuemr2Spec> {
        Mr42W::new(self, 10)
    }
    #[doc = "Bit 11 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr43(&mut self) -> Mr43W<Cpuemr2Spec> {
        Mr43W::new(self, 11)
    }
    #[doc = "Bit 12 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr44(&mut self) -> Mr44W<Cpuemr2Spec> {
        Mr44W::new(self, 12)
    }
    #[doc = "Bit 14 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr46(&mut self) -> Mr46W<Cpuemr2Spec> {
        Mr46W::new(self, 14)
    }
    #[doc = "Bit 15 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr47(&mut self) -> Mr47W<Cpuemr2Spec> {
        Mr47W::new(self, 15)
    }
    #[doc = "Bit 16 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr48(&mut self) -> Mr48W<Cpuemr2Spec> {
        Mr48W::new(self, 16)
    }
    #[doc = "Bit 17 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr49(&mut self) -> Mr49W<Cpuemr2Spec> {
        Mr49W::new(self, 17)
    }
    #[doc = "Bit 18 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr50(&mut self) -> Mr50W<Cpuemr2Spec> {
        Mr50W::new(self, 18)
    }
    #[doc = "Bit 19 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr51(&mut self) -> Mr51W<Cpuemr2Spec> {
        Mr51W::new(self, 19)
    }
    #[doc = "Bit 20 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr52(&mut self) -> Mr52W<Cpuemr2Spec> {
        Mr52W::new(self, 20)
    }
    #[doc = "Bit 21 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr53(&mut self) -> Mr53W<Cpuemr2Spec> {
        Mr53W::new(self, 21)
    }
    #[doc = "Bit 22 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr54(&mut self) -> Mr54W<Cpuemr2Spec> {
        Mr54W::new(self, 22)
    }
    #[doc = "Bit 23 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr55(&mut self) -> Mr55W<Cpuemr2Spec> {
        Mr55W::new(self, 23)
    }
    #[doc = "Bit 24 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr56(&mut self) -> Mr56W<Cpuemr2Spec> {
        Mr56W::new(self, 24)
    }
    #[doc = "Bit 25 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr57(&mut self) -> Mr57W<Cpuemr2Spec> {
        Mr57W::new(self, 25)
    }
    #[doc = "Bit 26 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr58(&mut self) -> Mr58W<Cpuemr2Spec> {
        Mr58W::new(self, 26)
    }
    #[doc = "Bit 27 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr59(&mut self) -> Mr59W<Cpuemr2Spec> {
        Mr59W::new(self, 27)
    }
    #[doc = "Bit 28 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr60(&mut self) -> Mr60W<Cpuemr2Spec> {
        Mr60W::new(self, 28)
    }
    #[doc = "Bit 29 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr61(&mut self) -> Mr61W<Cpuemr2Spec> {
        Mr61W::new(self, 29)
    }
    #[doc = "Bit 30 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr62(&mut self) -> Mr62W<Cpuemr2Spec> {
        Mr62W::new(self, 30)
    }
    #[doc = "Bit 31 - CPU Interrupt Mask on Direct Event input x+32"]
    #[inline(always)]
    pub fn mr63(&mut self) -> Mr63W<Cpuemr2Spec> {
        Mr63W::new(self, 31)
    }
}
#[doc = "EXTI event mask register\n\nYou can [`read`](crate::Reg::read) this register and get [`cpuemr2::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`cpuemr2::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Cpuemr2Spec;
impl crate::RegisterSpec for Cpuemr2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpuemr2::R`](R) reader structure"]
impl crate::Readable for Cpuemr2Spec {}
#[doc = "`write(|w| ..)` method takes [`cpuemr2::W`](W) writer structure"]
impl crate::Writable for Cpuemr2Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets CPUEMR2 to value 0"]
impl crate::Resettable for Cpuemr2Spec {}
