

================================================================
== Vitis HLS Report for 'gemver'
================================================================
* Date:           Sun Jun 23 03:30:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   852019|   852019|  4.260 ms|  4.260 ms|  852020|  852020|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40  |gemver_Pipeline_VITIS_LOOP_14_1_loop_2  |    65553|    65553|  0.328 ms|  0.328 ms|   65553|   65553|       no|
        |grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54  |gemver_Pipeline_VITIS_LOOP_23_2_loop_3  |   393233|   393233|  1.966 ms|  1.966 ms|  393233|  393233|       no|
        |grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66  |gemver_Pipeline_VITIS_LOOP_35_3_loop_4  |   393228|   393228|  1.966 ms|  1.966 ms|  393228|  393228|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        -|       -|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    10|     2376|    1869|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     252|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    10|     2385|    2121|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U23                |fadd_32ns_32ns_32_5_full_dsp_1          |        0|   2|  205|  219|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24                 |fmul_32ns_32ns_32_4_max_dsp_1           |        0|   3|  143|   78|    0|
    |grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40  |gemver_Pipeline_VITIS_LOOP_14_1_loop_2  |        0|   5|  957|  638|    0|
    |grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54  |gemver_Pipeline_VITIS_LOOP_23_2_loop_3  |        0|   0|  638|  512|    0|
    |grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66  |gemver_Pipeline_VITIS_LOOP_35_3_loop_4  |        0|   0|  433|  422|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|  10| 2376| 1869|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  20|          4|   16|         64|
    |A_ce0         |  20|          4|    1|          4|
    |A_ce1         |   9|          2|    1|          2|
    |A_we0         |   9|          2|    1|          2|
    |ap_NS_fsm     |  37|          7|    1|          7|
    |grp_fu_76_ce  |  20|          4|    1|          4|
    |grp_fu_76_p0  |  20|          4|   32|        128|
    |grp_fu_76_p1  |  20|          4|   32|        128|
    |grp_fu_80_ce  |  20|          4|    1|          4|
    |grp_fu_80_p0  |  20|          4|   32|        128|
    |grp_fu_80_p1  |  20|          4|   32|        128|
    |x_address0    |  14|          3|    8|         24|
    |x_ce0         |  14|          3|    1|          3|
    |x_we0         |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 252|         51|  160|        628|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                             | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                      |  6|   0|    6|          0|
    |grp_gemver_Pipeline_VITIS_LOOP_14_1_loop_2_fu_40_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemver_Pipeline_VITIS_LOOP_23_2_loop_3_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemver_Pipeline_VITIS_LOOP_35_3_loop_4_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                          |  9|   0|    9|          0|
    +---------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        gemver|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        gemver|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|        gemver|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|        gemver|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|        gemver|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|        gemver|  return value|
|A_address0   |  out|   16|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_we0        |  out|    1|   ap_memory|             A|         array|
|A_d0         |  out|   32|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
|A_address1   |  out|   16|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|   32|   ap_memory|             A|         array|
|u1_address0  |  out|    8|   ap_memory|            u1|         array|
|u1_ce0       |  out|    1|   ap_memory|            u1|         array|
|u1_q0        |   in|   32|   ap_memory|            u1|         array|
|v1_address0  |  out|    8|   ap_memory|            v1|         array|
|v1_ce0       |  out|    1|   ap_memory|            v1|         array|
|v1_q0        |   in|   32|   ap_memory|            v1|         array|
|u2_address0  |  out|    8|   ap_memory|            u2|         array|
|u2_ce0       |  out|    1|   ap_memory|            u2|         array|
|u2_q0        |   in|   32|   ap_memory|            u2|         array|
|v2_address0  |  out|    8|   ap_memory|            v2|         array|
|v2_ce0       |  out|    1|   ap_memory|            v2|         array|
|v2_q0        |   in|   32|   ap_memory|            v2|         array|
|w_address0   |  out|    8|   ap_memory|             w|         array|
|w_ce0        |  out|    1|   ap_memory|             w|         array|
|w_we0        |  out|    1|   ap_memory|             w|         array|
|w_d0         |  out|   32|   ap_memory|             w|         array|
|w_q0         |   in|   32|   ap_memory|             w|         array|
|x_address0   |  out|    8|   ap_memory|             x|         array|
|x_ce0        |  out|    1|   ap_memory|             x|         array|
|x_we0        |  out|    1|   ap_memory|             x|         array|
|x_d0         |  out|   32|   ap_memory|             x|         array|
|x_q0         |   in|   32|   ap_memory|             x|         array|
|y_address0   |  out|    8|   ap_memory|             y|         array|
|y_ce0        |  out|    1|   ap_memory|             y|         array|
|y_q0         |   in|   32|   ap_memory|             y|         array|
|z_address0   |  out|    8|   ap_memory|             z|         array|
|z_ce0        |  out|    1|   ap_memory|             z|         array|
|z_q0         |   in|   32|   ap_memory|             z|         array|
+-------------+-----+-----+------------+--------------+--------------+

