<html><head><title>Icestorm: SRI (vector, 2D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>SRI (vector, 2D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  sri v0.2d, v1.2d, #3</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>2033</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>50248</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  sri v0.2d, v1.2d, #3</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0084</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10006</td><td>200</td><td>20012</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509247</td><td>10020</td><td>20</td><td>10006</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>67</td><td>509780</td><td>10056</td><td>20</td><td>10041</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  sri v0.2d, v0.2d, #3</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509248</td><td>10100</td><td>200</td><td>10004</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>20033</td><td>10101</td><td>101</td><td>10000</td><td>100</td><td>10000</td><td>300</td><td>509580</td><td>10134</td><td>200</td><td>10048</td><td>200</td><td>20008</td><td>1</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 2.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10004</td><td>20</td><td>20008</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20094</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>20033</td><td>10021</td><td>21</td><td>10000</td><td>20</td><td>10000</td><td>70</td><td>509248</td><td>10020</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>11</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  sri v0.2d, v8.2d, #3
  movi v1.16b, 0
  sri v1.2d, v8.2d, #3
  movi v2.16b, 0
  sri v2.2d, v8.2d, #3
  movi v3.16b, 0
  sri v3.2d, v8.2d, #3
  movi v4.16b, 0
  sri v4.2d, v8.2d, #3
  movi v5.16b, 0
  sri v5.2d, v8.2d, #3
  movi v6.16b, 0
  sri v6.2d, v8.2d, #3
  movi v7.16b, 0
  sri v7.2d, v8.2d, #3</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5011</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>40517</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40119</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320204</td><td>80150</td><td>200</td><td>80050</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>40086</td><td>80109</td><td>101</td><td>80008</td><td>100</td><td>80012</td><td>300</td><td>320052</td><td>80112</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5052</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>43787</td><td>80019</td><td>11</td><td>80008</td><td>10</td><td>80012</td><td>30</td><td>320056</td><td>80023</td><td>20</td><td>80013</td><td>20</td><td>160024</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>41289</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>40455</td><td>80055</td><td>11</td><td>80044</td><td>10</td><td>80048</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40415</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>43819</td><td>80020</td><td>11</td><td>80009</td><td>10</td><td>80013</td><td>30</td><td>320056</td><td>80023</td><td>20</td><td>80013</td><td>20</td><td>160026</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40428</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40384</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40371</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40369</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>40383</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>320000</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: throughput</h2><div style="margin-left: 40px"><p>Count: 16</p><p>Code:</p><pre>  sri v0.2d, v16.2d, #3
  sri v1.2d, v16.2d, #3
  sri v2.2d, v16.2d, #3
  sri v3.2d, v16.2d, #3
  sri v4.2d, v16.2d, #3
  sri v5.2d, v16.2d, #3
  sri v6.2d, v16.2d, #3
  sri v7.2d, v16.2d, #3
  sri v8.2d, v16.2d, #3
  sri v9.2d, v16.2d, #3
  sri v10.2d, v16.2d, #3
  sri v11.2d, v16.2d, #3
  sri v12.2d, v16.2d, #3
  sri v13.2d, v16.2d, #3
  sri v14.2d, v16.2d, #3
  sri v15.2d, v16.2d, #3</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v16.16b, 17</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5002</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160204</td><td>80054</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320028</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160107</td><td>101</td><td>160006</td><td>100</td><td>160010</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80034</td><td>160105</td><td>101</td><td>160004</td><td>100</td><td>160008</td><td>300</td><td>640036</td><td>160108</td><td>200</td><td>160012</td><td>200</td><td>320024</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5002</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160024</td><td>82289</td><td>160109</td><td>11</td><td>160098</td><td>10</td><td>160102</td><td>0</td><td>30</td><td>0</td><td>640036</td><td>160018</td><td>20</td><td>0</td><td>160012</td><td>20</td><td>0</td><td>320092</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80356</td><td>160197</td><td>11</td><td>160186</td><td>10</td><td>160198</td><td>0</td><td>30</td><td>0</td><td>640044</td><td>160020</td><td>20</td><td>0</td><td>160014</td><td>20</td><td>0</td><td>320000</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80051</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>0</td><td>30</td><td>0</td><td>640184</td><td>160056</td><td>20</td><td>0</td><td>160046</td><td>20</td><td>0</td><td>320000</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80052</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>0</td><td>30</td><td>0</td><td>640572</td><td>160153</td><td>20</td><td>0</td><td>160143</td><td>20</td><td>0</td><td>320214</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80109</td><td>160060</td><td>11</td><td>160049</td><td>10</td><td>160049</td><td>0</td><td>30</td><td>0</td><td>640000</td><td>160010</td><td>20</td><td>0</td><td>160000</td><td>20</td><td>0</td><td>320184</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80034</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>0</td><td>30</td><td>0</td><td>640188</td><td>160057</td><td>20</td><td>0</td><td>160047</td><td>20</td><td>0</td><td>320184</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80180</td><td>160105</td><td>11</td><td>160094</td><td>10</td><td>160094</td><td>0</td><td>30</td><td>0</td><td>640388</td><td>160107</td><td>20</td><td>0</td><td>160097</td><td>20</td><td>0</td><td>320000</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80144</td><td>160097</td><td>11</td><td>160086</td><td>10</td><td>160098</td><td>0</td><td>30</td><td>0</td><td>640000</td><td>160010</td><td>20</td><td>0</td><td>160000</td><td>20</td><td>0</td><td>320000</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80140</td><td>160097</td><td>11</td><td>160086</td><td>10</td><td>160098</td><td>0</td><td>30</td><td>0</td><td>640000</td><td>160010</td><td>20</td><td>0</td><td>160000</td><td>20</td><td>0</td><td>320000</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80034</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>566</td><td>63925</td><td>18363</td><td>640628</td><td>161636</td><td>1378</td><td>654</td><td>160063</td><td>20</td><td>0</td><td>320000</td><td>1</td><td>0</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>