git clone --depth 1 --no-tags https://github.com/Mansiss/Vending-Machine-using-Mixed-Signal.git f:/verilog_sva_gh_scraper/data/full_repos/466816645
git clone --depth 1 --no-tags https://github.com/vinisha2410/3bit_Binary_Counter_With_Astable_Multivibrator_As_Clock_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/467174504
git clone --depth 1 --no-tags https://github.com/Akashk21/Johnson-Ring-Counters.git f:/verilog_sva_gh_scraper/data/full_repos/468022490
git clone --depth 1 --no-tags https://github.com/fleetingflatcher/DryerControlChip.git f:/verilog_sva_gh_scraper/data/full_repos/468102716
git clone --depth 1 --no-tags https://github.com/california-polytechnic-university/ECE3300_SPRING_2022_GROUP_4.git f:/verilog_sva_gh_scraper/data/full_repos/456379685
git clone --depth 1 --no-tags https://github.com/mahiru23/31cpu-static.git f:/verilog_sva_gh_scraper/data/full_repos/462262590
git clone --depth 1 --no-tags https://github.com/yaseminmenan/CN2.git f:/verilog_sva_gh_scraper/data/full_repos/460567916
git clone --depth 1 --no-tags https://github.com/ankitajaswal/CSUSProjects.git f:/verilog_sva_gh_scraper/data/full_repos/461042986
git clone --depth 1 --no-tags https://github.com/Nyanm/Relic-DigitalElectronicsExp.git f:/verilog_sva_gh_scraper/data/full_repos/464306193
git clone --depth 1 --no-tags https://github.com/Mahmoud8Saied/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/464359101
git clone --depth 1 --no-tags https://github.com/Romanchukk/clockonfpga.git f:/verilog_sva_gh_scraper/data/full_repos/461018215
git clone --depth 1 --no-tags https://github.com/RonKrakovsky/HDMI_RGB_DE10Nano.git f:/verilog_sva_gh_scraper/data/full_repos/464151485
git clone --depth 1 --no-tags https://github.com/shaurya0406/IETE_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/456002453
git clone --depth 1 --no-tags https://github.com/void7920/Sequential_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/456154896
git clone --depth 1 --no-tags https://github.com/CarlosChen1126/ICDesign_lab.git f:/verilog_sva_gh_scraper/data/full_repos/460831792
git clone --depth 1 --no-tags https://github.com/Ranaihab/ALU-N-bit-number.git f:/verilog_sva_gh_scraper/data/full_repos/461880898
git clone --depth 1 --no-tags https://github.com/iangohy/50002-1D-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/466426575
git clone --depth 1 --no-tags https://github.com/Akhil-DR/Full_adder_Analog.git f:/verilog_sva_gh_scraper/data/full_repos/466186152
git clone --depth 1 --no-tags https://github.com/ryanholz/VLSI2HW2.git f:/verilog_sva_gh_scraper/data/full_repos/466302768
git clone --depth 1 --no-tags https://github.com/raadkhan/Audio-Streamer.git f:/verilog_sva_gh_scraper/data/full_repos/467342569
git clone --depth 1 --no-tags https://github.com/h-asawa/DES-Algorithm-Using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/466143683
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/4-Stage-Pipelined-16-bit-FP-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/466844761
git clone --depth 1 --no-tags https://github.com/asigourou/Basic-Implementations-in-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/467082819
git clone --depth 1 --no-tags https://github.com/CyberSoul21/digital-systems-I-final-project-UNAL.git f:/verilog_sva_gh_scraper/data/full_repos/467226171
git clone --depth 1 --no-tags https://github.com/antoniotabacu/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/466492473
git clone --depth 1 --no-tags https://github.com/Shrey0601/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/466665822
git clone --depth 1 --no-tags https://github.com/AliBadry/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468096056
git clone --depth 1 --no-tags https://github.com/O-Shaheen/RISCV-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/458776990
git clone --depth 1 --no-tags https://github.com/youssefhesham200/Arithmetic-Logic-Unit-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457923013
git clone --depth 1 --no-tags https://github.com/reputation0809/IC_contest_2010.git f:/verilog_sva_gh_scraper/data/full_repos/457708111
git clone --depth 1 --no-tags https://github.com/Crazy2code15/Advanced-Encryption-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/457331459
git clone --depth 1 --no-tags https://github.com/2v/verilog-alu.git f:/verilog_sva_gh_scraper/data/full_repos/458208177
git clone --depth 1 --no-tags https://github.com/daniilpeshkov/calsoc.git f:/verilog_sva_gh_scraper/data/full_repos/459701649
git clone --depth 1 --no-tags https://github.com/AlonsoRS/ARMprocessors.git f:/verilog_sva_gh_scraper/data/full_repos/465931898
git clone --depth 1 --no-tags https://github.com/bhargav1236/picorv32-sv-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/468364401
git clone --depth 1 --no-tags https://github.com/MeanPaper/ECE385_Escape_From_Meteorites.git f:/verilog_sva_gh_scraper/data/full_repos/464079745
git clone --depth 1 --no-tags https://github.com/cennetceylan19/FPGA-Verilog-Giris.git f:/verilog_sva_gh_scraper/data/full_repos/456157866
git clone --depth 1 --no-tags https://github.com/thebigshed/TinyFPGA-A2-7Segment-133Mhz-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/456167894
git clone --depth 1 --no-tags https://github.com/busrayass/GraduationProject.git f:/verilog_sva_gh_scraper/data/full_repos/462897417
git clone --depth 1 --no-tags https://github.com/aakash-n-gupta/filter-jl.git f:/verilog_sva_gh_scraper/data/full_repos/463199985
git clone --depth 1 --no-tags https://github.com/Novandhika/Tugas_PKK.git f:/verilog_sva_gh_scraper/data/full_repos/463215822
git clone --depth 1 --no-tags https://github.com/DemonSunDa/MouseDriver_DSL.git f:/verilog_sva_gh_scraper/data/full_repos/463299382
git clone --depth 1 --no-tags https://github.com/lusiyuan-github/Cortex_M0_jichuang.git f:/verilog_sva_gh_scraper/data/full_repos/463421462
git clone --depth 1 --no-tags https://github.com/BobLouis/computer_organization.git f:/verilog_sva_gh_scraper/data/full_repos/464416655
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/462442340
git clone --depth 1 --no-tags https://github.com/Interestle/Misc.git f:/verilog_sva_gh_scraper/data/full_repos/461620575
git clone --depth 1 --no-tags https://github.com/EmergentComplexity/computer_architecture.git f:/verilog_sva_gh_scraper/data/full_repos/461573854
git clone --depth 1 --no-tags https://github.com/SyThulasi/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/461579257
git clone --depth 1 --no-tags https://github.com/sneakyaardvark/p2-alu.git f:/verilog_sva_gh_scraper/data/full_repos/464991782
git clone --depth 1 --no-tags https://github.com/bedros/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/465050356
git clone --depth 1 --no-tags https://github.com/vladandreiy/Risc-V.git f:/verilog_sva_gh_scraper/data/full_repos/465067219
git clone --depth 1 --no-tags https://github.com/NishantSahay123/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/461461206
git clone --depth 1 --no-tags https://github.com/jc123488/E_ICC2019_priliminary_univ_cell_based.git f:/verilog_sva_gh_scraper/data/full_repos/465619773
git clone --depth 1 --no-tags https://github.com/mean0705/mips_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/465738517
git clone --depth 1 --no-tags https://github.com/yell0101/CoAsia_OJT.git f:/verilog_sva_gh_scraper/data/full_repos/467319921
git clone --depth 1 --no-tags https://github.com/WillyChennnn/B_ICC2013_preliminary_grad_cell-based.git f:/verilog_sva_gh_scraper/data/full_repos/467374360
git clone --depth 1 --no-tags https://github.com/beiming0110/practice.git f:/verilog_sva_gh_scraper/data/full_repos/468418424
git clone --depth 1 --no-tags https://github.com/sunjian2187/Posit_Decoder_LDD.git f:/verilog_sva_gh_scraper/data/full_repos/466220378
git clone --depth 1 --no-tags https://github.com/vinayguggeri/JK-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/466136517
git clone --depth 1 --no-tags https://github.com/visionvlsi/verilogexamplesjntulab.git f:/verilog_sva_gh_scraper/data/full_repos/466671168
git clone --depth 1 --no-tags https://github.com/JoseZhang0210/CS225.git f:/verilog_sva_gh_scraper/data/full_repos/467105452
git clone --depth 1 --no-tags https://github.com/gyxxc/0.git f:/verilog_sva_gh_scraper/data/full_repos/467805171
git clone --depth 1 --no-tags https://github.com/MariaKlimova/DREC_FPGA_TASKS.git f:/verilog_sva_gh_scraper/data/full_repos/467896994
git clone --depth 1 --no-tags https://github.com/RVVeliscu/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/468514588
git clone --depth 1 --no-tags https://github.com/ChinhBean/VLSI_2021.1_UART8_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/457217036
git clone --depth 1 --no-tags https://github.com/alpharmike/cordic-machine.git f:/verilog_sva_gh_scraper/data/full_repos/458779348
git clone --depth 1 --no-tags https://github.com/louisdumontlouis/error_checking.git f:/verilog_sva_gh_scraper/data/full_repos/458894703
git clone --depth 1 --no-tags https://github.com/rakesh2215/voxygen.git f:/verilog_sva_gh_scraper/data/full_repos/458737381
git clone --depth 1 --no-tags https://github.com/PetervandenDoel/Simple-RISC-MACHINE.git f:/verilog_sva_gh_scraper/data/full_repos/457231376
git clone --depth 1 --no-tags https://github.com/Sam-Ofiaza/iverilog-alu.git f:/verilog_sva_gh_scraper/data/full_repos/457479158
git clone --depth 1 --no-tags https://github.com/kirolossedra/VerilogTools.git f:/verilog_sva_gh_scraper/data/full_repos/457534284
git clone --depth 1 --no-tags https://github.com/Jtuck777/CMPE140.git f:/verilog_sva_gh_scraper/data/full_repos/457236980
git clone --depth 1 --no-tags https://github.com/thirdless/Bootleg-8253.git f:/verilog_sva_gh_scraper/data/full_repos/456249711
git clone --depth 1 --no-tags https://github.com/tblink-bfms/tblink-bfms-i2c.git f:/verilog_sva_gh_scraper/data/full_repos/456317201
git clone --depth 1 --no-tags https://github.com/537Cheese/HOMEWORK2.git f:/verilog_sva_gh_scraper/data/full_repos/456733698
git clone --depth 1 --no-tags https://github.com/adithya-raj7/Random-Verilog-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/457172524
git clone --depth 1 --no-tags https://github.com/RafiMoldovsky/M152A_Lab3_Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/457104544
git clone --depth 1 --no-tags https://github.com/gfrank1688/97-ICC.git f:/verilog_sva_gh_scraper/data/full_repos/459093708
git clone --depth 1 --no-tags https://github.com/wangxuechun7215/ELEC5566M-Assignment1.git f:/verilog_sva_gh_scraper/data/full_repos/459168450
git clone --depth 1 --no-tags https://github.com/hakannsimsek/Single-Cycle-Datapath-Design.git f:/verilog_sva_gh_scraper/data/full_repos/460391560
git clone --depth 1 --no-tags https://github.com/alem1r/RISC-V-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/460389202
git clone --depth 1 --no-tags https://github.com/xifu-irap/tmtc-fw-old.git f:/verilog_sva_gh_scraper/data/full_repos/460011580
git clone --depth 1 --no-tags https://github.com/yt1969143065/laguage_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/460394281
git clone --depth 1 --no-tags https://github.com/Velz07/Velz07-MIPS-CPU-simulation.git f:/verilog_sva_gh_scraper/data/full_repos/460701724
git clone --depth 1 --no-tags https://github.com/treehacks2022/sha256asic.git f:/verilog_sva_gh_scraper/data/full_repos/461282434
git clone --depth 1 --no-tags https://github.com/navaneethans/lpddrmemory_model.git f:/verilog_sva_gh_scraper/data/full_repos/463766816
git clone --depth 1 --no-tags https://github.com/JimKnowler/icebreaker-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/464146749
git clone --depth 1 --no-tags https://github.com/jacky2256/GPIO_Expander_SPI.git f:/verilog_sva_gh_scraper/data/full_repos/463602254
git clone --depth 1 --no-tags https://github.com/windwen798/WaveComprehensive.git f:/verilog_sva_gh_scraper/data/full_repos/463601078
git clone --depth 1 --no-tags https://github.com/jblanda5/ECELab2.git f:/verilog_sva_gh_scraper/data/full_repos/463683770
git clone --depth 1 --no-tags https://github.com/Craftgy/verilog_new.git f:/verilog_sva_gh_scraper/data/full_repos/468223714
git clone --depth 1 --no-tags https://github.com/HeywardLiu/RISC-V-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/468412554
git clone --depth 1 --no-tags https://github.com/oliverab/vga_test.git f:/verilog_sva_gh_scraper/data/full_repos/468493488
git clone --depth 1 --no-tags https://github.com/Ashment/Systola.git f:/verilog_sva_gh_scraper/data/full_repos/467394306
git clone --depth 1 --no-tags https://github.com/mebukibu/mcpu.git f:/verilog_sva_gh_scraper/data/full_repos/467811402
git clone --depth 1 --no-tags https://github.com/dkilfoyle/myice2.git f:/verilog_sva_gh_scraper/data/full_repos/467901040
git clone --depth 1 --no-tags https://github.com/XiaoqingShi22/MIPS-Mem-Reg-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/463835005
git clone --depth 1 --no-tags https://github.com/HikzzZ/Cortex-M0.git f:/verilog_sva_gh_scraper/data/full_repos/467507779
git clone --depth 1 --no-tags https://github.com/anonimous334/CN2.git f:/verilog_sva_gh_scraper/data/full_repos/467546315
git clone --depth 1 --no-tags https://github.com/tron121/FPGA-Cricket.git f:/verilog_sva_gh_scraper/data/full_repos/464496736
