INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/Full_Adder_Sampad/Full_Adder_Sampad.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/Full_Adder_Sampad/Full_Adder_Sampad.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
