{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 3593, "design__instance__area": 31445.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 44, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0020169427152723074, "power__switching__total": 0.001076149637810886, "power__leakage__total": 3.69636588004596e-08, "power__total": 0.0030931292567402124, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.4514001800115663, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4514001800115663, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2959027551184336, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.143171811791879, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.295903, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.48074, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 20, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 44, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.6057490236420889, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6057490236420889, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8236550563610285, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.223501445898997, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.823655, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.223501, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 44, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3867447027649772, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3867447027649772, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.106105627287684, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.758427342395787, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.106106, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.268281, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 42, "design__max_fanout_violation__count": 44, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3830235403925238, "clock__skew__worst_setup": 0.3830235403925238, "timing__hold__ws": 0.10436501958044893, "timing__setup__ws": 2.0690454379879917, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.104365, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.069046, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4781, "design__instance__area__stdcell": 32931.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.396016, "design__instance__utilization__stdcell": 0.396016, "design__rows": 106, "design__rows:unithd": 106, "design__sites": 66462, "design__sites:unithd": 66462, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 26.2752, "design__instance__count__class:inverter": 84, "design__instance__area__class:inverter": 315.302, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 8027.7, "design__instance__count__class:multi_input_combinational_cell": 2272, "design__instance__area__class:multi_input_combinational_cell": 16604.7, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "design__instance__count__class:timing_repair_buffer": 733, "design__instance__area__class:timing_repair_buffer": 5241.28, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 82937.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 54, "design__instance__area__class:clock_buffer": 787.005, "design__instance__count__class:clock_inverter": 40, "design__instance__area__class:clock_inverter": 437.92, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 172, "antenna__violating__nets": 5, "antenna__violating__pins": 8, "route__antenna_violation__count": 5, "antenna_diodes_count": 2, "design__instance__count__class:antenna_cell": 2, "design__instance__area__class:antenna_cell": 5.0048, "route__net": 3580, "route__net__special": 2, "route__drc_errors__iter:0": 1488, "route__wirelength__iter:0": 93665, "route__drc_errors__iter:1": 786, "route__wirelength__iter:1": 92750, "route__drc_errors__iter:2": 736, "route__wirelength__iter:2": 92626, "route__drc_errors__iter:3": 155, "route__wirelength__iter:3": 92580, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 92563, "route__drc_errors": 0, "route__wirelength": 92563, "route__vias": 24955, "route__vias__singlecut": 24955, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 446.81, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 45, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 45, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 45, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 44, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.44622698465971494, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.44622698465971494, "timing__hold__ws__corner:min_tt_025C_1v80": 0.29308589718068845, "timing__setup__ws__corner:min_tt_025C_1v80": 9.202955102912682, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.293086, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.565711, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 45, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 44, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5973858243833627, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.5973858243833627, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8188134846360117, "timing__setup__ws__corner:min_ss_100C_1v60": 2.3661535622783507, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.818814, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.366153, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 45, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 44, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3830235403925238, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3830235403925238, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10436501958044893, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.800120214952507, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.104365, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.334148, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 45, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 44, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.45710533874071174, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.45710533874071174, "timing__hold__ws__corner:max_tt_025C_1v80": 0.29854275452335405, "timing__setup__ws__corner:max_tt_025C_1v80": 9.085876308495017, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.298543, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.394936, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 45, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 42, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 44, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.6155114370183228, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6155114370183228, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8281310316336966, "timing__setup__ws__corner:max_ss_100C_1v60": 2.0690454379879917, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.828131, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.069046, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 45, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 44, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3914254031691761, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3914254031691761, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10858680928444014, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.716952961736496, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.108587, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.205774, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 45, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 45, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79941, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000591011, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000457955, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.58773e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000457955, "design_powergrid__voltage__worst": 0.000457955, "design_powergrid__voltage__worst__net:VPWR": 1.79941, "design_powergrid__drop__worst": 0.000591011, "design_powergrid__drop__worst__net:VPWR": 0.000591011, "design_powergrid__voltage__worst__net:VGND": 0.000457955, "design_powergrid__drop__worst__net:VGND": 0.000457955, "ir__voltage__worst": 1.8, "ir__drop__avg": 8.95e-05, "ir__drop__worst": 0.000591, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}