C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.ShiftRows work.testbench_shiftRows -quiet -auto_acc_if_foreign -work work -L iCE40UP +acc -allow_unnamed -o _opt2 -id 1-00be43e604b8-690a8bd6-328-4b44 +__design_bin_path+C:/Users/wchan/Documents/GitHub/e155Lab7/lab07_fpga/testing_sim +__betafsm