Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 17:49:54 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_392_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 ModCount301_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No6_instance/Y_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.264ns (7.255%)  route 3.375ns (92.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 6.626 - 4.000 ) 
    Source Clock Delay      (SCD):    3.205ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.254ns (routing 0.921ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.966ns (routing 0.836ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=63430, routed)       2.254     3.205    ModCount301_instance/clk_IBUF_BUFG
    SLICE_X115Y278       FDCE                                         r  ModCount301_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y278       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.281 r  ModCount301_instance/count_reg[1]/Q
                         net (fo=4915, routed)        3.183     6.464    MUX_Product_3_impl_0_instance/count_reg[4][1]
    SLICE_X143Y405       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.563 r  MUX_Product_3_impl_0_instance/Y[31]_i_5/O
                         net (fo=1, routed)           0.143     6.706    MUX_Product_3_impl_0_instance/Y[31]_i_5_n_0
    SLICE_X143Y406       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     6.795 r  MUX_Product_3_impl_0_instance/Y[31]_i_1/O
                         net (fo=1, routed)           0.049     6.844    Delay1No6_instance/D[19]
    SLICE_X143Y406       FDCE                                         r  Delay1No6_instance/Y_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=63430, routed)       1.966     6.626    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X143Y406       FDCE                                         r  Delay1No6_instance/Y_reg[31]/C
                         clock pessimism              0.376     7.002    
                         clock uncertainty           -0.035     6.967    
    SLICE_X143Y406       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.992    Delay1No6_instance/Y_reg[31]
  -------------------------------------------------------------------
                         required time                          6.992    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  0.148    




