Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon Apr 06 15:22:37 2015
| Host              : PCPSB375 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7vx690t-ffg1761
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/datain_io/FSM_sequential_state_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/datain_io/FSM_sequential_state_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/datain_io/FSM_sequential_state_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/datain_io/FSM_sequential_state_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/datain_io/FSM_sequential_state_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/datain_io/FSM_sequential_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.602        0.000                      0                21341        0.054        0.000                      0                21341        0.170        0.000                       0                  9064  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                 ------------         ----------      --------------
clk200                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clkfbout_trigger_clock_synth                                                                                                                                                        {0.000 2.500}        5.000           200.000         
  cross_clk_trigger_clock_synth                                                                                                                                                       {0.000 50.000}       100.000         10.000          
  proc_clk_trigger_clock_synth                                                                                                                                                        {0.000 5.000}        10.000          100.000         
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                           {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                                                                            {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                                                                             {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                                                                             {0.000 8.000}        16.000          62.500          
gt_clk                                                                                                                                                                                {0.000 4.000}        8.000           125.000         
  I                                                                                                                                                                                   {0.000 16.000}       32.000          31.250          
  clkfb                                                                                                                                                                               {0.000 4.000}        8.000           125.000         
prog_clk                                                                                                                                                                              {0.000 3.200}        6.400           156.250         
  clk125_ub                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clkdiv_fb                                                                                                                                                                           {0.000 16.000}       32.000          31.250          
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {0.000 1.600}        3.200           312.500         
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   {0.000 1.600}        3.200           312.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200                                                                                                                                                                                      0.824        0.000                      0                  613        0.098        0.000                      0                  613        1.100        0.000                       0                   323  
  clkfbout_trigger_clock_synth                                                                                                                                                                                                                                                                                                          3.929        0.000                       0                     2  
  cross_clk_trigger_clock_synth                                                                                                                                                                                                                                                                                                        98.929        0.000                       0                     1  
  proc_clk_trigger_clock_synth                                                                                                                                                              1.671        0.000                      0                 5245        0.060        0.000                      0                 5245        4.358        0.000                       0                  1317  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK                                                                                                                                                                                                                            13.580        0.000                       0                     1  
eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                                             5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                             14.929        0.000                       0                     2  
  clkout0                                                                                                                                                                                   2.658        0.000                      0                 8984        0.063        0.000                      0                 8984        2.286        0.000                       0                  4053  
  clkout1                                                                                                                                                                                  13.980        0.000                      0                  164        0.138        0.000                      0                  164        7.600        0.000                       0                   134  
gt_clk                                                                                                                                                                                      6.028        0.000                      0                   71        0.149        0.000                      0                   71        2.000        0.000                       0                    89  
  I                                                                                                                                                                                        23.594        0.000                      0                 3809        0.054        0.000                      0                 3809       15.600        0.000                       0                  1737  
  clkfb                                                                                                                                                                                                                                                                                                                                 6.929        0.000                       0                     2  
prog_clk                                                                                                                                                                                                                                                                                                                                1.700        0.000                       0                     1  
  clk125_ub                                                                                                                                                                                                                                                                                                                             6.591        0.000                       0                     3  
  clkdiv_fb                                                                                                                                                                                                                                                                                                                            30.929        0.000                       0                     2  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        0.744        0.000                      0                 1109        0.090        0.000                      0                 1109        0.170        0.000                       0                   697  
slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         0.602        0.000                      0                 1109        0.092        0.000                      0                 1109        0.170        0.000                       0                   697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0             5.655        0.000                      0                   28        0.061        0.000                      0                   28  
clkout0       clkout1             6.166        0.000                      0                   24        0.073        0.000                      0                   24  
I             gt_clk              2.927        0.000                      0                    1        1.959        0.000                      0                    1  
gt_clk        I                   5.001        0.000                      0                    1        0.710        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                            From Clock                                                                                                                                                                            To Clock                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                            ----------                                                                                                                                                                            --------                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                     I                                                                                                                                                                                     I                                                                                                                                                                                          27.912        0.000                      0                   76        0.312        0.000                      0                   76  
**async_default**                                                                                                                                                                     clk200                                                                                                                                                                                clk200                                                                                                                                                                                      2.353        0.000                      0                   18        0.390        0.000                      0                   18  
**async_default**                                                                                                                                                                     clkout0                                                                                                                                                                               clkout0                                                                                                                                                                                     6.071        0.000                      0                   62        0.314        0.000                      0                   62  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK        1.624        0.000                      0                   14        0.239        0.000                      0                   14  
**async_default**                                                                                                                                                                     slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK   slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK         1.897        0.000                      0                   14        0.357        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.457ns (15.928%)  route 2.412ns (84.072%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.720ns = ( 9.720 - 5.000 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.145     5.968    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X219Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y149       FDRE (Prop_fdre_C_Q)         0.223     6.191 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[3]/Q
                         net (fo=4, routed)           0.977     7.169    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[3]
    SLICE_X219Y149       LUT4 (Prop_lut4_I0_O)        0.054     7.223 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[8]_i_2/O
                         net (fo=4, routed)           0.275     7.497    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[8]_i_2
    SLICE_X218Y149       LUT4 (Prop_lut4_I2_O)        0.137     7.634 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_4__0/O
                         net (fo=3, routed)           0.455     8.089    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_4__0
    SLICE_X218Y150       LUT4 (Prop_lut4_I0_O)        0.043     8.132 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.705     8.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X218Y150       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.993     9.720    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X218Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
                         clock pessimism              0.177     9.897    
                         clock uncertainty           -0.035     9.862    
    SLICE_X218Y150       FDRE (Setup_fdre_C_CE)      -0.201     9.661    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.661    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.352ns (12.001%)  route 2.581ns (87.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 9.740 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.703     8.792    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.013     9.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.177     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X221Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.680    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.352ns (12.001%)  route 2.581ns (87.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 9.740 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.703     8.792    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.013     9.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.177     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X221Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.680    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.352ns (12.001%)  route 2.581ns (87.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 9.740 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.703     8.792    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.013     9.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.177     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X221Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.680    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.352ns (12.001%)  route 2.581ns (87.999%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 9.740 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.703     8.792    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y151       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.013     9.740    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.177     9.917    
                         clock uncertainty           -0.035     9.881    
    SLICE_X221Y151       FDRE (Setup_fdre_C_CE)      -0.201     9.680    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.680    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.352ns (11.947%)  route 2.594ns (88.053%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 9.755 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.717     8.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.028     9.755    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.177     9.932    
                         clock uncertainty           -0.035     9.897    
    SLICE_X221Y152       FDRE (Setup_fdre_C_CE)      -0.201     9.696    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.352ns (11.947%)  route 2.594ns (88.053%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 9.755 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.717     8.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.028     9.755    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.177     9.932    
                         clock uncertainty           -0.035     9.897    
    SLICE_X221Y152       FDRE (Setup_fdre_C_CE)      -0.201     9.696    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.352ns (11.947%)  route 2.594ns (88.053%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 9.755 - 5.000 ) 
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         5.036     5.859    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y150       FDRE (Prop_fdre_C_Q)         0.223     6.082 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=4, routed)           1.097     7.179    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[9]
    SLICE_X220Y149       LUT4 (Prop_lut4_I1_O)        0.043     7.222 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_9/O
                         net (fo=2, routed)           0.429     7.651    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_9
    SLICE_X220Y150       LUT6 (Prop_lut6_I0_O)        0.043     7.694 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_4/O
                         net (fo=1, routed)           0.352     8.046    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_4
    SLICE_X220Y151       LUT6 (Prop_lut6_I1_O)        0.043     8.089 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1/O
                         net (fo=19, routed)          0.717     8.805    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1
    SLICE_X221Y152       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.028     9.755    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X221Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]/C
                         clock pessimism              0.177     9.932    
                         clock uncertainty           -0.035     9.897    
    SLICE_X221Y152       FDRE (Setup_fdre_C_CE)      -0.201     9.696    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.696    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.495ns (16.542%)  route 2.497ns (83.458%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 9.736 - 5.000 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.910     5.733    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y155       FDRE (Prop_fdre_C_Q)         0.259     5.992 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           1.081     7.073    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X213Y156       LUT6 (Prop_lut6_I1_O)        0.043     7.116 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_4__0/O
                         net (fo=3, routed)           0.329     7.445    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_4__0
    SLICE_X213Y158       LUT5 (Prop_lut5_I1_O)        0.043     7.488 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=1, routed)           0.457     7.945    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/I3
    SLICE_X215Y158       LUT6 (Prop_lut6_I1_O)        0.043     7.988 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.000     7.988    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/n_0_FSM_sequential_rx_state[3]_i_3
    SLICE_X215Y158       MUXF7 (Prop_muxf7_I0_O)      0.107     8.095 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.630     8.725    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_2_sync_cplllock
    SLICE_X216Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.009     9.736    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.177     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X216Y156       FDRE (Setup_fdre_C_CE)      -0.259     9.619    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 0.495ns (16.542%)  route 2.497ns (83.458%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns = ( 9.736 - 5.000 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.910     5.733    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X212Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y155       FDRE (Prop_fdre_C_Q)         0.259     5.992 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]/Q
                         net (fo=2, routed)           1.081     7.073    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[3]
    SLICE_X213Y156       LUT6 (Prop_lut6_I1_O)        0.043     7.116 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_4__0/O
                         net (fo=3, routed)           0.329     7.445    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_time_cnt[0]_i_4__0
    SLICE_X213Y158       LUT5 (Prop_lut5_I1_O)        0.043     7.488 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_7/O
                         net (fo=1, routed)           0.457     7.945    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/I3
    SLICE_X215Y158       LUT6 (Prop_lut6_I1_O)        0.043     7.988 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.000     7.988    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/n_0_FSM_sequential_rx_state[3]_i_3
    SLICE_X215Y158       MUXF7 (Prop_muxf7_I0_O)      0.107     8.095 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/FSM_sequential_rx_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.630     8.725    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_2_sync_cplllock
    SLICE_X216Y156       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.009     9.736    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.177     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X216Y156       FDRE (Setup_fdre_C_CE)      -0.259     9.619    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                  0.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.366ns (42.759%)  route 0.490ns (57.241%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.417     2.776    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/independent_clock_bufg
    SLICE_X210Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y163       FDRE (Prop_fdre_C_Q)         0.118     2.894 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/Q
                         net (fo=2, routed)           0.207     3.101    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter[22]
    SLICE_X211Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     3.243 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.243    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/n_0_gt0_rx_cdrlock_counter_reg[24]_i_2
    SLICE_X211Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.284 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.283     3.567    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/data0[25]
    SLICE_X210Y164       LUT3 (Prop_lut3_I2_O)        0.065     3.632 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     3.632    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_0[25]
    SLICE_X210Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.124     3.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/independent_clock_bufg
    SLICE_X210Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[25]/C
                         clock pessimism             -0.123     3.438    
    SLICE_X210Y164       FDRE (Hold_fdre_C_D)         0.096     3.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reset_reg/D
                            (rising edge-triggered cell FDSE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.146ns (19.161%)  route 0.616ns (80.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.679ns
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.630     2.989    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y156       FDRE (Prop_fdre_C_Q)         0.118     3.107 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/Q
                         net (fo=15, routed)          0.616     3.723    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/out[3]
    SLICE_X216Y158       LUT6 (Prop_lut6_I4_O)        0.028     3.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/adapt_count_reset_i_1/O
                         net (fo=1, routed)           0.000     3.751    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_1_sync_cplllock
    SLICE_X216Y158       FDSE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.241     3.679    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reset_reg/C
                         clock pessimism             -0.123     3.556    
    SLICE_X216Y158       FDSE (Hold_fdse_C_D)         0.087     3.643    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.751    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.146ns (23.466%)  route 0.476ns (76.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.570ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.634     2.994    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X216Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y157       FDRE (Prop_fdre_C_Q)         0.118     3.112 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/Q
                         net (fo=21, routed)          0.476     3.588    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_state[1]
    SLICE_X214Y157       LUT5 (Prop_lut5_I1_O)        0.028     3.616 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_i_1/O
                         net (fo=1, routed)           0.000     3.616    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_check_tlock_max_i_1
    SLICE_X214Y157       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.132     3.570    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X214Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism             -0.123     3.446    
    SLICE_X214Y157       FDRE (Hold_fdre_C_D)         0.060     3.506    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -3.506    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.254ns (32.408%)  route 0.530ns (67.592%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.541     2.900    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/Q
                         net (fo=2, routed)           0.530     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]
    SLICE_X217Y165       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     3.643 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.643    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count_reg[20]_i_1
    SLICE_X217Y166       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.684 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.684    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_7_adapt_count_reg[24]_i_1
    SLICE_X217Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.178     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X217Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]/C
                         clock pessimism             -0.123     3.492    
    SLICE_X217Y166       FDRE (Hold_fdre_C_D)         0.071     3.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.394ns (44.829%)  route 0.485ns (55.171%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.417     2.776    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/independent_clock_bufg
    SLICE_X210Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y163       FDRE (Prop_fdre_C_Q)         0.118     2.894 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/Q
                         net (fo=2, routed)           0.207     3.101    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter[22]
    SLICE_X211Y163       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.142     3.243 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.243    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/n_0_gt0_rx_cdrlock_counter_reg[24]_i_2
    SLICE_X211Y164       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066     3.309 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.278     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/data0[28]
    SLICE_X210Y164       LUT3 (Prop_lut3_I2_O)        0.068     3.655 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.655    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_0[28]
    SLICE_X210Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.124     3.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/independent_clock_bufg
    SLICE_X210Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[28]/C
                         clock pessimism             -0.123     3.438    
    SLICE_X210Y164       FDRE (Hold_fdre_C_D)         0.087     3.525    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.265ns (33.343%)  route 0.530ns (66.657%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.541     2.900    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/Q
                         net (fo=2, routed)           0.530     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]
    SLICE_X217Y165       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     3.643 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.643    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count_reg[20]_i_1
    SLICE_X217Y166       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.695 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.695    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_5_adapt_count_reg[24]_i_1
    SLICE_X217Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.178     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X217Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[26]/C
                         clock pessimism             -0.123     3.492    
    SLICE_X217Y166       FDRE (Hold_fdre_C_D)         0.071     3.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.695    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.343ns (38.709%)  route 0.543ns (61.291%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.417     2.776    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/independent_clock_bufg
    SLICE_X210Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y163       FDRE (Prop_fdre_C_Q)         0.118     2.894 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/Q
                         net (fo=2, routed)           0.207     3.101    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter[22]
    SLICE_X211Y163       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.157     3.258 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.336     3.594    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/data0[24]
    SLICE_X210Y164       LUT3 (Prop_lut3_I2_O)        0.068     3.662 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     3.662    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_0[24]
    SLICE_X210Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.124     3.562    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/independent_clock_bufg
    SLICE_X210Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]/C
                         clock pessimism             -0.123     3.438    
    SLICE_X210Y164       FDRE (Hold_fdre_C_D)         0.087     3.525    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.525    
                         arrival time                           3.662    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.273ns (34.008%)  route 0.530ns (65.992%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.541     2.900    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X217Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y165       FDRE (Prop_fdre_C_Q)         0.100     3.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]/Q
                         net (fo=2, routed)           0.530     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[22]
    SLICE_X217Y165       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113     3.643 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.643    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_adapt_count_reg[20]_i_1
    SLICE_X217Y166       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.703 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_6_adapt_count_reg[24]_i_1
    SLICE_X217Y166       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.178     3.615    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X217Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[25]/C
                         clock pessimism             -0.123     3.492    
    SLICE_X217Y166       FDRE (Hold_fdre_C_D)         0.071     3.563    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/adapt_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.563    
                         arrival time                           3.703    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.453%)  route 0.700ns (84.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.641     3.000    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X218Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y150       FDRE (Prop_fdre_C_Q)         0.100     3.100 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/Q
                         net (fo=3, routed)           0.290     3.390    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[9]
    SLICE_X218Y150       LUT4 (Prop_lut4_I3_O)        0.028     3.418 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.410     3.828    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X218Y149       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.363     3.800    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]/C
                         clock pessimism             -0.123     3.677    
    SLICE_X218Y149       FDRE (Hold_fdre_C_CE)        0.010     3.687    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.453%)  route 0.700ns (84.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.800ns
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.641     3.000    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X218Y150                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y150       FDRE (Prop_fdre_C_Q)         0.100     3.100 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[9]/Q
                         net (fo=3, routed)           0.290     3.390    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg__0[9]
    SLICE_X218Y150       LUT4 (Prop_lut4_I3_O)        0.028     3.418 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count[9]_i_2__0/O
                         net (fo=10, routed)          0.410     3.828    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_mmcm_lock_count[9]_i_2__0
    SLICE_X218Y149       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.363     3.800    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X218Y149                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]/C
                         clock pessimism             -0.123     3.677    
    SLICE_X218Y149       FDRE (Hold_fdre_C_CE)        0.010     3.687    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/mmcm_lock_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                 
Min Period        n/a     BUFG/I                        n/a            1.408     5.000   3.592   BUFGCTRL_X0Y18       slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/I                                                    
Min Period        n/a     GTHE2_COMMON/QPLLLOCKDETCLK   n/a            1.408     5.000   3.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/QPLLLOCKDETCLK                                                         
Min Period        n/a     GTHE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.408     5.000   3.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/CPLLLOCKDETCLK   
Min Period        n/a     MMCME2_ADV/CLKIN1             n/a            1.071     5.000   3.929   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X206Y161       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                  
Min Period        n/a     FDPE/C                        n/a            0.750     5.000   4.250   SLICE_X206Y161       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[2]/C                                                                  
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X212Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[11]/C                   
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X210Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[13]/C                   
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X210Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[15]/C                   
Min Period        n/a     FDRE/C                        n/a            0.750     5.000   4.250   SLICE_X210Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[17]/C                   
Max Period        n/a     MMCME2_ADV/CLKIN1             n/a            100.000   5.000   95.000  MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X210Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[5]/C                    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X210Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[7]/C                    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X210Y159       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[9]/C                    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X219Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg1/C    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X219Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg3/C    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X219Y158       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg5/C    
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X215Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C  
Low Pulse Width   Slow    FDRE/C                        n/a            0.400     2.500   2.100   SLICE_X215Y161       eth/phy/inst/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/C                                
High Pulse Width  Slow    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
High Pulse Width  Fast    MMCME2_ADV/CLKIN1             n/a            1.400     2.500   1.100   MMCME2_ADV_X0Y9      slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKIN1                                             
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[18]/C                   
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[19]/C                   
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[20]/C                   
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[21]/C                   
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[22]/C                   
High Pulse Width  Slow    FDRE/C                        n/a            0.350     2.500   2.150   SLICE_X210Y163       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter_reg[23]/C                   
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X206Y161       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[0]/C                                                                  
High Pulse Width  Slow    FDPE/C                        n/a            0.350     2.500   2.150   SLICE_X206Y161       eth/phy/inst/core_resets_i/pma_reset_pipe_reg[1]/C                                                                  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_trigger_clock_synth
  To Clock:  clkfbout_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_trigger_clock_synth
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                        
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929    MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   5.000   95.000   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   5.000   208.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  cross_clk_trigger_clock_synth
  To Clock:  cross_clk_trigger_clock_synth

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cross_clk_trigger_clock_synth
Waveform:           { 0 50 }
Period:             100.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                       
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     100.000  98.929   MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   100.000  113.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  proc_clk_trigger_clock_synth
  To Clock:  proc_clk_trigger_clock_synth

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 4.537ns (69.287%)  route 2.011ns (30.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.840    15.633    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 4.537ns (69.287%)  route 2.011ns (30.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.840    15.633    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.548ns  (logic 4.537ns (69.287%)  route 2.011ns (30.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.840    15.633    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.633    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 4.537ns (69.426%)  route 1.998ns (30.574%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.827    15.620    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 4.537ns (69.426%)  route 1.998ns (30.574%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.827    15.620    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.535ns  (logic 4.537ns (69.426%)  route 1.998ns (30.574%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.827    15.620    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.620    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 4.537ns (69.450%)  route 1.996ns (30.550%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.825    15.618    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 4.537ns (69.450%)  route 1.996ns (30.550%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.825    15.618    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 4.537ns (69.450%)  route 1.996ns (30.550%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.996ns = ( 17.996 - 10.000 ) 
    Source Clock Delay      (SCD):    9.085ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.492     9.085    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/proc_clk
    RAMB36_X8Y37                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y37         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.885 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_phi_3/RAM_reg/DOADO[29]
                         net (fo=16, routed)          1.171    12.056    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m23[14]
    DSP48_X9Y80          DSP48E1 (Prop_dsp48e1_A[23]_P[17])
                                                      2.737    14.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_31/P[17]
                         net (fo=31, routed)          0.825    15.618    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_it_corr_31
    DSP48_X8Y81          DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.159    17.996    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X8Y81                                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg/CLK
                         clock pessimism              0.769    18.765    
                         clock uncertainty           -0.066    18.699    
    DSP48_X8Y81          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -1.395    17.304    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/it_corr_3_reg
  -------------------------------------------------------------------
                         required time                         17.304    
                         arrival time                         -15.618    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/iphi0_corr_5_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (proc_clk_trigger_clock_synth rise@10.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 4.537ns (68.470%)  route 2.089ns (31.530%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.054ns = ( 18.054 - 10.000 ) 
    Source Clock Delay      (SCD):    9.025ns
    Clock Pessimism Removal (CPR):    0.769ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.104     2.927    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     3.020 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.030     5.050    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.127 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.373     7.500    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     7.593 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.432     9.025    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/proc_clk
    RAMB36_X7Y38                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOBDO[12])
                                                      1.800    10.825 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/lookup_z_1/RAM_reg/DOBDO[12]
                         net (fo=16, routed)          0.913    11.738    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/m15[14]
    DSP48_X9Y77          DSP48E1 (Prop_dsp48e1_A[16]_P[17])
                                                      2.737    14.475 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/iphi0_corr_51/P[17]
                         net (fo=31, routed)          1.176    15.651    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/n_88_iphi0_corr_51
    DSP48_X10Y82         DSP48E1                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/iphi0_corr_5_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                     10.000    10.000 r  
    H19                                               0.000    10.000 r  clk200_p
                         net (fo=0)                   0.000    10.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    10.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.950    12.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    12.760 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.746    14.506    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.579 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.175    16.754    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.837 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.217    18.054    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/proc_clk
    DSP48_X10Y82                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/iphi0_corr_5_reg/CLK
                         clock pessimism              0.769    18.823    
                         clock uncertainty           -0.066    18.757    
    DSP48_X10Y82         DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -1.395    17.362    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/iphi0_corr_5_reg
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                  1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.500%)  route 0.160ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    0.730ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.677     4.552    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/proc_clk
    SLICE_X163Y153                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y153       FDRE (Prop_fdre_C_Q)         0.100     4.652 r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[41]/Q
                         net (fo=2, routed)           0.160     4.812    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/Q[41]
    RAMB36_X10Y30        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.931     5.327    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/proc_clk
    RAMB36_X10Y30                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.730     4.597    
    RAMB36_X10Y30        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     4.752    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/Projection/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.752    
                         arrival time                           4.812    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.107ns (49.339%)  route 0.110ns (50.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.698     4.573    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X150Y144                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y144       FDRE (Prop_fdre_C_Q)         0.107     4.680 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[8]/Q
                         net (fo=2, routed)           0.110     4.790    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I1[8]
    SLICE_X152Y143       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.941     5.337    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y143                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2/CLK
                         clock pessimism             -0.729     4.608    
    SLICE_X152Y143       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     4.724    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -4.724    
                         arrival time                           4.790    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL2/vmstuboutPHI2Z2_n1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.896%)  route 0.151ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.352ns
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.684     4.559    slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL2/proc_clk
    SLICE_X130Y142                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL2/vmstuboutPHI2Z2_n1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y142       FDRE (Prop_fdre_C_Q)         0.118     4.677 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1VMRouteL2/vmstuboutPHI2Z2_n1_reg[9]/Q
                         net (fo=4, routed)           0.151     4.828    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/D[9]
    RAMB18_X8Y57         RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.956     5.352    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/proc_clk
    RAMB18_X8Y57                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/RAM_reg/CLKARDCLK
                         clock pessimism             -0.748     4.604    
    RAMB18_X8Y57         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.155     4.759    slaves/slave6/trigger_top/tracklet_processing_phi0/VMStub_R1L2PHI2Z2n1/VMStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/iphi_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/full_iphi_res_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.133ns (32.118%)  route 0.281ns (67.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.720     4.595    slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/proc_clk
    SLICE_X175Y151                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/iphi_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y151       FDRE (Prop_fdre_C_Q)         0.100     4.695 r  slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/iphi_2_reg[3]/Q
                         net (fo=2, routed)           0.281     4.976    slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/n_0_iphi_2_reg[3]
    SLICE_X177Y148       LUT5 (Prop_lut5_I2_O)        0.033     5.009 r  slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/full_iphi_res_3[4]_i_1/O
                         net (fo=1, routed)           0.000     5.009    slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/n_0_full_iphi_res_3[4]_i_1
    SLICE_X177Y148       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/full_iphi_res_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.017     5.413    slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/proc_clk
    SLICE_X177Y148                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/full_iphi_res_3_reg[4]/C
                         clock pessimism             -0.549     4.864    
    SLICE_X177Y148       FDRE (Hold_fdre_C_D)         0.075     4.939    slaves/slave6/trigger_top/tracklet_processing_phi0/ProjCombL3_L1L2/full_iphi_res_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.939    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.113%)  route 0.094ns (46.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.700     4.575    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X156Y146                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y146       FDRE (Prop_fdre_C_Q)         0.107     4.682 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/it_14_reg[7]/Q
                         net (fo=1, routed)           0.094     4.777    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/out[7]
    SLICE_X156Y145       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.942     5.338    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X156Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2/CLK
                         clock pessimism             -0.749     4.589    
    SLICE_X156Y145       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     4.705    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/it_2_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -4.705    
                         arrival time                           4.777    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.941%)  route 0.143ns (61.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.771     4.646    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/proc_clk
    SLICE_X175Y145                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y145       FDRE (Prop_fdre_C_Q)         0.091     4.737 r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/data_in_dly_reg[6]/Q
                         net (fo=2, routed)           0.143     4.880    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/Q[6]
    RAMB18_X11Y58        RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        1.045     5.441    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/proc_clk
    RAMB18_X11Y58                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.751     4.690    
    RAMB18_X11Y58        RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.117     4.807    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.968%)  route 0.108ns (52.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.337ns
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.698     4.573    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/proc_clk
    SLICE_X151Y143                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y143       FDRE (Prop_fdre_C_Q)         0.100     4.673 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/irinv_14_reg[2]/Q
                         net (fo=2, routed)           0.108     4.782    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/I1[2]
    SLICE_X152Y143       SRL16E                                       r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.941     5.337    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X152Y143                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[2]_srl2/CLK
                         clock pessimism             -0.729     4.608    
    SLICE_X152Y143       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     4.706    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/irinv_2_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -4.706    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_der_6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.068%)  route 0.138ns (53.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.701     4.576    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X160Y149                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_der_6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y149       FDRE (Prop_fdre_C_Q)         0.118     4.694 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_der_6_reg[8]/Q
                         net (fo=1, routed)           0.138     4.832    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/iphi_der_6[8]
    SLICE_X160Y150       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.872     5.268    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X160Y150                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[17]/C
                         clock pessimism             -0.549     4.719    
    SLICE_X160Y150       FDRE (Hold_fdre_C_D)         0.037     4.756    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.756    
                         arrival time                           4.832    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.151%)  route 0.149ns (55.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.297ns
    Source Clock Delay      (SCD):    4.605ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.730     4.605    slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/proc_clk
    SLICE_X162Y148                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.118     4.723 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/projection1/projection_reg[30]/Q
                         net (fo=2, routed)           0.149     4.872    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/I1[30]
    SLICE_X163Y151       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.901     5.297    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/proc_clk
    SLICE_X163Y151                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[30]/C
                         clock pessimism             -0.549     4.748    
    SLICE_X163Y151       FDRE (Hold_fdre_C_D)         0.047     4.795    slaves/slave6/trigger_top/tracklet_processing_phi0/Proj_L1L2_L3/data_in_dly_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.795    
                         arrival time                           4.872    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/data_in_dly_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by proc_clk_trigger_clock_synth  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             proc_clk_trigger_clock_synth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (proc_clk_trigger_clock_synth rise@0.000ns - proc_clk_trigger_clock_synth rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.794%)  route 0.158ns (57.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.357ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    0.749ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.181     1.540    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.566 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.895     2.461    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.511 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.338     3.849    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.875 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.691     4.566    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/proc_clk
    SLICE_X144Y137                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/data_in_dly_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y137       FDRE (Prop_fdre_C_Q)         0.118     4.684 r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/data_in_dly_reg[28]/Q
                         net (fo=2, routed)           0.158     4.842    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/I1[28]
    RAMB18_X9Y54         RAMB18E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock proc_clk_trigger_clock_synth rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         1.240     1.677    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     1.707 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.192     2.899    slaves/slave6/trigger_top/trigger_clock_synth/inst/clk_in1_trigger_clock_synth
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.952 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.414     4.366    slaves/slave6/trigger_top/trigger_clock_synth/inst/proc_clk_trigger_clock_synth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     4.396 r  slaves/slave6/trigger_top/trigger_clock_synth/inst/clkout2_buf/O
                         net (fo=1323, routed)        0.961     5.357    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/proc_clk
    RAMB18_X9Y54                                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.749     4.608    
    RAMB18_X9Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     4.763    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg
  -------------------------------------------------------------------
                         required time                         -4.763    
                         arrival time                           4.842    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         proc_clk_trigger_clock_synth
Waveform:           { 0 5 }
Period:             10.000
Sources:            { slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB36_X11Y30    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB36_X11Y30    slaves/slave6/trigger_top/tracklet_processing_phi0/AllProj_L3/AllProjection/RAM_reg/CLKBWRCLK    
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X9Y54     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X9Y54     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L1n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X9Y56     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X9Y56     slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L2n1/AllStub/RAM_reg/CLKBWRCLK     
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X12Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X12Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/AllStubs_R1L3n1/AllStub_MC/RAM_reg/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905    RAMB18_X11Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X11Y58    slaves/slave6/trigger_top/tracklet_processing_phi0/FML3_L1L2/FullMatch/RAM_reg/CLKBWRCLK         
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y9  slaves/slave6/trigger_top/trigger_clock_synth/inst/mmcm_adv_inst/CLKOUT1                         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[5]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[6]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[7]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[8]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[9]_srl8/CLK          
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X148Y147   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[0]_srl5/CLK            
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X148Y147   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_z_6_reg[1]_srl5/CLK            
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[10]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X144Y147   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[11]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X144Y147   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[12]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X144Y147   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[13]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X144Y147   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[14]_srl8/CLK         
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[3]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[4]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[5]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[6]_srl8/CLK          
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     5.000   4.358    SLICE_X142Y145   slaves/slave6/trigger_top/tracklet_processing_phi0/TC_L1L2/idelta_phi_8_reg[7]_srl8/CLK          



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period  n/a     GTHE2_CHANNEL/RXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXOUTCLK  



---------------------------------------------------------------------------------------------------
From Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
  To Clock:  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                          
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK  n/a            2.420     16.000  13.580  GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK  
Min Period        n/a     BUFG/I                  n/a            1.408     16.000  14.591  BUFGCTRL_X0Y7        eth/phy/inst/core_clocking_i/bufg_txoutclk/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     16.000  14.929  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   16.000  84.000  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000     8.000   5.000   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKIN1                                                            



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                  
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   16.000  84.000   MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 eth/mac/emacclientrxdvld_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status/shift_buf_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.475ns (8.992%)  route 4.808ns (91.008%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.835ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.650     6.835    eth/mac/I1
    SLICE_X202Y167                                                    r  eth/mac/emacclientrxdvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y167       FDRE (Prop_fdre_C_Q)         0.204     7.039 r  eth/mac/emacclientrxdvld_reg/Q
                         net (fo=284, routed)         1.720     8.759    eth/mac/O1
    SLICE_X194Y172       LUT2 (Prop_lut2_I0_O)        0.135     8.894 r  eth/mac/shift_buf[7]_i_1__1/O
                         net (fo=145, routed)         3.087    11.982    ipbus/udp_if/status/status_we0
    SLICE_X202Y158       LUT6 (Prop_lut6_I2_O)        0.136    12.118 r  ipbus/udp_if/status/shift_buf[55]_i_1/O
                         net (fo=1, routed)           0.000    12.118    ipbus/udp_if/status/n_0_shift_buf[55]_i_1
    SLICE_X202Y158       FDRE                                         r  ipbus/udp_if/status/shift_buf_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.517    14.272    ipbus/udp_if/status/clk125
    SLICE_X202Y158                                                    r  ipbus/udp_if/status/shift_buf_reg[55]/C
                         clock pessimism              0.546    14.818    
                         clock uncertainty           -0.077    14.741    
    SLICE_X202Y158       FDRE (Setup_fdre_C_D)        0.034    14.775    ipbus/udp_if/status/shift_buf_reg[55]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 eth/mac/emacclientrxdvld_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status/shift_buf_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.475ns (9.000%)  route 4.803ns (91.000%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.835ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.650     6.835    eth/mac/I1
    SLICE_X202Y167                                                    r  eth/mac/emacclientrxdvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y167       FDRE (Prop_fdre_C_Q)         0.204     7.039 r  eth/mac/emacclientrxdvld_reg/Q
                         net (fo=284, routed)         1.720     8.759    eth/mac/O1
    SLICE_X194Y172       LUT2 (Prop_lut2_I0_O)        0.135     8.894 r  eth/mac/shift_buf[7]_i_1__1/O
                         net (fo=145, routed)         3.082    11.977    ipbus/udp_if/status/status_we0
    SLICE_X202Y158       LUT6 (Prop_lut6_I2_O)        0.136    12.113 r  ipbus/udp_if/status/shift_buf[63]_i_1/O
                         net (fo=1, routed)           0.000    12.113    ipbus/udp_if/status/n_0_shift_buf[63]_i_1
    SLICE_X202Y158       FDRE                                         r  ipbus/udp_if/status/shift_buf_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.517    14.272    ipbus/udp_if/status/clk125
    SLICE_X202Y158                                                    r  ipbus/udp_if/status/shift_buf_reg[63]/C
                         clock pessimism              0.546    14.818    
                         clock uncertainty           -0.077    14.741    
    SLICE_X202Y158       FDRE (Setup_fdre_C_D)        0.033    14.774    ipbus/udp_if/status/shift_buf_reg[63]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                         -12.113    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 2.432ns (48.060%)  route 2.628ns (51.940%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 14.169 - 8.000 ) 
    Source Clock Delay      (SCD):    6.748ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.563     6.748    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y32        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     8.548 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[2]
                         net (fo=1, routed)           0.687     9.234    ipbus/udp_if/ipbus_tx_ram/n_65_ram_reg_0
    SLICE_X162Y160       LUT6 (Prop_lut6_I0_O)        0.043     9.277 r  ipbus/udp_if/ipbus_tx_ram/pay_len[4]_i_1/O
                         net (fo=4, routed)           1.165    10.443    ipbus/udp_if/tx_main/I1[2]
    SLICE_X173Y158       LUT6 (Prop_lut6_I5_O)        0.043    10.486 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_2__0/O
                         net (fo=1, routed)           0.443    10.929    ipbus/udp_if/tx_main/n_0_lo_byte_int[2]_i_2__0
    SLICE_X171Y157       LUT5 (Prop_lut5_I4_O)        0.049    10.978 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_1__0/O
                         net (fo=2, routed)           0.333    11.311    ipbus/udp_if/tx_main/I8[2]
    SLICE_X171Y159       LUT6 (Prop_lut6_I5_O)        0.136    11.447 r  ipbus/udp_if/tx_main/lo_byte[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.447    ipbus/udp_if/tx_byte_sum/S[2]
    SLICE_X171Y159       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.642 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.642    ipbus/udp_if/tx_byte_sum/n_0_lo_byte_reg[3]_i_1__0
    SLICE_X171Y160       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    11.808 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    11.808    ipbus/udp_if/tx_byte_sum/n_6_lo_byte_reg[7]_i_1__0
    SLICE_X171Y160       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.414    14.169    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X171Y160                                                    r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]/C
                         clock pessimism              0.518    14.687    
                         clock uncertainty           -0.077    14.610    
    SLICE_X171Y160       FDRE (Setup_fdre_C_D)        0.049    14.659    ipbus/udp_if/tx_byte_sum/lo_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 2.430ns (48.040%)  route 2.628ns (51.960%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 14.168 - 8.000 ) 
    Source Clock Delay      (SCD):    6.748ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.563     6.748    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y32        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     8.548 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[2]
                         net (fo=1, routed)           0.687     9.234    ipbus/udp_if/ipbus_tx_ram/n_65_ram_reg_0
    SLICE_X162Y160       LUT6 (Prop_lut6_I0_O)        0.043     9.277 r  ipbus/udp_if/ipbus_tx_ram/pay_len[4]_i_1/O
                         net (fo=4, routed)           1.165    10.443    ipbus/udp_if/tx_main/I1[2]
    SLICE_X173Y158       LUT6 (Prop_lut6_I5_O)        0.043    10.486 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_2__0/O
                         net (fo=1, routed)           0.443    10.929    ipbus/udp_if/tx_main/n_0_lo_byte_int[2]_i_2__0
    SLICE_X171Y157       LUT5 (Prop_lut5_I4_O)        0.049    10.978 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_1__0/O
                         net (fo=2, routed)           0.333    11.311    ipbus/udp_if/tx_main/I8[2]
    SLICE_X171Y159       LUT6 (Prop_lut6_I5_O)        0.136    11.447 r  ipbus/udp_if/tx_main/lo_byte[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.447    ipbus/udp_if/tx_byte_sum/S[2]
    SLICE_X171Y159       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.642 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.642    ipbus/udp_if/tx_byte_sum/n_0_lo_byte_reg[3]_i_1__0
    SLICE_X171Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    11.695 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.695    ipbus/udp_if/tx_byte_sum/n_0_lo_byte_reg[7]_i_1__0
    SLICE_X171Y161       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.806 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.806    ipbus/udp_if/tx_byte_sum/n_7_lo_byte_reg[8]_i_1__0
    SLICE_X171Y161       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.413    14.168    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X171Y161                                                    r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]/C
                         clock pessimism              0.518    14.686    
                         clock uncertainty           -0.077    14.609    
    SLICE_X171Y161       FDRE (Setup_fdre_C_D)        0.049    14.658    ipbus/udp_if/tx_byte_sum/lo_byte_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.042ns  (logic 2.414ns (47.875%)  route 2.628ns (52.125%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 14.169 - 8.000 ) 
    Source Clock Delay      (SCD):    6.748ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.563     6.748    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y32        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     8.548 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[2]
                         net (fo=1, routed)           0.687     9.234    ipbus/udp_if/ipbus_tx_ram/n_65_ram_reg_0
    SLICE_X162Y160       LUT6 (Prop_lut6_I0_O)        0.043     9.277 r  ipbus/udp_if/ipbus_tx_ram/pay_len[4]_i_1/O
                         net (fo=4, routed)           1.165    10.443    ipbus/udp_if/tx_main/I1[2]
    SLICE_X173Y158       LUT6 (Prop_lut6_I5_O)        0.043    10.486 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_2__0/O
                         net (fo=1, routed)           0.443    10.929    ipbus/udp_if/tx_main/n_0_lo_byte_int[2]_i_2__0
    SLICE_X171Y157       LUT5 (Prop_lut5_I4_O)        0.049    10.978 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_1__0/O
                         net (fo=2, routed)           0.333    11.311    ipbus/udp_if/tx_main/I8[2]
    SLICE_X171Y159       LUT6 (Prop_lut6_I5_O)        0.136    11.447 r  ipbus/udp_if/tx_main/lo_byte[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.447    ipbus/udp_if/tx_byte_sum/S[2]
    SLICE_X171Y159       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.642 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.642    ipbus/udp_if/tx_byte_sum/n_0_lo_byte_reg[3]_i_1__0
    SLICE_X171Y160       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148    11.790 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    11.790    ipbus/udp_if/tx_byte_sum/n_4_lo_byte_reg[7]_i_1__0
    SLICE_X171Y160       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.414    14.169    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X171Y160                                                    r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]/C
                         clock pessimism              0.518    14.687    
                         clock uncertainty           -0.077    14.610    
    SLICE_X171Y160       FDRE (Setup_fdre_C_D)        0.049    14.659    ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[81]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.266ns (5.624%)  route 4.464ns (94.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.270ns = ( 14.270 - 8.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.596     6.781    clocks/clk125
    SLICE_X182Y185                                                    r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y185       FDRE (Prop_fdre_C_Q)         0.223     7.004 r  clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.602     9.606    clocks/rsto_125
    SLICE_X193Y173       LUT2 (Prop_lut2_I0_O)        0.043     9.649 r  clocks/ipbus_in[127]_i_1/O
                         net (fo=128, routed)         1.862    11.511    ipbus/udp_if/status_buffer/I208
    SLICE_X197Y157       FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[81]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.515    14.270    ipbus/udp_if/status_buffer/clk125
    SLICE_X197Y157                                                    r  ipbus/udp_if/status_buffer/ipbus_in_reg[81]/C
                         clock pessimism              0.518    14.788    
                         clock uncertainty           -0.077    14.711    
    SLICE_X197Y157       FDRE (Setup_fdre_C_R)       -0.304    14.407    ipbus/udp_if/status_buffer/ipbus_in_reg[81]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -11.511    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.377ns (47.489%)  route 2.628ns (52.511%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 14.169 - 8.000 ) 
    Source Clock Delay      (SCD):    6.748ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.563     6.748    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y32        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     8.548 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[2]
                         net (fo=1, routed)           0.687     9.234    ipbus/udp_if/ipbus_tx_ram/n_65_ram_reg_0
    SLICE_X162Y160       LUT6 (Prop_lut6_I0_O)        0.043     9.277 r  ipbus/udp_if/ipbus_tx_ram/pay_len[4]_i_1/O
                         net (fo=4, routed)           1.165    10.443    ipbus/udp_if/tx_main/I1[2]
    SLICE_X173Y158       LUT6 (Prop_lut6_I5_O)        0.043    10.486 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_2__0/O
                         net (fo=1, routed)           0.443    10.929    ipbus/udp_if/tx_main/n_0_lo_byte_int[2]_i_2__0
    SLICE_X171Y157       LUT5 (Prop_lut5_I4_O)        0.049    10.978 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_1__0/O
                         net (fo=2, routed)           0.333    11.311    ipbus/udp_if/tx_main/I8[2]
    SLICE_X171Y159       LUT6 (Prop_lut6_I5_O)        0.136    11.447 r  ipbus/udp_if/tx_main/lo_byte[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.447    ipbus/udp_if/tx_byte_sum/S[2]
    SLICE_X171Y159       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.642 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.642    ipbus/udp_if/tx_byte_sum/n_0_lo_byte_reg[3]_i_1__0
    SLICE_X171Y160       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    11.753 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    11.753    ipbus/udp_if/tx_byte_sum/n_7_lo_byte_reg[7]_i_1__0
    SLICE_X171Y160       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.414    14.169    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X171Y160                                                    r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]/C
                         clock pessimism              0.518    14.687    
                         clock uncertainty           -0.077    14.610    
    SLICE_X171Y160       FDRE (Setup_fdre_C_D)        0.049    14.659    ipbus/udp_if/tx_byte_sum/lo_byte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 2.377ns (47.489%)  route 2.628ns (52.511%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 14.169 - 8.000 ) 
    Source Clock Delay      (SCD):    6.748ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.563     6.748    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y32        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800     8.548 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DOBDO[2]
                         net (fo=1, routed)           0.687     9.234    ipbus/udp_if/ipbus_tx_ram/n_65_ram_reg_0
    SLICE_X162Y160       LUT6 (Prop_lut6_I0_O)        0.043     9.277 r  ipbus/udp_if/ipbus_tx_ram/pay_len[4]_i_1/O
                         net (fo=4, routed)           1.165    10.443    ipbus/udp_if/tx_main/I1[2]
    SLICE_X173Y158       LUT6 (Prop_lut6_I5_O)        0.043    10.486 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_2__0/O
                         net (fo=1, routed)           0.443    10.929    ipbus/udp_if/tx_main/n_0_lo_byte_int[2]_i_2__0
    SLICE_X171Y157       LUT5 (Prop_lut5_I4_O)        0.049    10.978 r  ipbus/udp_if/tx_main/lo_byte_int[2]_i_1__0/O
                         net (fo=2, routed)           0.333    11.311    ipbus/udp_if/tx_main/I8[2]
    SLICE_X171Y159       LUT6 (Prop_lut6_I5_O)        0.136    11.447 r  ipbus/udp_if/tx_main/lo_byte[3]_i_7__0/O
                         net (fo=1, routed)           0.000    11.447    ipbus/udp_if/tx_byte_sum/S[2]
    SLICE_X171Y159       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    11.642 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    11.642    ipbus/udp_if/tx_byte_sum/n_0_lo_byte_reg[3]_i_1__0
    SLICE_X171Y160       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    11.753 r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    11.753    ipbus/udp_if/tx_byte_sum/n_5_lo_byte_reg[7]_i_1__0
    SLICE_X171Y160       FDRE                                         r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.414    14.169    ipbus/udp_if/tx_byte_sum/clk125
    SLICE_X171Y160                                                    r  ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]/C
                         clock pessimism              0.518    14.687    
                         clock uncertainty           -0.077    14.610    
    SLICE_X171Y160       FDRE (Setup_fdre_C_D)        0.049    14.659    ipbus/udp_if/tx_byte_sum/lo_byte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -11.753    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 eth/mac/emacclientrxdvld_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status/shift_buf_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.475ns (9.468%)  route 4.542ns (90.532%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.835ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.650     6.835    eth/mac/I1
    SLICE_X202Y167                                                    r  eth/mac/emacclientrxdvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y167       FDRE (Prop_fdre_C_Q)         0.204     7.039 r  eth/mac/emacclientrxdvld_reg/Q
                         net (fo=284, routed)         1.720     8.759    eth/mac/O1
    SLICE_X194Y172       LUT2 (Prop_lut2_I0_O)        0.135     8.894 r  eth/mac/shift_buf[7]_i_1__1/O
                         net (fo=145, routed)         2.821    11.716    ipbus/udp_if/status/status_we0
    SLICE_X202Y157       LUT6 (Prop_lut6_I2_O)        0.136    11.852 r  ipbus/udp_if/status/shift_buf[103]_i_1/O
                         net (fo=1, routed)           0.000    11.852    ipbus/udp_if/status/n_0_shift_buf[103]_i_1
    SLICE_X202Y157       FDRE                                         r  ipbus/udp_if/status/shift_buf_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.518    14.273    ipbus/udp_if/status/clk125
    SLICE_X202Y157                                                    r  ipbus/udp_if/status/shift_buf_reg[103]/C
                         clock pessimism              0.546    14.819    
                         clock uncertainty           -0.077    14.742    
    SLICE_X202Y157       FDRE (Setup_fdre_C_D)        0.034    14.776    ipbus/udp_if/status/shift_buf_reg[103]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 eth/mac/emacclientrxdvld_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status/shift_buf_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.475ns (9.478%)  route 4.537ns (90.522%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 14.273 - 8.000 ) 
    Source Clock Delay      (SCD):    6.835ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.650     6.835    eth/mac/I1
    SLICE_X202Y167                                                    r  eth/mac/emacclientrxdvld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y167       FDRE (Prop_fdre_C_Q)         0.204     7.039 r  eth/mac/emacclientrxdvld_reg/Q
                         net (fo=284, routed)         1.720     8.759    eth/mac/O1
    SLICE_X194Y172       LUT2 (Prop_lut2_I0_O)        0.135     8.894 r  eth/mac/shift_buf[7]_i_1__1/O
                         net (fo=145, routed)         2.816    11.711    ipbus/udp_if/status/status_we0
    SLICE_X202Y157       LUT6 (Prop_lut6_I2_O)        0.136    11.847 r  ipbus/udp_if/status/shift_buf[79]_i_1/O
                         net (fo=1, routed)           0.000    11.847    ipbus/udp_if/status/n_0_shift_buf[79]_i_1
    SLICE_X202Y157       FDRE                                         r  ipbus/udp_if/status/shift_buf_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.518    14.273    ipbus/udp_if/status/clk125
    SLICE_X202Y157                                                    r  ipbus/udp_if/status/shift_buf_reg[79]/C
                         clock pessimism              0.546    14.819    
                         clock uncertainty           -0.077    14.742    
    SLICE_X202Y157       FDRE (Setup_fdre_C_D)        0.033    14.775    ipbus/udp_if/status/shift_buf_reg[79]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  2.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[65]__1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.859%)  route 0.099ns (52.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.741     2.923    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X197Y179                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[65]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y179       FDRE (Prop_fdre_C_Q)         0.091     3.014 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[65]__1/Q
                         net (fo=2, routed)           0.099     3.113    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[65]__1
    SLICE_X196Y178       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.962     3.519    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X196Y178                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
                         clock pessimism             -0.585     2.934    
    SLICE_X196Y178       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     3.050    ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
                            (rising edge-triggered cell SRLC32E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.586%)  route 0.106ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.735     2.917    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X193Y175                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y175       FDRE (Prop_fdre_C_Q)         0.100     3.017 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0/Q
                         net (fo=1, routed)           0.106     3.123    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[14]__0
    SLICE_X192Y174       SRLC32E                                      r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.957     3.514    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X192Y174                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19/CLK
                         clock pessimism             -0.563     2.951    
    SLICE_X192Y174       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     3.050    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]_srl21____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_19
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.113%)  route 0.094ns (46.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.711     2.893    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X190Y178                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y178       FDRE (Prop_fdre_C_Q)         0.107     3.000 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__2/Q
                         net (fo=1, routed)           0.094     3.094    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[29]__2
    SLICE_X190Y177       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.932     3.489    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X190Y177                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8/CLK
                         clock pessimism             -0.585     2.904    
    SLICE_X190Y177       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     3.020    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_8
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.038%)  route 0.144ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.584ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.714     2.896    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X187Y181                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y181       FDRE (Prop_fdre_C_Q)         0.100     2.996 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/Q
                         net (fo=1, routed)           0.144     3.140    ipbus/udp_if/rx_packet_parser/n_0_pkt_data_reg[29]__0
    SLICE_X186Y183       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.937     3.494    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X186Y183                                                    r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81/CLK
                         clock pessimism             -0.584     2.910    
    SLICE_X186Y183       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     3.064    ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_81
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[168]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.586%)  route 0.106ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.667     2.849    ipbus/udp_if/RARP_block/clk125
    SLICE_X169Y174                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y174       FDSE (Prop_fdse_C_Q)         0.100     2.949 r  ipbus/udp_if/RARP_block/data_buffer_reg[168]/Q
                         net (fo=1, routed)           0.106     3.055    ipbus/udp_if/RARP_block/data_buffer[168]
    SLICE_X168Y175       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.886     3.443    ipbus/udp_if/RARP_block/clk125
    SLICE_X168Y175                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49/CLK
                         clock pessimism             -0.563     2.880    
    SLICE_X168Y175       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.979    ipbus/udp_if/RARP_block/data_buffer_reg[192]_srl3___ipbus_udp_if_RARP_block_data_buffer_reg_r_49
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/ping/shift_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ping/shift_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.715     2.897    ipbus/udp_if/ping/clk125
    SLICE_X191Y167                                                    r  ipbus/udp_if/ping/shift_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y167       FDRE (Prop_fdre_C_Q)         0.100     2.997 r  ipbus/udp_if/ping/shift_buf_reg[1]/Q
                         net (fo=1, routed)           0.054     3.051    ipbus/udp_if/ping/shift_buf[1]
    SLICE_X190Y167       LUT6 (Prop_lut6_I5_O)        0.028     3.079 r  ipbus/udp_if/ping/shift_buf[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.079    ipbus/udp_if/ping/p_1_in[9]
    SLICE_X190Y167       FDRE                                         r  ipbus/udp_if/ping/shift_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.937     3.494    ipbus/udp_if/ping/clk125
    SLICE_X190Y167                                                    r  ipbus/udp_if/ping/shift_buf_reg[9]/C
                         clock pessimism             -0.586     2.908    
    SLICE_X190Y167       FDRE (Hold_fdre_C_D)         0.087     2.995    ipbus/udp_if/ping/shift_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[320]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.708     2.890    ipbus/udp_if/RARP_block/clk125
    SLICE_X179Y172                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y172       FDRE (Prop_fdre_C_Q)         0.100     2.990 r  ipbus/udp_if/RARP_block/data_buffer_reg[288]/Q
                         net (fo=1, routed)           0.096     3.086    ipbus/udp_if/RARP_block/data_buffer[288]
    SLICE_X178Y173       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[320]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.928     3.485    ipbus/udp_if/RARP_block/clk125
    SLICE_X178Y173                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[320]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46/CLK
                         clock pessimism             -0.585     2.900    
    SLICE_X178Y173       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     3.002    ipbus/udp_if/RARP_block/data_buffer_reg[320]_srl4____ipbus_udp_if_RARP_block_data_buffer_reg_s_46
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.712     2.894    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X191Y179                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y179       FDSE (Prop_fdse_C_Q)         0.100     2.994 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4/Q
                         net (fo=1, routed)           0.096     3.090    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[15]__4
    SLICE_X190Y179       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.934     3.491    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X190Y179                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65/CLK
                         clock pessimism             -0.586     2.905    
    SLICE_X190Y179       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.999    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[23]__4_srl8___ipbus_udp_if_rx_packet_parser_pkt_mask_reg_r_65
  -------------------------------------------------------------------
                         required time                         -2.999    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.490ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.711     2.893    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X189Y178                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y178       FDRE (Prop_fdre_C_Q)         0.100     2.993 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[21]/Q
                         net (fo=1, routed)           0.096     3.089    ipbus/udp_if/rx_packet_parser/n_0_pkt_mask_reg[21]
    SLICE_X188Y178       SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.933     3.490    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X188Y178                                                    r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2/CLK
                         clock pessimism             -0.586     2.904    
    SLICE_X188Y178       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.998    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[25]_srl4____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_2
  -------------------------------------------------------------------
                         required time                         -2.998    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ipbus/udp_if/RARP_block/data_buffer_reg[66]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/RARP_block/data_buffer_reg[98]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/D
                            (rising edge-triggered cell SRL16E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.667     2.849    ipbus/udp_if/RARP_block/clk125
    SLICE_X169Y175                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y175       FDSE (Prop_fdse_C_Q)         0.100     2.949 r  ipbus/udp_if/RARP_block/data_buffer_reg[66]/Q
                         net (fo=1, routed)           0.096     3.045    ipbus/udp_if/RARP_block/data_buffer[66]
    SLICE_X168Y175       SRL16E                                       r  ipbus/udp_if/RARP_block/data_buffer_reg[98]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.886     3.443    ipbus/udp_if/RARP_block/clk125
    SLICE_X168Y175                                                    r  ipbus/udp_if/RARP_block/data_buffer_reg[98]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK
                         clock pessimism             -0.583     2.860    
    SLICE_X168Y175       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.954    ipbus/udp_if/RARP_block/data_buffer_reg[98]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50
  -------------------------------------------------------------------
                         required time                         -2.954    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/DRPCLK                                                                           
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/DRPCLK  
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/DRPCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y33        ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y33        ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y35        ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y35        ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y36        ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X12Y37        ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK                                                                                                                                      
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839     8.000   6.161    RAMB36_X11Y36        ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK                                                                                                                                      
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                  
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y178       ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_86/CLK                                                                       
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y178       ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK                                                                       
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y181       ipbus/udp_if/rx_packet_parser/pkt_data_reg[110]_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK                                                                          
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y181       ipbus/udp_if/rx_packet_parser/pkt_data_reg[111]_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_67/CLK                                                                          
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y178       ipbus/udp_if/rx_packet_parser/pkt_data_reg[49]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK                                                                        
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X190Y181       ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK                                                                           
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X196Y178       ipbus/udp_if/rx_packet_parser/pkt_data_reg[76]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK                                                                        
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X168Y175       ipbus/udp_if/RARP_block/data_buffer_reg[103]_srl4___ipbus_udp_if_RARP_block_data_buffer_reg_r_50/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y173       ipbus/udp_if/RARP_block/data_buffer_reg[113]_srl5___ipbus_udp_if_RARP_block_data_buffer_reg_r_51/CLK                                                                                
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X172Y173       ipbus/udp_if/RARP_block/data_buffer_reg[125]_srl6___ipbus_udp_if_RARP_block_data_buffer_reg_r_52/CLK                                                                                
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/mac/g_emacclientrxdp[7].SRL16E_inst/CLK                                                                                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X200Y165       eth/mac/i_ce_rx_crc_dl/CLK                                                                                                                                                          
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[0]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[1]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[2]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[3]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[4]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[5]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[6]_srl4/CLK                                                                         
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642     4.000   3.358    SLICE_X210Y167       eth/phy/inst/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RECEIVER/RXDATA_REG4_reg[7]_srl4/CLK                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       13.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.980ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 1.086ns (64.360%)  route 0.601ns (35.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 22.266 - 16.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[14])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXDATA[14]
                         net (fo=1, routed)           0.601     8.697    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[14]
    SLICE_X217Y175       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.511    22.266    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X217Y175                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                         clock pessimism              0.518    22.784    
                         clock uncertainty           -0.085    22.699    
    SLICE_X217Y175       FDRE (Setup_fdre_C_D)       -0.022    22.677    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         22.677    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 13.980    

Slack (MET) :             13.986ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.309ns (18.144%)  route 1.394ns (81.856%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y153       FDRE (Prop_fdre_C_Q)         0.223     7.073 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.461     7.534    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X212Y152       LUT6 (Prop_lut6_I3_O)        0.043     7.577 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.458     8.034    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X212Y151       LUT4 (Prop_lut4_I1_O)        0.043     8.077 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.476     8.553    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y154       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 13.986    

Slack (MET) :             14.073ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXPD[1]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.236ns (16.631%)  route 1.183ns (83.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.444ns = ( 22.444 - 16.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.657     6.842    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y167       FDRE (Prop_fdre_C_Q)         0.236     7.078 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txpowerdown_reg/Q
                         net (fo=3, routed)           1.183     8.261    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/TXPD[0]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXPD[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.689    22.444    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism              0.545    22.989    
                         clock uncertainty           -0.085    22.904    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Setup_gthe2_channel_TXUSRCLK2_TXPD[1])
                                                     -0.570    22.334    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 14.073    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.309ns (19.218%)  route 1.299ns (80.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y154       FDRE (Prop_fdre_C_Q)         0.223     7.073 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.645     7.718    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X212Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.761 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.263     8.024    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     8.458    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y153       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.309ns (19.218%)  route 1.299ns (80.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y154       FDRE (Prop_fdre_C_Q)         0.223     7.073 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.645     7.718    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X212Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.761 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.263     8.024    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     8.458    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y153       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.309ns (19.218%)  route 1.299ns (80.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y154       FDRE (Prop_fdre_C_Q)         0.223     7.073 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.645     7.718    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X212Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.761 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.263     8.024    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     8.458    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y153       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.309ns (19.218%)  route 1.299ns (80.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.280ns = ( 22.280 - 16.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y154       FDRE (Prop_fdre_C_Q)         0.223     7.073 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.645     7.718    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X212Y151       LUT5 (Prop_lut5_I3_O)        0.043     7.761 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.263     8.024    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_4
    SLICE_X212Y151       LUT4 (Prop_lut4_I0_O)        0.043     8.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     8.458    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X213Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.525    22.280    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/I2
    SLICE_X213Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.545    22.825    
                         clock uncertainty           -0.085    22.740    
    SLICE_X213Y153       FDRE (Setup_fdre_C_CE)      -0.201    22.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 1.086ns (69.159%)  route 0.484ns (30.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 22.272 - 16.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDATA[12])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXDATA[12]
                         net (fo=1, routed)           0.484     8.580    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_int[12]
    SLICE_X219Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.517    22.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                         clock pessimism              0.518    22.790    
                         clock uncertainty           -0.085    22.705    
    SLICE_X219Y169       FDRE (Setup_fdre_C_D)       -0.031    22.674    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         22.674    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.106ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 1.086ns (67.365%)  route 0.526ns (32.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 22.268 - 16.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXDISPERR[1])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXDISPERR[1]
                         net (fo=1, routed)           0.526     8.622    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_int[1]
    SLICE_X220Y173       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.513    22.268    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y173                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                         clock pessimism              0.545    22.813    
                         clock uncertainty           -0.085    22.728    
    SLICE_X220Y173       FDRE (Setup_fdre_C_D)        0.000    22.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                          -8.622    
  -------------------------------------------------------------------
                         slack                                 14.106    

Slack (MET) :             14.108ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 1.057ns (67.297%)  route 0.514ns (32.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 22.279 - 16.000 ) 
    Source Clock Delay      (SCD):    7.012ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.827     7.012    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXBUFSTATUS[1])
                                                      1.057     8.069 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXBUFSTATUS[1]
                         net (fo=1, routed)           0.514     8.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_6_gtwizard_inst
    SLICE_X219Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.524    22.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                         clock pessimism              0.518    22.797    
                         clock uncertainty           -0.085    22.712    
    SLICE_X219Y159       FDRE (Setup_fdre_C_D)       -0.022    22.690    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                          -8.582    
  -------------------------------------------------------------------
                         slack                                 14.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.537ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X216Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y162       FDPE (Prop_fdpe_C_Q)         0.107     3.045 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.054     3.099    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage1
    SLICE_X216Y162       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.980     3.537    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X216Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.599     2.938    
    SLICE_X216Y162       FDPE (Hold_fdpe_C_D)         0.023     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y167       FDPE (Prop_fdpe_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.078    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage1
    SLICE_X219Y167       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C
                         clock pessimism             -0.598     2.935    
    SLICE_X219Y167       FDPE (Hold_fdpe_C_D)        -0.006     2.929    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.929    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X215Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDPE (Prop_fdpe_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     3.080    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage1
    SLICE_X215Y163       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.979     3.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X215Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.599     2.937    
    SLICE_X215Y163       FDPE (Hold_fdpe_C_D)        -0.006     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X215Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y163       FDPE (Prop_fdpe_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_stage5
    SLICE_X215Y164       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.979     3.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/I2
    SLICE_X215Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.586     2.950    
    SLICE_X215Y164       FDPE (Hold_fdpe_C_D)         0.011     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X219Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y167       FDPE (Prop_fdpe_C_Q)         0.091     3.026 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     3.121    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_stage5
    SLICE_X219Y168       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.975     3.532    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/I2
    SLICE_X219Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.586     2.946    
    SLICE_X219Y168       FDPE (Hold_fdpe_C_D)         0.011     2.957    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.957    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.156ns (55.460%)  route 0.125ns (44.540%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X209Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y153       FDRE (Prop_fdre_C_Q)         0.100     3.038 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/Q
                         net (fo=2, routed)           0.062     3.100    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
    SLICE_X208Y153       LUT6 (Prop_lut6_I0_O)        0.028     3.128 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_5__0/O
                         net (fo=2, routed)           0.063     3.191    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_wait_bypass_count[0]_i_5__0
    SLICE_X208Y153       LUT6 (Prop_lut6_I2_O)        0.028     3.219 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.219    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_0_time_out_wait_bypass_i_1__0
    SLICE_X208Y153       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X208Y153                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.589     2.949    
    SLICE_X208Y153       FDRE (Hold_fdre_C_D)         0.087     3.036    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.036    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.103%)  route 0.094ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.536ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X216Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y162       FDPE (Prop_fdpe_C_Q)         0.107     3.045 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.094     3.139    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_stage5
    SLICE_X216Y163       FDPE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.979     3.536    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/I2
    SLICE_X216Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.586     2.950    
    SLICE_X216Y163       FDPE (Hold_fdpe_C_D)         0.006     2.956    eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.946%)  route 0.144ns (59.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/I2
    SLICE_X213Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y155       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.144     3.184    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X210Y155       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X210Y155                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.585     2.954    
    SLICE_X210Y155       FDRE (Hold_fdre_C_D)         0.037     2.991    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[9]
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.100ns (18.904%)  route 0.429ns (81.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.429     3.466    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                                r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.146     3.703    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2
                         clock pessimism             -0.563     3.140    
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Hold_gthe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.130     3.270    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i
  -------------------------------------------------------------------
                         required time                         -3.270    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.538ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.756     2.938    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X209Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y154       FDRE (Prop_fdre_C_Q)         0.100     3.038 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.098     3.136    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X209Y154       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.213 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.213    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/n_4_wait_bypass_count_reg[8]_i_1__0
    SLICE_X209Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.981     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/I2
    SLICE_X209Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism             -0.600     2.938    
    SLICE_X209Y154       FDRE (Hold_fdre_C_D)         0.071     3.009    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 8 }
Period:             16.000
Sources:            { eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2                     
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK                      
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     16.000  12.970   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXUSRCLK2                     
Min Period        n/a     BUFG/I                   n/a            1.408     16.000  14.591   BUFGCTRL_X0Y3        eth/phy/inst/core_clocking_i/bufg_userclk/I                                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071     16.000  14.929   MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C  
Min Period        n/a     FDRE/C                   n/a            0.750     16.000  15.250   SLICE_X210Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360   16.000  197.360  MMCME2_ADV_X1Y4      eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1                                                                               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X220Y171       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C                                                                
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X220Y170       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C                                                                
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X220Y171       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C                                                          
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X220Y170       eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C                                                          
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X210Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X210Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     8.000   7.600    SLICE_X210Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C    
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X219Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X219Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C                                                 
Low Pulse Width   Slow    FDPE/C                   n/a            0.400     8.000   7.600    SLICE_X219Y167       eth/phy/inst/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C                                                 
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C               
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X210Y160       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C                 
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
High Pulse Width  Fast    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     8.000   7.650    SLICE_X213Y155       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C  



---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.223ns (10.953%)  route 1.813ns (89.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    1.170ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.223     5.696    clocks/clkdiv/clk125_fr
    SLICE_X129Y229                                                    r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y229       FDRE (Prop_fdre_C_Q)         0.223     5.919 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           1.813     7.732    clocks/clkdiv/p_0_in
    SLICE_X168Y200       FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.232    12.621    clocks/clkdiv/clk125_fr
    SLICE_X168Y200                                                    r  clocks/clkdiv/d17_reg/C
                         clock pessimism              1.170    13.791    
                         clock uncertainty           -0.035    13.755    
    SLICE_X168Y200       FDRE (Setup_fdre_C_D)        0.004    13.759    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         13.759    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/d28_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.223ns (13.012%)  route 1.491ns (86.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    5.698ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.225     5.698    clocks/clkdiv/clk125_fr
    SLICE_X129Y231                                                    r  clocks/clkdiv/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y231       FDRE (Prop_fdre_C_Q)         0.223     5.921 r  clocks/clkdiv/cnt_reg[27]/Q
                         net (fo=2, routed)           1.491     7.412    clocks/clkdiv/n_0_cnt_reg[27]
    SLICE_X100Y260       FDRE                                         r  clocks/clkdiv/d28_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.089    12.478    clocks/clkdiv/clk125_fr
    SLICE_X100Y260                                                    r  clocks/clkdiv/d28_reg/C
                         clock pessimism              1.084    13.562    
                         clock uncertainty           -0.035    13.526    
    SLICE_X100Y260       FDRE (Setup_fdre_C_D)       -0.002    13.524    clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                         13.524    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.964ns (76.817%)  route 0.291ns (23.183%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.779 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X129Y231       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.945 r  clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.945    clocks/clkdiv/n_6_cnt_reg[24]_i_1
    SLICE_X129Y231       FDRE                                         r  clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y231                                                    r  clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y231       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.945    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.762ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.946ns (76.480%)  route 0.291ns (23.520%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.779 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X129Y231       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     6.927 r  clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.927    clocks/clkdiv/n_4_cnt_reg[24]_i_1
    SLICE_X129Y231       FDRE                                         r  clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y231                                                    r  clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y231       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  6.762    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.911ns (75.795%)  route 0.291ns (24.205%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.892 r  clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.892    clocks/clkdiv/n_6_cnt_reg[20]_i_1
    SLICE_X129Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y230                                                    r  clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y230       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.909ns (75.754%)  route 0.291ns (24.246%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.779 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X129Y231       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.890 r  clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.890    clocks/clkdiv/n_7_cnt_reg[24]_i_1
    SLICE_X129Y231       FDRE                                         r  clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y231                                                    r  clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y231       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.909ns (75.754%)  route 0.291ns (24.246%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.779 r  clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.779    clocks/clkdiv/n_0_cnt_reg[20]_i_1
    SLICE_X129Y231       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.890 r  clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.890    clocks/clkdiv/n_5_cnt_reg[24]_i_1
    SLICE_X129Y231       FDRE                                         r  clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y231                                                    r  clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y231       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.815ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.893ns (75.427%)  route 0.291ns (24.573%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.148     6.874 r  clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.874    clocks/clkdiv/n_4_cnt_reg[20]_i_1
    SLICE_X129Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y230                                                    r  clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y230       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  6.815    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.858ns (74.678%)  route 0.291ns (25.322%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 12.481 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.839 r  clocks/clkdiv/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.839    clocks/clkdiv/n_6_cnt_reg[16]_i_1
    SLICE_X129Y229       FDRE                                         r  clocks/clkdiv/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.092    12.481    clocks/clkdiv/clk125_fr
    SLICE_X129Y229                                                    r  clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism              1.193    13.674    
                         clock uncertainty           -0.035    13.638    
    SLICE_X129Y229       FDRE (Setup_fdre_C_D)        0.049    13.687    clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/clkdiv/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.856ns (74.634%)  route 0.291ns (25.366%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.690ns
    Clock Pessimism Removal (CPR):    1.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.217     5.690    clocks/clkdiv/clk125_fr
    SLICE_X129Y225                                                    r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y225       FDRE (Prop_fdre_C_Q)         0.223     5.913 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.291     6.204    clocks/clkdiv/n_0_cnt_reg[1]
    SLICE_X129Y225       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.514 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.514    clocks/clkdiv/n_0_cnt_reg[0]_i_1
    SLICE_X129Y226       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.567 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.567    clocks/clkdiv/n_0_cnt_reg[4]_i_1
    SLICE_X129Y227       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.620 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.620    clocks/clkdiv/n_0_cnt_reg[8]_i_1
    SLICE_X129Y228       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.673 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.673    clocks/clkdiv/n_0_cnt_reg[12]_i_1
    SLICE_X129Y229       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.726 r  clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.726    clocks/clkdiv/n_0_cnt_reg[16]_i_1
    SLICE_X129Y230       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.837 r  clocks/clkdiv/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.837    clocks/clkdiv/n_7_cnt_reg[20]_i_1
    SLICE_X129Y230       FDRE                                         r  clocks/clkdiv/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.093    12.482    clocks/clkdiv/clk125_fr
    SLICE_X129Y230                                                    r  clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism              1.193    13.675    
                         clock uncertainty           -0.035    13.639    
    SLICE_X129Y230       FDRE (Setup_fdre_C_D)        0.049    13.688    clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.688    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  6.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.759     2.128    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X221Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y154       FDRE (Prop_fdre_C_Q)         0.091     2.219 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.052     2.270    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync1
    SLICE_X221Y154       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.984     2.735    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X221Y154                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/C
                         clock pessimism             -0.607     2.128    
    SLICE_X221Y154       FDRE (Hold_fdre_C_D)        -0.006     2.122    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.987     1.428    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y182       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.699 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.699    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X216Y182       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.242     1.974    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.546     1.428    
    SLICE_X216Y182       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.527    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X220Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X220Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.993     1.434    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X216Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y194       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.705 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.705    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X216Y194       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.250     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gt_refclk1
    SLICE_X216Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.548     1.434    
    SLICE_X216Y194       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.988     1.429    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y183       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.700 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.700    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y183       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.243     1.975    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X220Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.546     1.429    
    SLICE_X220Y183       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.528    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.394 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.394    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X220Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.222    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.759     2.128    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.399 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X220Y156       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.984     2.735    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.607     2.128    
    SLICE_X220Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     2.227    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.987     1.428    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y182       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.704 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.704    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X216Y182       SRLC32E                                      r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.242     1.974    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gt_refclk1
    SLICE_X216Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.546     1.428    
    SLICE_X216Y182       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.530    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.754     2.123    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.399 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X220Y166       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.977     2.728    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.605     2.123    
    SLICE_X220Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.225    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.759     2.128    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     2.404 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     2.404    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X220Y156       SRLC32E                                      r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/O
                         net (fo=15, routed)          0.984     2.735    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrefclk0_in_bufg
    SLICE_X220Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.607     2.128    
    SLICE_X220Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.230    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gt_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                                                    
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y5        eth/bufg_fr/I                                                                                                                                                                          
Min Period        n/a     BUFG/I                   n/a            1.408     8.000   6.591   BUFGCTRL_X0Y6        eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/bufg_gtrefclk0_in/I                                                                         
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408     8.000   6.592   IBUFDS_GTE2_X1Y7     eth/phy/inst/core_clocking_i/ibufds_gtrefclk/I                                                                                                                                         
Min Period        n/a     GTHE2_COMMON/GTREFCLK0   n/a            1.408     8.000   6.592   GTHE2_COMMON_X1Y3    eth/phy/inst/core_gt_common_i/gthe2_common_i/GTREFCLK0                                                                                                                                 
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y13  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/GTREFCLK0                                                                           
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/GTREFCLK0  
Min Period        n/a     GTHE2_CHANNEL/GTREFCLK0  n/a            1.408     8.000   6.592   GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/GTREFCLK0   
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071     8.000   6.929   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X168Y200       clocks/clkdiv/d17_reg/C                                                                                                                                                                
Min Period        n/a     FDRE/C                   n/a            0.750     8.000   7.250   SLICE_X168Y200       clocks/nuke_d_reg/C                                                                                                                                                                    
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000     4.000   2.000   MMCME2_ADV_X1Y9      clocks/mmcm/CLKIN1                                                                                                                                                                     
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK                                                               
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y166       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK                                                               
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     4.000   3.358   SLICE_X220Y156       eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK                                                           



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       23.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.594ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 0.862ns (11.256%)  route 6.796ns (88.744%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.583    16.461    ipbus/trans/sm/CO[0]
    SLICE_X175Y181       LUT6 (Prop_lut6_I5_O)        0.129    16.590 r  ipbus/trans/sm/ram_reg_0_i_22/O
                         net (fo=1, routed)           0.000    16.590    ipbus/trans/iface/tx_data[1]
    SLICE_X175Y181       MUXF7 (Prop_muxf7_I1_O)      0.108    16.698 r  ipbus/trans/iface/ram_reg_0_i_13/O
                         net (fo=1, routed)           1.393    18.091    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X10Y32        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y32        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.624    41.685    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                         -18.091    
  -------------------------------------------------------------------
                         slack                                 23.594    

Slack (MET) :             23.644ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 0.797ns (10.365%)  route 6.893ns (89.635%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.060    15.938    slaves/slave2/I53[0]
    SLICE_X182Y193       LUT6 (Prop_lut6_I5_O)        0.129    16.067 r  slaves/slave2/rmw_input[3]_i_1/O
                         net (fo=2, routed)           0.783    16.851    ipbus/trans/sm/I213[3]
    SLICE_X175Y181       LUT6 (Prop_lut6_I0_O)        0.043    16.894 r  ipbus/trans/sm/ram_reg_0_i_11/O
                         net (fo=1, routed)           1.229    18.122    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X10Y32        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y32        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    41.766    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.766    
                         arrival time                         -18.122    
  -------------------------------------------------------------------
                         slack                                 23.644    

Slack (MET) :             23.712ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 0.862ns (11.431%)  route 6.679ns (88.568%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.465    16.343    ipbus/trans/sm/CO[0]
    SLICE_X175Y182       LUT6 (Prop_lut6_I5_O)        0.129    16.472 r  ipbus/trans/sm/ram_reg_0_i_24/O
                         net (fo=1, routed)           0.000    16.472    ipbus/trans/iface/tx_data[0]
    SLICE_X175Y182       MUXF7 (Prop_muxf7_I1_O)      0.108    16.580 r  ipbus/trans/iface/ram_reg_0_i_14/O
                         net (fo=1, routed)           1.393    17.973    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X10Y32        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y32        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.624    41.685    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                         -17.973    
  -------------------------------------------------------------------
                         slack                                 23.712    

Slack (MET) :             23.895ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.862ns (11.723%)  route 6.491ns (88.277%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 40.745 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.225    16.103    ipbus/trans/sm/CO[0]
    SLICE_X177Y184       LUT6 (Prop_lut6_I5_O)        0.129    16.232 r  ipbus/trans/sm/ram_reg_2_i_8/O
                         net (fo=1, routed)           0.000    16.232    ipbus/trans/iface/tx_data[9]
    SLICE_X177Y184       MUXF7 (Prop_muxf7_I1_O)      0.108    16.340 r  ipbus/trans/iface/ram_reg_2_i_2/O
                         net (fo=1, routed)           1.446    17.786    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X10Y33        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.421    40.745    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y33                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.389    
                         clock uncertainty           -0.085    42.304    
    RAMB36_X10Y33        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    41.680    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.680    
                         arrival time                         -17.786    
  -------------------------------------------------------------------
                         slack                                 23.895    

Slack (MET) :             23.993ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 0.862ns (11.874%)  route 6.397ns (88.126%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.750ns = ( 40.750 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.152    16.030    ipbus/trans/sm/CO[0]
    SLICE_X177Y182       LUT6 (Prop_lut6_I5_O)        0.129    16.159 r  ipbus/trans/sm/ram_reg_0_i_20/O
                         net (fo=1, routed)           0.000    16.159    ipbus/trans/iface/tx_data[2]
    SLICE_X177Y182       MUXF7 (Prop_muxf7_I1_O)      0.108    16.267 r  ipbus/trans/iface/ram_reg_0_i_12/O
                         net (fo=1, routed)           1.425    17.692    ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X10Y32        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.426    40.750    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y32                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.644    42.394    
                         clock uncertainty           -0.085    42.309    
    RAMB36_X10Y32        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.624    41.685    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                         -17.692    
  -------------------------------------------------------------------
                         slack                                 23.993    

Slack (MET) :             24.174ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 0.871ns (12.309%)  route 6.205ns (87.691%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 40.745 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          0.948    15.826    ipbus/trans/sm/CO[0]
    SLICE_X178Y184       LUT6 (Prop_lut6_I5_O)        0.129    15.955 r  ipbus/trans/sm/ram_reg_2_i_12/O
                         net (fo=1, routed)           0.000    15.955    ipbus/trans/iface/tx_data[7]
    SLICE_X178Y184       MUXF7 (Prop_muxf7_I1_O)      0.117    16.072 r  ipbus/trans/iface/ram_reg_2_i_4/O
                         net (fo=1, routed)           1.437    17.509    ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X10Y33        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.421    40.745    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y33                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.644    42.389    
                         clock uncertainty           -0.085    42.304    
    RAMB36_X10Y33        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.622    41.682    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         41.682    
                         arrival time                         -17.509    
  -------------------------------------------------------------------
                         slack                                 24.174    

Slack (MET) :             24.182ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 0.857ns (12.115%)  route 6.217ns (87.885%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 40.752 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          1.338    16.215    ipbus/trans/sm/CO[0]
    SLICE_X168Y186       LUT6 (Prop_lut6_I5_O)        0.129    16.344 r  ipbus/trans/sm/ram_reg_4_i_6/O
                         net (fo=1, routed)           0.000    16.344    ipbus/trans/iface/tx_data[18]
    SLICE_X168Y186       MUXF7 (Prop_muxf7_I1_O)      0.103    16.447 r  ipbus/trans/iface/ram_reg_4_i_1/O
                         net (fo=1, routed)           1.059    17.507    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X10Y31        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.428    40.752    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y31                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.644    42.396    
                         clock uncertainty           -0.085    42.311    
    RAMB36_X10Y31        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.623    41.688    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         41.688    
                         arrival time                         -17.507    
  -------------------------------------------------------------------
                         slack                                 24.182    

Slack (MET) :             24.221ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.862ns (12.255%)  route 6.172ns (87.745%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 40.752 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          2.243    14.562    ipbus/trans/sm/O6
    SLICE_X177Y189       LUT2 (Prop_lut2_I1_O)        0.043    14.605 r  ipbus/trans/sm/rmw_input[31]_i_15/O
                         net (fo=1, routed)           0.000    14.605    ipbus/trans/sm/n_0_rmw_input[31]_i_15
    SLICE_X177Y189       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.273    14.878 r  ipbus/trans/sm/rmw_input_reg[31]_i_9/CO[2]
                         net (fo=63, routed)          0.895    15.773    ipbus/trans/sm/CO[0]
    SLICE_X173Y185       LUT6 (Prop_lut6_I5_O)        0.129    15.902 r  ipbus/trans/sm/ram_reg_4_i_12/O
                         net (fo=1, routed)           0.000    15.902    ipbus/trans/iface/tx_data[15]
    SLICE_X173Y185       MUXF7 (Prop_muxf7_I1_O)      0.108    16.010 r  ipbus/trans/iface/ram_reg_4_i_4/O
                         net (fo=1, routed)           1.457    17.467    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X10Y31        RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.428    40.752    ipbus/udp_if/ipbus_tx_ram/ipb_clk
    RAMB36_X10Y31                                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              1.644    42.396    
                         clock uncertainty           -0.085    42.311    
    RAMB36_X10Y31        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.624    41.687    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         41.687    
                         arrival time                         -17.467    
  -------------------------------------------------------------------
                         slack                                 24.221    

Slack (MET) :             24.244ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 0.438ns (5.894%)  route 6.994ns (94.106%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.728ns = ( 40.728 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          1.629    13.948    ipbus/trans/sm/O6
    SLICE_X184Y190       LUT6 (Prop_lut6_I0_O)        0.043    13.991 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.607    15.598    ipbus/trans/sm/ack
    SLICE_X171Y183       LUT6 (Prop_lut6_I2_O)        0.043    15.641 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.437    16.078    ipbus/trans/iface/I5
    SLICE_X171Y181       LUT6 (Prop_lut6_I2_O)        0.043    16.121 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.743    17.865    ipbus/trans/iface/rxf0
    SLICE_X168Y192       FDRE                                         r  ipbus/trans/iface/rxf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.403    40.728    ipbus/trans/iface/ipb_clk
    SLICE_X168Y192                                                    r  ipbus/trans/iface/rxf_reg[27]/C
                         clock pessimism              1.644    42.372    
                         clock uncertainty           -0.085    42.287    
    SLICE_X168Y192       FDRE (Setup_fdre_C_CE)      -0.178    42.109    ipbus/trans/iface/rxf_reg[27]
  -------------------------------------------------------------------
                         required time                         42.109    
                         arrival time                         -17.865    
  -------------------------------------------------------------------
                         slack                                 24.244    

Slack (MET) :             24.329ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/rxf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 0.438ns (5.963%)  route 6.908ns (94.037%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.727ns = ( 40.727 - 32.000 ) 
    Source Clock Delay      (SCD):    10.433ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.552    10.433    ipbus/trans/sm/ipb_clk
    SLICE_X171Y186                                                    r  ipbus/trans/sm/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y186       FDRE (Prop_fdre_C_Q)         0.223    10.656 f  ipbus/trans/sm/addr_reg[2]/Q
                         net (fo=211, routed)         1.383    12.039    ipbus/trans/sm/Q[2]
    SLICE_X176Y192       LUT2 (Prop_lut2_I1_O)        0.043    12.082 r  ipbus/trans/sm/rmw_input[31]_i_10/O
                         net (fo=1, routed)           0.194    12.276    ipbus/trans/sm/n_0_rmw_input[31]_i_10
    SLICE_X176Y192       LUT6 (Prop_lut6_I0_O)        0.043    12.319 f  ipbus/trans/sm/rmw_input[31]_i_3/O
                         net (fo=42, routed)          1.629    13.948    ipbus/trans/sm/O6
    SLICE_X184Y190       LUT6 (Prop_lut6_I0_O)        0.043    13.991 r  ipbus/trans/sm/rmw_input[31]_i_1/O
                         net (fo=48, routed)          1.607    15.598    ipbus/trans/sm/ack
    SLICE_X171Y183       LUT6 (Prop_lut6_I2_O)        0.043    15.641 r  ipbus/trans/sm/rxf[31]_i_3/O
                         net (fo=1, routed)           0.437    16.078    ipbus/trans/iface/I5
    SLICE_X171Y181       LUT6 (Prop_lut6_I2_O)        0.043    16.121 r  ipbus/trans/iface/rxf[31]_i_1/O
                         net (fo=32, routed)          1.657    17.778    ipbus/trans/iface/rxf0
    SLICE_X168Y191       FDRE                                         r  ipbus/trans/iface/rxf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.402    40.727    ipbus/trans/iface/ipb_clk
    SLICE_X168Y191                                                    r  ipbus/trans/iface/rxf_reg[25]/C
                         clock pessimism              1.644    42.371    
                         clock uncertainty           -0.085    42.286    
    SLICE_X168Y191       FDRE (Setup_fdre_C_CE)      -0.178    42.108    ipbus/trans/iface/rxf_reg[25]
  -------------------------------------------------------------------
                         required time                         42.108    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                 24.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 slaves/slave2/reg_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave2/ipbus_out_reg[ipb_rdata][11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.531%)  route 0.254ns (66.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.668     4.263    slaves/slave2/ipb_clk
    SLICE_X175Y200                                                    r  slaves/slave2/reg_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y200       FDRE (Prop_fdre_C_Q)         0.100     4.363 r  slaves/slave2/reg_reg[1][11]/Q
                         net (fo=1, routed)           0.254     4.616    slaves/slave2/n_0_reg_reg[1][11]
    SLICE_X175Y197       LUT3 (Prop_lut3_I0_O)        0.028     4.644 r  slaves/slave2/ipbus_out[ipb_rdata][11]_i_1/O
                         net (fo=1, routed)           0.000     4.644    slaves/slave2/n_0_ipbus_out[ipb_rdata][11]_i_1
    SLICE_X175Y197       FDRE                                         r  slaves/slave2/ipbus_out_reg[ipb_rdata][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.944     5.283    slaves/slave2/ipb_clk
    SLICE_X175Y197                                                    r  slaves/slave2/ipbus_out_reg[ipb_rdata][11]/C
                         clock pessimism             -0.752     4.531    
    SLICE_X175Y197       FDRE (Hold_fdre_C_D)         0.060     4.591    slaves/slave2/ipbus_out_reg[ipb_rdata][11]
  -------------------------------------------------------------------
                         required time                         -4.591    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.091ns (44.123%)  route 0.115ns (55.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.755     4.350    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y199       FDPE (Prop_fdpe_C_Q)         0.091     4.441 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.115     4.556    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X199Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.906     5.245    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
                         clock pessimism             -0.752     4.493    
    SLICE_X199Y200       FDRE (Hold_fdre_C_D)         0.009     4.502    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.502    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/io_rd_data_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_input_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.620%)  route 0.276ns (65.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.669     4.264    slaves/slave6/trigger_top/ipb_clk
    SLICE_X176Y200                                                    r  slaves/slave6/trigger_top/io_rd_data_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y200       FDRE (Prop_fdre_C_Q)         0.118     4.382 r  slaves/slave6/trigger_top/io_rd_data_reg_reg[21]/Q
                         net (fo=2, routed)           0.276     4.657    slaves/slave2/I3[21]
    SLICE_X174Y199       LUT6 (Prop_lut6_I2_O)        0.028     4.685 r  slaves/slave2/rmw_input[21]_i_1/O
                         net (fo=1, routed)           0.000     4.685    ipbus/trans/sm/I213[21]
    SLICE_X174Y199       FDRE                                         r  ipbus/trans/sm/rmw_input_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.944     5.283    ipbus/trans/sm/ipb_clk
    SLICE_X174Y199                                                    r  ipbus/trans/sm/rmw_input_reg[21]/C
                         clock pessimism             -0.752     4.531    
    SLICE_X174Y199       FDRE (Hold_fdre_C_D)         0.087     4.618    ipbus/trans/sm/rmw_input_reg[21]
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           4.685    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.317ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.722     4.317    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X185Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y196       FDRE (Prop_fdre_C_Q)         0.100     4.417 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/data_in0_reg[14]/Q
                         net (fo=1, routed)           0.055     4.471    ipbus/trans/sm/I170[34]
    SLICE_X184Y196       LUT6 (Prop_lut6_I5_O)        0.028     4.499 r  ipbus/trans/sm/io_rd_data_reg[14]_i_1__4/O
                         net (fo=1, routed)           0.000     4.499    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/I56[14]
    SLICE_X184Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.946     5.285    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X184Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[14]/C
                         clock pessimism             -0.957     4.328    
    SLICE_X184Y196       FDRE (Hold_fdre_C_D)         0.087     4.415    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.415    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    0.957ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.752     4.347    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y195       FDCE (Prop_fdce_C_Q)         0.100     4.447 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[8]/Q
                         net (fo=1, routed)           0.056     4.502    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/n_0_out_reg[8]
    SLICE_X196Y195       LUT3 (Prop_lut3_I2_O)        0.028     4.530 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/io_rd_data_reg[8]_i_2__1/O
                         net (fo=1, routed)           0.000     4.530    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/n_34_loopback_reg
    SLICE_X196Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.976     5.315    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/ipb_clk
    SLICE_X196Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[8]/C
                         clock pessimism             -0.957     4.358    
    SLICE_X196Y195       FDRE (Hold_fdre_C_D)         0.087     4.445    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/io_rd_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.445    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_rd_data_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/io_rd_data_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.714%)  route 0.179ns (58.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.214ns
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.723     4.318    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/ipb_clk
    SLICE_X185Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_rd_data_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y199       FDRE (Prop_fdre_C_Q)         0.100     4.418 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_rd_data_reg_reg[26]/Q
                         net (fo=1, routed)           0.179     4.597    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/I2[25]
    SLICE_X185Y201       LUT4 (Prop_lut4_I2_O)        0.028     4.625 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_rd_data_reg[26]_i_1__0/O
                         net (fo=1, routed)           0.000     4.625    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/n_43_LinkProjPhiPlus
    SLICE_X185Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/io_rd_data_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.875     5.214    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/ipb_clk
    SLICE_X185Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/io_rd_data_reg_reg[26]/C
                         clock pessimism             -0.752     4.462    
    SLICE_X185Y201       FDRE (Hold_fdre_C_D)         0.060     4.522    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/io_rd_data_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.522    
                         arrival time                           4.625    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/io_rd_data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_input_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.146ns (33.943%)  route 0.284ns (66.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    4.264ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.669     4.264    slaves/slave6/trigger_top/ipb_clk
    SLICE_X176Y200                                                    r  slaves/slave6/trigger_top/io_rd_data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y200       FDRE (Prop_fdre_C_Q)         0.118     4.382 r  slaves/slave6/trigger_top/io_rd_data_reg_reg[16]/Q
                         net (fo=2, routed)           0.284     4.666    slaves/slave2/I3[16]
    SLICE_X175Y194       LUT6 (Prop_lut6_I2_O)        0.028     4.694 r  slaves/slave2/rmw_input[16]_i_1/O
                         net (fo=1, routed)           0.000     4.694    ipbus/trans/sm/I213[16]
    SLICE_X175Y194       FDRE                                         r  ipbus/trans/sm/rmw_input_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.943     5.282    ipbus/trans/sm/ipb_clk
    SLICE_X175Y194                                                    r  ipbus/trans/sm/rmw_input_reg[16]/C
                         clock pessimism             -0.752     4.530    
    SLICE_X175Y194       FDRE (Hold_fdre_C_D)         0.061     4.591    ipbus/trans/sm/rmw_input_reg[16]
  -------------------------------------------------------------------
                         required time                         -4.591    
                         arrival time                           4.694    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/io_rd_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_input_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.563%)  route 0.305ns (70.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.282ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.668     4.263    slaves/slave6/trigger_top/ipb_clk
    SLICE_X175Y202                                                    r  slaves/slave6/trigger_top/io_rd_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y202       FDRE (Prop_fdre_C_Q)         0.100     4.363 r  slaves/slave6/trigger_top/io_rd_data_reg_reg[18]/Q
                         net (fo=2, routed)           0.305     4.668    slaves/slave2/I3[18]
    SLICE_X175Y195       LUT6 (Prop_lut6_I2_O)        0.028     4.696 r  slaves/slave2/rmw_input[18]_i_1/O
                         net (fo=1, routed)           0.000     4.696    ipbus/trans/sm/I213[18]
    SLICE_X175Y195       FDRE                                         r  ipbus/trans/sm/rmw_input_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.943     5.282    ipbus/trans/sm/ipb_clk
    SLICE_X175Y195                                                    r  ipbus/trans/sm/rmw_input_reg[18]/C
                         clock pessimism             -0.752     4.530    
    SLICE_X175Y195       FDRE (Hold_fdre_C_D)         0.060     4.590    ipbus/trans/sm/rmw_input_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.590    
                         arrival time                           4.696    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/io_rd_data_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.909%)  route 0.101ns (44.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.723     4.318    slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/ipb_clk
    SLICE_X183Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y199       FDRE (Prop_fdre_C_Q)         0.100     4.418 r  slaves/slave6/trigger_top/tracklet_processing_phi0/R1Link1/io_rd_data_reg_reg[22]/Q
                         net (fo=1, routed)           0.101     4.519    slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/I32[22]
    SLICE_X180Y199       LUT5 (Prop_lut5_I3_O)        0.028     4.547 r  slaves/slave6/trigger_top/tracklet_processing_phi0/TF_L1L2/io_rd_data_reg[22]_i_1__0/O
                         net (fo=1, routed)           0.000     4.547    slaves/slave6/trigger_top/tracklet_processing_phi0/n_10_TF_L1L2
    SLICE_X180Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/io_rd_data_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.946     5.285    slaves/slave6/trigger_top/tracklet_processing_phi0/ipb_clk
    SLICE_X180Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/io_rd_data_reg_reg[22]/C
                         clock pessimism             -0.932     4.353    
    SLICE_X180Y199       FDRE (Hold_fdre_C_D)         0.087     4.440    slaves/slave6/trigger_top/tracklet_processing_phi0/io_rd_data_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.440    
                         arrival time                           4.547    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/io_rd_data_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_input_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.155ns (35.501%)  route 0.282ns (64.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.668     4.263    slaves/slave6/trigger_top/ipb_clk
    SLICE_X175Y202                                                    r  slaves/slave6/trigger_top/io_rd_data_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y202       FDRE (Prop_fdre_C_Q)         0.091     4.354 r  slaves/slave6/trigger_top/io_rd_data_reg_reg[30]/Q
                         net (fo=2, routed)           0.282     4.635    slaves/slave2/I3[30]
    SLICE_X175Y198       LUT6 (Prop_lut6_I2_O)        0.064     4.699 r  slaves/slave2/rmw_input[30]_i_1/O
                         net (fo=1, routed)           0.000     4.699    ipbus/trans/sm/I213[30]
    SLICE_X175Y198       FDRE                                         r  ipbus/trans/sm/rmw_input_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.944     5.283    ipbus/trans/sm/ipb_clk
    SLICE_X175Y198                                                    r  ipbus/trans/sm/rmw_input_reg[30]/C
                         clock pessimism             -0.752     4.531    
    SLICE_X175Y198       FDRE (Hold_fdre_C_D)         0.061     4.592    ipbus/trans/sm/rmw_input_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.592    
                         arrival time                           4.699    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform:           { 0 16 }
Period:             32.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                             
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y35    ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y35    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y36    ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X12Y37    ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y36    ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y36    ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y37    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y37    ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X10Y32    ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     32.000  30.161   RAMB36_X11Y33    ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK   
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   32.000  181.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKOUT1                             
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X182Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][16]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X182Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][4]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X182Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][7]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X182Y197   slaves/slave2/ipbus_out_reg[ipb_rdata][8]/C     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X181Y197   slaves/slave2/reg_reg[0][27]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X181Y197   slaves/slave2/reg_reg[0][4]/C                   
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X181Y197   slaves/slave2/reg_reg[0][7]/C                   
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X181Y197   slaves/slave2/reg_reg[0][8]/C                   
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y197   slaves/slave2/reg_reg[1][27]/C                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     16.000  15.600   SLICE_X183Y197   slaves/slave2/reg_reg[1][4]/C                   
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X169Y200   clocks/nuke_i_reg/C                             
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X166Y173   ipbus/trans/iface/haddr_reg[8]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X173Y187   ipbus/trans/iface/hlen_reg[0]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X173Y187   ipbus/trans/iface/hlen_reg[2]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X173Y187   ipbus/trans/iface/hlen_reg[4]/C                 
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X173Y187   ipbus/trans/iface/hlen_reg[6]/C                 
High Pulse Width  Slow    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X171Y179   ipbus/trans/iface/raddr_reg[8]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X167Y172   ipbus/trans/iface/waddr_reg[8]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X172Y187   ipbus/trans/sm/addr_reg[11]/C                   
High Pulse Width  Fast    FDRE/C              n/a            0.350     16.000  15.650   SLICE_X172Y187   ipbus/trans/sm/addr_reg[14]/C                   



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform:           { 0 4 }
Period:             8.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                   
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y9  clocks/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  prog_clk
  To Clock:  prog_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prog_clk
Waveform:           { 0 3.2 }
Period:             6.400
Sources:            { prog_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin          
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     6.400   5.329   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   6.400   93.600  MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500     3.200   1.700   MMCME2_ADV_X0Y4  mcmm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform:           { 0 4 }
Period:             8.000
Sources:            { mcmm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin           
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591    BUFGCTRL_X0Y4    BUFG_inst/I   
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y4  mcmm/CLKOUT0  
Min Period  n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y224    ODDR_inst/C   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y4  mcmm/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv_fb
  To Clock:  clkdiv_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv_fb
Waveform:           { 0 16 }
Period:             32.000
Sources:            { mcmm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin            
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     32.000  30.929   MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   32.000  68.000   MMCME2_ADV_X0Y4  mcmm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   32.000  181.360  MMCME2_ADV_X0Y4  mcmm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.800ns (77.951%)  route 0.509ns (22.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 6.695 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[27]
                         net (fo=1, routed)           0.509     6.120    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[18]
    SLICE_X211Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.525     6.695    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
                         clock pessimism              0.235     6.930    
                         clock uncertainty           -0.035     6.895    
    SLICE_X211Y199       FDRE (Setup_fdre_C_D)       -0.031     6.864    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.800ns (78.079%)  route 0.505ns (21.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 6.695 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           0.505     6.116    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[6]
    SLICE_X211Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.525     6.695    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
                         clock pessimism              0.235     6.930    
                         clock uncertainty           -0.035     6.895    
    SLICE_X211Y198       FDRE (Setup_fdre_C_D)       -0.031     6.864    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.800ns (77.876%)  route 0.511ns (22.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 6.695 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[25]
                         net (fo=1, routed)           0.511     6.122    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[16]
    SLICE_X211Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.525     6.695    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                         clock pessimism              0.235     6.930    
                         clock uncertainty           -0.035     6.895    
    SLICE_X211Y199       FDRE (Setup_fdre_C_D)       -0.022     6.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 1.800ns (77.194%)  route 0.532ns (22.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.693 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=1, routed)           0.532     6.142    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[12]
    SLICE_X206Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.523     6.693    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
                         clock pessimism              0.263     6.956    
                         clock uncertainty           -0.035     6.921    
    SLICE_X206Y195       FDRE (Setup_fdre_C_D)       -0.002     6.919    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                          6.919    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.800ns (78.481%)  route 0.494ns (21.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.693 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           0.494     6.104    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[15]
    SLICE_X206Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.523     6.693    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.263     6.956    
                         clock uncertainty           -0.035     6.921    
    SLICE_X206Y195       FDRE (Setup_fdre_C_D)        0.000     6.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -6.104    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.800ns (80.670%)  route 0.431ns (19.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 6.695 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.431     6.042    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[3]
    SLICE_X211Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.525     6.695    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                         clock pessimism              0.235     6.930    
                         clock uncertainty           -0.035     6.895    
    SLICE_X211Y198       FDRE (Setup_fdre_C_D)       -0.022     6.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 1.800ns (81.209%)  route 0.416ns (18.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 6.694 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           0.416     6.027    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[13]
    SLICE_X209Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.524     6.694    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X209Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.235     6.929    
                         clock uncertainty           -0.035     6.894    
    SLICE_X209Y199       FDRE (Setup_fdre_C_D)       -0.022     6.872    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                          6.872    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.800ns (81.391%)  route 0.412ns (18.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.693 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.412     6.022    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[8]
    SLICE_X207Y197       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.523     6.693    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                         clock pessimism              0.263     6.956    
                         clock uncertainty           -0.035     6.921    
    SLICE_X207Y197       FDRE (Setup_fdre_C_D)       -0.031     6.890    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.890    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.800ns (81.282%)  route 0.415ns (18.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.693 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           0.415     6.025    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[0]
    SLICE_X207Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.523     6.693    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X207Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                         clock pessimism              0.263     6.956    
                         clock uncertainty           -0.035     6.921    
    SLICE_X207Y195       FDRE (Setup_fdre_C_D)       -0.022     6.899    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          6.899    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 1.800ns (80.831%)  route 0.427ns (19.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 6.693 - 3.200 ) 
    Source Clock Delay      (SCD):    3.811ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.694     3.811    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y39                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y39        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     5.611 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.427     6.037    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[4]
    SLICE_X206Y195       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.523     6.693    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X206Y195                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                         clock pessimism              0.263     6.956    
                         clock uncertainty           -0.035     6.921    
    SLICE_X206Y195       FDRE (Setup_fdre_C_D)        0.000     6.921    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          6.921    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  0.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PAD_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/pad_in_storage_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.118ns (43.717%)  route 0.152ns (56.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X212Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PAD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y199       FDRE (Prop_fdre_C_Q)         0.118     1.804 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PAD_reg/Q
                         net (fo=1, routed)           0.152     1.956    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/RX_PAD
    SLICE_X208Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/pad_in_storage_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.910     1.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X208Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/pad_in_storage_r_reg/C
                         clock pessimism             -0.099     1.829    
    SLICE_X208Y200       FDRE (Hold_fdre_C_D)         0.037     1.866    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/pad_in_storage_r_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.849%)  route 0.137ns (60.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X213Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y199       FDRE (Prop_fdre_C_Q)         0.091     1.777 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[11]/Q
                         net (fo=1, routed)           0.137     1.914    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/D[4]
    SLICE_X211Y201       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.911     1.929    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X211Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[11]/C
                         clock pessimism             -0.099     1.830    
    SLICE_X211Y201       FDRE (Hold_fdre_C_D)        -0.006     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/rx_pe_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.347%)  route 0.146ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X212Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/rx_pe_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y199       FDRE (Prop_fdre_C_Q)         0.107     1.793 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/rx_pe_data_r_reg[9]/Q
                         net (fo=1, routed)           0.146     1.939    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/rx_pe_data_r[9]
    SLICE_X211Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.911     1.929    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X211Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[9]/C
                         clock pessimism             -0.099     1.830    
    SLICE_X211Y200       FDRE (Hold_fdre_C_D)         0.011     1.841    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/lane_up_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.588%)  route 0.173ns (59.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/user_clk
    SLICE_X212Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y197       FDRE (Prop_fdre_C_Q)         0.118     1.804 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/lane_up_flop_i/Q
                         net (fo=3, routed)           0.173     1.977    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/lane_up
    SLICE_X211Y204       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/lane_up_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.910     1.928    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/user_clk
    SLICE_X211Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/lane_up_r_reg/C
                         clock pessimism             -0.099     1.829    
    SLICE_X211Y204       FDRE (Hold_fdre_C_D)         0.047     1.876    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/lane_up_r_reg
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.812%)  route 0.163ns (64.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y199       FDPE (Prop_fdpe_C_Q)         0.091     1.771 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.163     1.934    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X198Y200       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.904     1.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg/C
                         clock pessimism             -0.099     1.823    
    SLICE_X198Y200       FDRE (Hold_fdre_C_D)         0.009     1.832    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_gen_i/gen_a_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X209Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y196       FDRE (Prop_fdre_C_Q)         0.100     1.783 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/idle_and_ver_gen_i/gen_a_flop_0_i/Q
                         net (fo=1, routed)           0.055     1.838    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_gen_i/gen_a_i
    SLICE_X209Y196       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_gen_i/gen_a_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X209Y196                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_gen_i/gen_a_r_reg/C
                         clock pessimism             -0.316     1.683    
    SLICE_X209Y196       FDRE (Hold_fdre_C_D)         0.047     1.730    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_gen_i/gen_a_r_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.757     1.684    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y199       FDRE (Prop_fdre_C_Q)         0.100     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_pad_r_reg/Q
                         net (fo=1, routed)           0.055     1.839    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_pad_r
    SLICE_X207Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg/C
                         clock pessimism             -0.315     1.684    
    SLICE_X207Y199       FDRE (Hold_fdre_C_D)         0.047     1.731    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/gen_pad_r_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.757     1.684    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y199       FDRE (Prop_fdre_C_Q)         0.100     1.784 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_v_r_reg/Q
                         net (fo=1, routed)           0.055     1.839    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_v_r
    SLICE_X207Y199       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.981     1.999    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X207Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg/C
                         clock pessimism             -0.315     1.684    
    SLICE_X207Y199       FDRE (Hold_fdre_C_D)         0.044     1.728    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_v_r_reg
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_SCP_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.129ns (26.588%)  route 0.356ns (73.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.707     1.634    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X213Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_SCP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y200       FDRE (Prop_fdre_C_Q)         0.100     1.734 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/RX_SCP_reg/Q
                         net (fo=2, routed)           0.356     2.090    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/rx_scp_i
    SLICE_X210Y198       LUT4 (Prop_lut4_I0_O)        0.029     2.119 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/sym_dec_i/in_frame_r_i_1__0/O
                         net (fo=1, routed)           0.000     2.119    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/I3
    SLICE_X210Y198       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.983     2.001    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X210Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r_reg/C
                         clock pessimism             -0.099     1.902    
    SLICE_X210Y198       FDRE (Hold_fdre_C_D)         0.096     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/rx_ll_i/rx_ll_pdu_datapath_i/in_frame_r_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.103%)  route 0.096ns (48.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y198       FDRE (Prop_fdre_C_Q)         0.100     1.786 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.096     1.882    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/s_axi_tx_tdata[15]
    SLICE_X210Y197       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.983     2.001    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X210Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]/C
                         clock pessimism             -0.301     1.700    
    SLICE_X210Y197       FDRE (Hold_fdre_C_D)         0.059     1.759    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
Waveform:           { 0 1.6 }
Period:             3.200
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                                                                                                                                                                                                                                                                
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     3.200   0.780  GTHE2_CHANNEL_X1Y15  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                               
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     3.200   1.361  RAMB36_X12Y40        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     3.200   1.361  RAMB36_X13Y39        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     3.200   1.792  BUFGCTRL_X0Y1        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                                  
Min Period        n/a     FDRE/C                   n/a            0.750     3.200   2.450  SLICE_X211Y206       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[4]/C                                                                                                                                                                                                                           
Min Period        n/a     FDRE/C                   n/a            0.750     3.200   2.450  SLICE_X211Y206       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/aurora_8b10b_1_hotplug_i/rx_cc_extend_r_reg[5]/C                                                                                                                                                                                                                           
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/soft_err_r_reg_srl3/CLK                                                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/soft_err_r_reg_srl3/CLK                                                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                                             
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     1.600   0.958  SLICE_X208Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/v_count_r_reg[30]_srl31/CLK                                                                                                                                                                                                                               
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     1.600   0.958  SLICE_X208Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/v_count_r_reg[30]_srl31/CLK                                                                                                                                                                                                                               
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y201       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                                       
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK                                                                                                                                                                                                                                               
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK                                                                                                                                                                                                                                               
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/soft_err_r_reg_srl3/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     1.600   0.958  SLICE_X208Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/v_count_r_reg[30]_srl31/CLK                                                                                                                                                                                                                               
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt0_rxresetdone_r3_reg_srl3/CLK                                                                                                                                                                                                                                               
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt0_txresetdone_r3_reg_srl3/CLK                                                                                                                                                                                                                                               
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y192       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_err_detect_i/soft_err_r_reg_srl3/CLK                                                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y200       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                                             
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     1.600   0.958  SLICE_X208Y199       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/v_count_r_reg[30]_srl31/CLK                                                                                                                                                                                                                               
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y201       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 1.800ns (73.012%)  route 0.665ns (26.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 6.689 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[19])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[19]
                         net (fo=1, routed)           0.665     6.265    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[13]
    SLICE_X215Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.519     6.689    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X215Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                         clock pessimism              0.235     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X215Y183       FDRE (Setup_fdre_C_D)       -0.022     6.867    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.265    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.800ns (72.925%)  route 0.668ns (27.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 6.687 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           0.668     6.268    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[15]
    SLICE_X216Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.517     6.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X216Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.235     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X216Y181       FDRE (Setup_fdre_C_D)       -0.002     6.885    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.800ns (74.975%)  route 0.601ns (25.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[10]
                         net (fo=1, routed)           0.601     6.200    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[7]
    SLICE_X211Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X211Y181       FDRE (Setup_fdre_C_D)       -0.019     6.867    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.800ns (75.069%)  route 0.598ns (24.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           0.598     6.197    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[5]
    SLICE_X211Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X211Y181       FDRE (Setup_fdre_C_D)       -0.019     6.867    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.800ns (76.858%)  route 0.542ns (23.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=1, routed)           0.542     6.142    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[17]
    SLICE_X213Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X213Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X213Y180       FDRE (Setup_fdre_C_D)       -0.031     6.855    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 1.800ns (77.242%)  route 0.530ns (22.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.530     6.130    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[4]
    SLICE_X213Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X213Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X213Y180       FDRE (Setup_fdre_C_D)       -0.019     6.867    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.800ns (77.685%)  route 0.517ns (22.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[20])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[20]
                         net (fo=1, routed)           0.517     6.117    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[14]
    SLICE_X211Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X211Y181       FDRE (Setup_fdre_C_D)       -0.031     6.855    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 1.800ns (77.563%)  route 0.521ns (22.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           0.521     6.120    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[9]
    SLICE_X211Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X211Y181       FDRE (Setup_fdre_C_D)       -0.010     6.876    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                          6.876    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.800ns (77.707%)  route 0.516ns (22.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 6.686 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[16]
                         net (fo=1, routed)           0.516     6.116    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[10]
    SLICE_X211Y181       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.516     6.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X211Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
                         clock pessimism              0.235     6.921    
                         clock uncertainty           -0.035     6.886    
    SLICE_X211Y181       FDRE (Setup_fdre_C_D)       -0.009     6.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.800ns (78.478%)  route 0.494ns (21.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 6.687 - 3.200 ) 
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.683     3.800    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X13Y36                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y36        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      1.800     5.600 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.494     6.093    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[8]
    SLICE_X208Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.517     6.687    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X208Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                         clock pessimism              0.235     6.922    
                         clock uncertainty           -0.035     6.887    
    SLICE_X208Y183       FDRE (Setup_fdre_C_D)       -0.010     6.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.877    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X207Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y177       FDPE (Prop_fdpe_C_Q)         0.100     1.772 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/Q
                         net (fo=2, routed)           0.062     1.834    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r[1]
    SLICE_X206Y177       LUT4 (Prop_lut4_I2_O)        0.028     1.862 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r2_i_1/O
                         net (fo=1, routed)           0.000     1.862    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/n_0_reset_debounce_r2_i_1
    SLICE_X206Y177       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.967     1.985    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X206Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r2_reg/C
                         clock pessimism             -0.302     1.683    
    SLICE_X206Y177       FDRE (Hold_fdre_C_D)         0.087     1.770    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.828%)  route 0.204ns (69.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.754     1.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X207Y188                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y188       FDCE (Prop_fdce_C_Q)         0.091     1.772 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.204     1.976    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X13Y38        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.010     2.028    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.727    
    RAMB36_X13Y38        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.145     1.872    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/GEN_SCP_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y180       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r_reg/Q
                         net (fo=3, routed)           0.075     1.850    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/sof_data_eof_1_r
    SLICE_X206Y180       LUT3 (Prop_lut3_I1_O)        0.028     1.878 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/GEN_SCP_i_1/O
                         net (fo=1, routed)           0.000     1.878    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/n_0_GEN_SCP_i_1
    SLICE_X206Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/GEN_SCP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.970     1.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X206Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/GEN_SCP_reg/C
                         clock pessimism             -0.302     1.686    
    SLICE_X206Y180       FDRE (Hold_fdre_C_D)         0.087     1.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/GEN_SCP_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/gen_v_flop_0_i/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/gen_v_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/user_clk
    SLICE_X213Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/gen_v_flop_0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y183       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/gen_v_flop_0_i/Q
                         net (fo=1, routed)           0.055     1.835    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/I6[1]
    SLICE_X213Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/gen_v_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.975     1.993    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X213Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/gen_v_r_reg[0]/C
                         clock pessimism             -0.313     1.680    
    SLICE_X213Y183       FDRE (Hold_fdre_C_D)         0.047     1.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/gen_v_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.091ns (30.267%)  route 0.210ns (69.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.754     1.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X207Y189                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y189       FDCE (Prop_fdce_C_Q)         0.091     1.772 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/Q
                         net (fo=3, routed)           0.210     1.982    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X13Y38        RAMB36E1                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.010     2.028    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X13Y38                                                     r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.301     1.727    
    RAMB36_X13Y38        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.147     1.874    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.753     1.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X214Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y182       FDRE (Prop_fdre_C_Q)         0.100     1.780 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/storage_r_reg[3]/Q
                         net (fo=1, routed)           0.060     1.840    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/storage_r[3]
    SLICE_X214Y182       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.976     1.994    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/user_clk
    SLICE_X214Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[3]/C
                         clock pessimism             -0.314     1.680    
    SLICE_X214Y182       FDRE (Hold_fdre_C_D)         0.047     1.727    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_datapath_i/tx_pe_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_2_r_reg/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y180       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_1_r_reg/Q
                         net (fo=2, routed)           0.064     1.839    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_1_r
    SLICE_X207Y180       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_2_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.970     1.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/user_clk
    SLICE_X207Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_2_r_reg/C
                         clock pessimism             -0.313     1.675    
    SLICE_X207Y180       FDRE (Hold_fdre_C_D)         0.047     1.722    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/tx_ll_i/tx_ll_control_i/data_eof_2_r_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.265%)  route 0.092ns (41.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.754     1.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X219Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y183       FDRE (Prop_fdre_C_Q)         0.100     1.781 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/tx_pe_data_r_reg[9]/Q
                         net (fo=1, routed)           0.092     1.873    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/tx_pe_data_r[9]
    SLICE_X216Y183       LUT6 (Prop_lut6_I3_O)        0.028     1.901 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/TX_DATA[6]_i_1/O
                         net (fo=1, routed)           0.000     1.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/n_0_TX_DATA[6]_i_1
    SLICE_X216Y183       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X216Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[6]/C
                         clock pessimism             -0.302     1.693    
    SLICE_X216Y183       FDRE (Hold_fdre_C_D)         0.087     1.780    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.965%)  route 0.104ns (51.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.758     1.685    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_dec_i/user_clk
    SLICE_X217Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y191       FDRE (Prop_fdre_C_Q)         0.100     1.785 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/sym_dec_i/RX_PE_DATA_reg[6]/Q
                         net (fo=1, routed)           0.104     1.889    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/rx_ll_i/rx_ll_pdu_datapath_i/D[9]
    SLICE_X215Y191       FDRE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.983     2.001    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/rx_ll_i/rx_ll_pdu_datapath_i/user_clk
    SLICE_X215Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[6]/C
                         clock pessimism             -0.279     1.722    
    SLICE_X215Y191       FDRE (Hold_fdre_C_D)         0.043     1.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/rx_ll_i/rx_ll_pdu_datapath_i/storage_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.309%)  route 0.071ns (35.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.744     1.671    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X202Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y180       FDCE (Prop_fdce_C_Q)         0.100     1.771 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.071     1.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X203Y180       LUT6 (Prop_lut6_I1_O)        0.028     1.870 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.870    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X203Y180       FDCE                                         r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.966     1.984    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X203Y180                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism             -0.302     1.682    
    SLICE_X203Y180       FDCE (Hold_fdce_C_D)         0.060     1.742    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
Waveform:           { 0 1.6 }
Period:             3.200
Sources:            { slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                                                                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/RXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK                                                                                                                                                                                                               
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            3.030     3.200   0.170  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXUSRCLK2                                                                                                                                                                                                              
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420     3.200   0.780  GTHE2_CHANNEL_X1Y14  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK                                                                                                                                                                                                               
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839     3.200   1.361  RAMB36_X13Y38        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839     3.200   1.361  RAMB36_X13Y36        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     BUFG/I                   n/a            1.408     3.200   1.792  BUFGCTRL_X0Y2        slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/I                                                                                                                                                                                                                                                                                  
Min Period        n/a     FDRE/C                   n/a            0.750     3.200   2.450  SLICE_X218Y187       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/err_detect_i/HARD_ERR_reg/C                                                                                                                                                                                                                                                
Min Period        n/a     FDRE/C                   n/a            0.750     3.200   2.450  SLICE_X220Y186       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/RX_CHAR_IS_COMMA_R_reg[0]/C                                                                                                                                                                                                                                 
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y186       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                                                                  
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_err_detect_i/soft_err_r_reg_srl3/CLK                                                                                                                                                                                                                                
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_init_sm_i/txver_count_r_reg[6]_srl7/CLK                                                                                                                                                                                                                             
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/lfsr_shift_register_r_reg[2]_srl3/CLK                                                                                                                                                                                                                    
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/ver_counter_1_i/CLK                                                                                                                                                                                                                                      
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y185       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                                             
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     1.600   0.958  SLICE_X212Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_init_sm_i/v_count_r_reg[30]_srl31/CLK                                                                                                                                                                                                                               
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X210Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_init_sm_i/rxver_count_r_reg[1]_srl2/CLK                                                                                                                                                                                                                             
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     1.600   0.958  SLICE_X212Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_init_sm_i/v_count_r_reg[30]_srl31/CLK                                                                                                                                                                                                                               
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/idle_and_ver_gen_i/ver_counter_0_i/CLK                                                                                                                                                                                                                                      
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X208Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_init_sm_i/verify_watchdog_r_reg[14]_srl15/CLK                                                                                                                                                                                                                       
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter2_r_reg[14]_srl14/CLK                                                                                                                                                                                                                                
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y186       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y186       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter3_r_reg[2]_srl3/CLK                                                                                                                                                                                                                                  
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y184       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter4_r_reg[14]_srl15/CLK                                                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X216Y185       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/aurora_lane_0_i/lane_init_sm_i/counter5_r_reg[14]_srl15/CLK                                                                                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642     1.600   0.958  SLICE_X212Y183       slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/global_logic_i/channel_err_detect_i/soft_err_r_reg_srl3/CLK                                                                                                                                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 1.086ns (63.799%)  route 0.616ns (36.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[1])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[1]
                         net (fo=1, routed)           0.616     8.712    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[1]
    SLICE_X216Y173       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.512    14.267    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X216Y173                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]/C
                         clock pessimism              0.307    14.574    
                         clock uncertainty           -0.205    14.369    
    SLICE_X216Y173       FDRE (Setup_fdre_C_D)       -0.002    14.367    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 1.086ns (67.163%)  route 0.531ns (32.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    7.010ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.825     7.010    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/I2
    GTHE2_CHANNEL_X1Y13                                               r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXCLKCORCNT[0])
                                                      1.086     8.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/RXCLKCORCNT[0]
                         net (fo=1, routed)           0.531     8.627    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_int[0]
    SLICE_X219Y171       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.514    14.269    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]/C
                         clock pessimism              0.307    14.576    
                         clock uncertainty           -0.205    14.371    
    SLICE_X219Y171       FDRE (Setup_fdre_C_D)       -0.022    14.349    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.223ns (15.661%)  route 1.201ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.279ns = ( 14.279 - 8.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y159       FDRE (Prop_fdre_C_Q)         0.223     7.073 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.201     8.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/n_0_txbufstatus_reg_reg[1]
    SLICE_X217Y159       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.524    14.279    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.307    14.586    
                         clock uncertainty           -0.205    14.381    
    SLICE_X217Y159       FDRE (Setup_fdre_C_D)       -0.022    14.359    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.259ns (18.755%)  route 1.122ns (81.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.834ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.649     6.834    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y173                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y173       FDRE (Prop_fdre_C_Q)         0.259     7.093 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.122     8.215    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X219Y173       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.512    14.267    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y173                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.307    14.574    
                         clock uncertainty           -0.205    14.369    
    SLICE_X219Y173       FDRE (Setup_fdre_C_D)       -0.022    14.347    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.223ns (16.192%)  route 1.154ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 14.266 - 8.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.648     6.833    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X217Y175                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y175       FDRE (Prop_fdre_C_Q)         0.223     7.056 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.154     8.210    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X217Y174       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.511    14.266    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y174                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.307    14.573    
                         clock uncertainty           -0.205    14.368    
    SLICE_X217Y174       FDRE (Setup_fdre_C_D)       -0.022    14.346    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.259ns (18.950%)  route 1.108ns (81.050%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 14.267 - 8.000 ) 
    Source Clock Delay      (SCD):    6.834ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.649     6.834    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y173                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y173       FDRE (Prop_fdre_C_Q)         0.259     7.093 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.108     8.201    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X219Y173       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.512    14.267    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y173                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.307    14.574    
                         clock uncertainty           -0.205    14.369    
    SLICE_X219Y173       FDRE (Setup_fdre_C_D)       -0.031    14.338    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.139ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.259ns (18.566%)  route 1.136ns (81.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.837ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.652     6.837    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.259     7.096 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.136     8.232    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X220Y172       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.514    14.269    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y172                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.307    14.576    
                         clock uncertainty           -0.205    14.371    
    SLICE_X220Y172       FDRE (Setup_fdre_C_D)        0.000    14.371    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  6.139    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.259ns (18.709%)  route 1.125ns (81.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.259     7.099 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.125     8.224    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X218Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X218Y169       FDRE (Setup_fdre_C_D)       -0.009    14.365    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.365    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.223ns (16.434%)  route 1.134ns (83.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.272ns = ( 14.272 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y169       FDRE (Prop_fdre_C_Q)         0.223     7.063 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           1.134     8.197    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X218Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.517    14.272    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism              0.307    14.579    
                         clock uncertainty           -0.205    14.374    
    SLICE_X218Y169       FDRE (Setup_fdre_C_D)       -0.010    14.364    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  6.167    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.259ns (19.001%)  route 1.104ns (80.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 14.269 - 8.000 ) 
    Source Clock Delay      (SCD):    6.840ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.655     6.840    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.259     7.099 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.104     8.203    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X220Y172       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.514    14.269    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y172                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.307    14.576    
                         clock uncertainty           -0.205    14.371    
    SLICE_X220Y172       FDRE (Setup_fdre_C_D)        0.000    14.371    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         14.371    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  6.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.400%)  route 0.490ns (80.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y170       FDRE (Prop_fdre_C_Q)         0.118     3.050 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.490     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X218Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X218Y169       FDRE (Hold_fdre_C_D)         0.049     3.479    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.840%)  route 0.531ns (84.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y169       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.531     3.564    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X218Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X218Y169       FDRE (Hold_fdre_C_D)         0.044     3.474    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.107ns (17.653%)  route 0.499ns (82.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y170       FDRE (Prop_fdre_C_Q)         0.107     3.039 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.499     3.538    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X217Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X217Y170       FDRE (Hold_fdre_C_D)         0.011     3.440    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.440    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.107ns (17.895%)  route 0.491ns (82.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.107     3.038 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.491     3.529    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X217Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X217Y170       FDRE (Hold_fdre_C_D)        -0.003     3.426    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.426    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.107ns (17.323%)  route 0.511ns (82.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y170       FDRE (Prop_fdre_C_Q)         0.107     3.039 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.511     3.550    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X217Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X217Y170       FDRE (Hold_fdre_C_D)         0.008     3.437    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.130%)  route 0.561ns (84.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y169       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.561     3.594    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X218Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X218Y169       FDRE (Hold_fdre_C_D)         0.047     3.477    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           3.594    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.118ns (18.253%)  route 0.528ns (81.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.751     2.933    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y169       FDRE (Prop_fdre_C_Q)         0.118     3.051 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.528     3.579    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X217Y170       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.973     3.530    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X217Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.306     3.224    
                         clock uncertainty            0.205     3.429    
    SLICE_X217Y170       FDRE (Hold_fdre_C_D)         0.032     3.461    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.461    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.337%)  route 0.563ns (82.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.563     3.612    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X220Y172       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.971     3.528    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y172                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism             -0.306     3.222    
                         clock uncertainty            0.205     3.427    
    SLICE_X220Y172       FDRE (Hold_fdre_C_D)         0.066     3.493    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.612    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.118ns (18.154%)  route 0.532ns (81.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.749     2.931    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y171                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y171       FDRE (Prop_fdre_C_Q)         0.118     3.049 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.532     3.581    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X220Y172       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.971     3.528    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y172                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism             -0.306     3.222    
                         clock uncertainty            0.205     3.427    
    SLICE_X220Y172       FDRE (Hold_fdre_C_D)         0.032     3.459    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.021%)  route 0.537ns (81.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.750     2.932    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y170                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y170       FDRE (Prop_fdre_C_Q)         0.118     3.050 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.537     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X218Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X218Y169       FDRE (Hold_fdre_C_D)         0.032     3.462    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        6.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.302ns  (logic 0.204ns (15.668%)  route 1.098ns (84.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.204    15.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           1.098    16.145    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[8]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)       -0.067    22.311    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         22.311    
                         arrival time                         -16.145    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.340ns  (logic 0.223ns (16.639%)  route 1.117ns (83.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.847ns = ( 14.847 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.662    14.847    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X218Y163                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y163       FDRE (Prop_fdre_C_Q)         0.223    15.070 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg_reg/Q
                         net (fo=1, routed)           1.117    16.187    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg__0
    SLICE_X218Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X218Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X218Y164       FDRE (Setup_fdre_C_D)       -0.022    22.356    eth/phy/inst/pcs_pma_block_i/transceiver_inst/rxpowerdown_reg
  -------------------------------------------------------------------
                         required time                         22.356    
                         arrival time                         -16.187    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.260ns  (logic 0.204ns (16.192%)  route 1.056ns (83.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.277ns = ( 22.277 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.204    15.048 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.056    16.104    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X221Y164       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.522    22.277    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X221Y164                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.307    22.584    
                         clock uncertainty           -0.205    22.379    
    SLICE_X221Y164       FDRE (Setup_fdre_C_D)       -0.104    22.275    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.384ns  (logic 0.223ns (16.112%)  route 1.161ns (83.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.161    16.228    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)        0.023    22.401    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                         -16.228    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.365ns  (logic 0.223ns (16.335%)  route 1.142ns (83.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.842ns = ( 14.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657    14.842    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y167       FDRE (Prop_fdre_C_Q)         0.223    15.065 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.142    16.207    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)        0.023    22.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.345ns  (logic 0.259ns (19.258%)  route 1.086ns (80.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.273ns = ( 22.273 - 16.000 ) 
    Source Clock Delay      (SCD):    6.841ns = ( 14.841 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.656    14.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.259    15.100 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.086    16.186    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.518    22.273    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.307    22.580    
                         clock uncertainty           -0.205    22.375    
    SLICE_X220Y169       FDRE (Setup_fdre_C_D)        0.004    22.379    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.379    
                         arrival time                         -16.186    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.261ns  (logic 0.204ns (16.172%)  route 1.057ns (83.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.843ns = ( 14.843 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.658    14.843    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.204    15.047 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.057    16.104    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)       -0.072    22.304    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         22.304    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.355ns  (logic 0.223ns (16.453%)  route 1.132ns (83.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.842ns = ( 14.842 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657    14.842    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y167       FDRE (Prop_fdre_C_Q)         0.223    15.065 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.132    16.197    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)        0.021    22.397    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -16.197    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.314ns  (logic 0.259ns (19.708%)  route 1.055ns (80.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.274ns = ( 22.274 - 16.000 ) 
    Source Clock Delay      (SCD):    6.841ns = ( 14.841 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.656    14.841    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X220Y168                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y168       FDRE (Prop_fdre_C_Q)         0.259    15.100 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.055    16.155    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.519    22.274    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.307    22.581    
                         clock uncertainty           -0.205    22.376    
    SLICE_X220Y167       FDRE (Setup_fdre_C_D)        0.004    22.380    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         22.380    
                         arrival time                         -16.155    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.330ns  (logic 0.223ns (16.769%)  route 1.107ns (83.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.276ns = ( 22.276 - 16.000 ) 
    Source Clock Delay      (SCD):    6.844ns = ( 14.844 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024    10.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093    10.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435    11.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    11.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463    13.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    13.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.659    14.844    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.223    15.067 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.107    16.174    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000    16.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887    17.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    17.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    19.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    19.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.350    20.672    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    20.755 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         1.521    22.276    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.307    22.583    
                         clock uncertainty           -0.205    22.378    
    SLICE_X220Y165       FDRE (Setup_fdre_C_D)        0.021    22.399    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -16.174    
  -------------------------------------------------------------------
                         slack                                  6.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.389%)  route 0.510ns (83.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.510     3.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.040     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.100ns (15.332%)  route 0.552ns (84.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.753     2.935    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y167       FDRE (Prop_fdre_C_Q)         0.100     3.035 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.552     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X220Y167       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.976     3.533    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y167                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.306     3.227    
                         clock uncertainty            0.205     3.432    
    SLICE_X220Y167       FDRE (Hold_fdre_C_D)         0.059     3.491    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.091ns (15.036%)  route 0.514ns (84.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.514     3.542    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.009     3.443    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.542    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.654%)  route 0.539ns (84.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.531ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.539     3.575    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X220Y169       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.974     3.531    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y169                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.306     3.225    
                         clock uncertainty            0.205     3.430    
    SLICE_X220Y169       FDRE (Hold_fdre_C_D)         0.045     3.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.046%)  route 0.565ns (84.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.565     3.602    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.059     3.493    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.602    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.091ns (14.955%)  route 0.517ns (85.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.091     3.028 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.517     3.545    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.002     3.436    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.545    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.484%)  route 0.546ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.546     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X219Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X219Y165       FDRE (Hold_fdre_C_D)         0.038     3.472    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.352%)  route 0.551ns (84.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.551     3.587    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X219Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X219Y165       FDRE (Hold_fdre_C_D)         0.040     3.474    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.254%)  route 0.556ns (84.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.754     2.936    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X219Y166                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y166       FDRE (Prop_fdre_C_Q)         0.100     3.036 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.556     3.592    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X219Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X219Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X219Y165       FDRE (Hold_fdre_C_D)         0.041     3.475    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.100ns (14.863%)  route 0.573ns (85.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.755     2.937    eth/phy/inst/pcs_pma_block_i/transceiver_inst/CLK
    SLICE_X221Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y165       FDRE (Prop_fdre_C_Q)         0.100     3.037 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.573     3.610    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X220Y165       FDRE                                         r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk/O
                         net (fo=132, routed)         0.978     3.535    eth/phy/inst/pcs_pma_block_i/transceiver_inst/I2
    SLICE_X220Y165                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.306     3.229    
                         clock uncertainty            0.205     3.434    
    SLICE_X220Y165       FDRE (Hold_fdre_C_D)         0.059     3.493    eth/phy/inst/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.493    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gt_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gt_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.270ns (62.713%)  route 0.161ns (37.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    10.252ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.371    10.252    clocks/ipb_clk
    SLICE_X169Y200                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y200       FDRE (Prop_fdre_C_Q)         0.223    10.475 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.161    10.635    clocks/clkdiv/nuke_i
    SLICE_X168Y200       LUT4 (Prop_lut4_I0_O)        0.047    10.682 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000    10.682    clocks/n_2_clkdiv
    SLICE_X168Y200       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     8.000     8.000 r  
    AK8                                               0.000     8.000 r  gt_clkp
                         net (fo=0)                   0.000     8.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    11.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.232    12.621    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/nuke_d_reg/C
                         clock pessimism              1.084    13.705    
                         clock uncertainty           -0.182    13.523    
    SLICE_X168Y200       FDRE (Setup_fdre_C_D)        0.086    13.609    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         13.609    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  2.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.959ns  (arrival time - required time)
  Source:                 clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gt_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gt_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.582ns
    Source Clock Delay      (SCD):    4.226ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.631     4.226    clocks/ipb_clk
    SLICE_X169Y200                                                    r  clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y200       FDRE (Prop_fdre_C_Q)         0.100     4.326 r  clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.081     4.406    clocks/clkdiv/nuke_i
    SLICE_X168Y200       LUT4 (Prop_lut4_I0_O)        0.030     4.436 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     4.436    clocks/n_2_clkdiv
    SLICE_X168Y200       FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.831     2.582    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/nuke_d_reg/C
                         clock pessimism             -0.382     2.200    
                         clock uncertainty            0.182     2.382    
    SLICE_X168Y200       FDRE (Hold_fdre_C_D)         0.096     2.478    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           4.436    
  -------------------------------------------------------------------
                         slack                                  1.959    





---------------------------------------------------------------------------------------------------
From Clock:  gt_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - gt_clk rise@24.000ns)
  Data Path Delay:        6.786ns  (logic 0.259ns (3.817%)  route 6.527ns (96.183%))
  Logic Levels:           0  
  Clock Path Skew:        3.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.729ns = ( 40.729 - 32.000 ) 
    Source Clock Delay      (SCD):    5.842ns = ( 29.842 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)    24.000    24.000 r  
    AK8                                               0.000    24.000 r  gt_clkp
                         net (fo=0)                   0.000    24.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    24.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025    28.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    28.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.369    29.842    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y200       FDRE (Prop_fdre_C_Q)         0.259    30.101 r  clocks/rst_reg/Q
                         net (fo=4, routed)           6.527    36.627    clocks/n_0_rst_reg
    SLICE_X168Y196       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.404    40.729    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism              1.084    41.813    
                         clock uncertainty           -0.182    41.631    
    SLICE_X168Y196       FDRE (Setup_fdre_C_D)       -0.002    41.629    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         41.629    
                         arrival time                         -36.627    
  -------------------------------------------------------------------
                         slack                                  5.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gt_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gt_clk rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.206ns (3.585%)  route 5.540ns (96.415%))
  Logic Levels:           0  
  Clock Path Skew:        4.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.424ns
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    1.084ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt_clk rise edge)     0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888     3.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     3.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.232     4.621    clocks/clk125_fr
    SLICE_X168Y200                                                    r  clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y200       FDRE (Prop_fdre_C_Q)         0.206     4.827 r  clocks/rst_reg/Q
                         net (fo=4, routed)           5.540    10.366    clocks/n_0_rst_reg
    SLICE_X168Y196       FDRE                                         r  clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
                         clock pessimism             -1.084     9.340    
                         clock uncertainty            0.182     9.522    
    SLICE_X168Y196       FDRE (Hold_fdre_C_D)         0.135     9.657    clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -9.657    
                         arrival time                          10.366    
  -------------------------------------------------------------------
                         slack                                  0.710    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       27.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.912ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[0]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.259ns (6.722%)  route 3.594ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.594    14.277    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y186       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[0]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y186       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                 27.912    

Slack (MET) :             27.912ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.259ns (6.722%)  route 3.594ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.594    14.277    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y186       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y186       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[1]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                 27.912    

Slack (MET) :             27.912ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.259ns (6.722%)  route 3.594ns (93.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.594    14.277    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X202Y186       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X202Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X202Y186       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                 27.912    

Slack (MET) :             28.101ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.259ns (7.070%)  route 3.404ns (92.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.841ns = ( 40.841 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.404    14.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X201Y186       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.516    40.841    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X201Y186                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]/C
                         clock pessimism              1.644    42.485    
                         clock uncertainty           -0.085    42.400    
    SLICE_X201Y186       FDCE (Recov_fdce_C_CLR)     -0.212    42.188    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.188    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                 28.101    

Slack (MET) :             28.206ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[26]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.259ns (7.934%)  route 3.006ns (92.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.622ns = ( 40.622 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.569ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.006    13.688    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/SR[0]
    SLICE_X189Y200       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.297    40.622    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/ipb_clk
    SLICE_X189Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[26]/C
                         clock pessimism              1.569    42.191    
                         clock uncertainty           -0.085    42.106    
    SLICE_X189Y200       FDCE (Recov_fdce_C_CLR)     -0.212    41.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/io_block/loopback_reg/out_reg[26]
  -------------------------------------------------------------------
                         required time                         41.894    
                         arrival time                         -13.688    
  -------------------------------------------------------------------
                         slack                                 28.206    

Slack (MET) :             28.222ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[2]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.259ns (7.309%)  route 3.285ns (92.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.843ns = ( 40.843 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.285    13.968    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y194       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.518    40.843    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[2]/C
                         clock pessimism              1.644    42.487    
                         clock uncertainty           -0.085    42.402    
    SLICE_X197Y194       FDCE (Recov_fdce_C_CLR)     -0.212    42.190    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         42.190    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                 28.222    

Slack (MET) :             28.222ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.259ns (7.309%)  route 3.285ns (92.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.843ns = ( 40.843 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.285    13.968    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X197Y194       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.518    40.843    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X197Y194                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]/C
                         clock pessimism              1.644    42.487    
                         clock uncertainty           -0.085    42.402    
    SLICE_X197Y194       FDCE (Recov_fdce_C_CLR)     -0.212    42.190    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[3]
  -------------------------------------------------------------------
                         required time                         42.190    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                 28.222    

Slack (MET) :             28.340ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.259ns (7.562%)  route 3.166ns (92.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.166    13.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X195Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X195Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X195Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[4]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 28.340    

Slack (MET) :             28.340ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.259ns (7.562%)  route 3.166ns (92.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.166    13.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X195Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X195Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X195Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[5]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 28.340    

Slack (MET) :             28.340ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.259ns (7.562%)  route 3.166ns (92.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.842ns = ( 40.842 - 32.000 ) 
    Source Clock Delay      (SCD):    10.424ns
    Clock Pessimism Removal (CPR):    1.644ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          2.025     4.380    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     4.473 r  eth/bufg_fr/O
                         net (fo=37, routed)          2.066     6.539    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.616 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.172     8.788    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     8.881 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.543    10.424    clocks/ipb_clk
    SLICE_X168Y196                                                    r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y196       FDRE (Prop_fdre_C_Q)         0.259    10.683 f  clocks/rst_ipb_reg/Q
                         net (fo=252, routed)         3.166    13.849    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/SR[0]
    SLICE_X195Y193       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    AK8                                               0.000    32.000 r  gt_clkp
                         net (fo=0)                   0.000    32.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000    32.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          1.888    35.306    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.389 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.783    37.172    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    37.245 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.997    39.242    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    39.325 r  clocks/bufgipb/O
                         net (fo=1735, routed)        1.517    40.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/ipb_clk
    SLICE_X195Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]/C
                         clock pessimism              1.644    42.486    
                         clock uncertainty           -0.085    42.401    
    SLICE_X195Y193       FDCE (Recov_fdce_C_CLR)     -0.212    42.189    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/io_block/loopback_reg/out_reg[6]
  -------------------------------------------------------------------
                         required time                         42.189    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 28.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.805%)  route 0.151ns (60.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    0.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.755     4.350    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y197       FDPE (Prop_fdpe_C_Q)         0.100     4.450 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.151     4.601    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X198Y197       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X198Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.956     4.361    
    SLICE_X198Y197       FDPE (Remov_fdpe_C_PRE)     -0.072     4.289    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.601    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.435%)  route 0.167ns (62.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.750     4.345    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y184       FDPE (Prop_fdpe_C_Q)         0.100     4.445 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.167     4.612    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X198Y183       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.970     5.309    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X198Y183                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.953     4.356    
    SLICE_X198Y183       FDPE (Remov_fdpe_C_PRE)     -0.072     4.284    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.612    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.643%)  route 0.413ns (76.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.703     4.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDRE (Prop_fdre_C_Q)         0.100     4.398 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.222     4.620    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X198Y199       LUT2 (Prop_lut2_I1_O)        0.028     4.648 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.191     4.839    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X198Y198       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.752     4.565    
    SLICE_X198Y198       FDPE (Remov_fdpe_C_PRE)     -0.072     4.493    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.839    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.128ns (23.643%)  route 0.413ns (76.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.752ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.703     4.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y200       FDRE (Prop_fdre_C_Q)         0.100     4.398 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.222     4.620    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X198Y199       LUT2 (Prop_lut2_I1_O)        0.028     4.648 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.191     4.839    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X198Y198       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.978     5.317    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y198                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.752     4.565    
    SLICE_X198Y198       FDPE (Remov_fdpe_C_PRE)     -0.072     4.493    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.493    
                         arrival time                           4.839    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.771%)  route 0.275ns (68.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.753     4.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y191       FDRE (Prop_fdre_C_Q)         0.100     4.448 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.096     4.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X204Y191       LUT2 (Prop_lut2_I1_O)        0.028     4.572 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.179     4.751    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.977     5.316    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.954     4.362    
    SLICE_X204Y191       FDPE (Remov_fdpe_C_PRE)     -0.052     4.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.157ns (38.108%)  route 0.255ns (61.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.243ns
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.912ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.703     4.298    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y202       FDPE (Prop_fdpe_C_Q)         0.091     4.389 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.062     4.451    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X198Y202       LUT2 (Prop_lut2_I0_O)        0.066     4.517 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193     4.710    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X194Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.904     5.243    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X194Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.912     4.331    
    SLICE_X194Y204       FDPE (Remov_fdpe_C_PRE)     -0.072     4.259    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           4.710    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.681%)  route 0.318ns (71.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.753     4.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y191       FDRE (Prop_fdre_C_Q)         0.100     4.448 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.096     4.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X204Y191       LUT2 (Prop_lut2_I1_O)        0.028     4.572 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.222     4.794    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y192       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.977     5.316    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.954     4.362    
    SLICE_X204Y192       FDPE (Remov_fdpe_C_PRE)     -0.052     4.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.128ns (28.681%)  route 0.318ns (71.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.753     4.348    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y191       FDRE (Prop_fdre_C_Q)         0.100     4.448 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.096     4.544    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X204Y191       LUT2 (Prop_lut2_I1_O)        0.028     4.572 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.222     4.794    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y192       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.977     5.316    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.954     4.362    
    SLICE_X204Y192       FDPE (Remov_fdpe_C_PRE)     -0.052     4.310    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.794    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.157ns (33.646%)  route 0.310ns (66.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.746     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y182       FDPE (Prop_fdpe_C_Q)         0.091     4.432 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.167     4.599    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X196Y182       LUT2 (Prop_lut2_I0_O)        0.066     4.665 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.143     4.807    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.968     5.307    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.954     4.353    
    SLICE_X196Y182       FDPE (Remov_fdpe_C_PRE)     -0.052     4.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.157ns (33.646%)  route 0.310ns (66.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    4.341ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.902     1.343    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.369 r  eth/bufg_fr/O
                         net (fo=37, routed)          0.915     2.284    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.334 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.235     3.569    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.595 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.746     4.341    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X195Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y182       FDPE (Prop_fdpe_C_Q)         0.091     4.432 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.167     4.599    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X196Y182       LUT2 (Prop_lut2_I0_O)        0.066     4.665 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.143     4.807    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X196Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AK8                                               0.000     0.000 r  gt_clkp
                         net (fo=0)                   0.000     0.000    gt_clkp
    AK8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gt_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    eth/phy/inst/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X1Y7     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  eth/phy/inst/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=36, routed)          0.989     1.721    eth/gt_refclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.751 r  eth/bufg_fr/O
                         net (fo=37, routed)          1.212     2.963    clocks/clk125_fr
    MMCME2_ADV_X1Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.016 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.293     4.309    clocks/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.339 r  clocks/bufgipb/O
                         net (fo=1735, routed)        0.968     5.307    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X196Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.954     4.353    
    SLICE_X196Y182       FDPE (Remov_fdpe_C_PRE)     -0.052     4.301    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.507    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk200
  To Clock:  clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.259ns (12.745%)  route 1.773ns (87.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 9.907 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.773     7.483    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y152       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.179     9.907    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.177    10.084    
                         clock uncertainty           -0.035    10.048    
    SLICE_X217Y152       FDCE (Recov_fdce_C_CLR)     -0.212     9.836    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.836    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.259ns (17.805%)  route 1.196ns (82.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 9.560 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.196     6.906    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.833     9.560    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.177     9.737    
                         clock uncertainty           -0.035     9.702    
    SLICE_X211Y157       FDCE (Recov_fdce_C_CLR)     -0.212     9.490    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X217Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.184    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X217Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.184    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X217Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.184    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X217Y151       FDCE (Recov_fdce_C_CLR)     -0.212    10.184    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X216Y151       FDCE (Recov_fdce_C_CLR)     -0.187    10.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.636ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X216Y151       FDCE (Recov_fdce_C_CLR)     -0.187    10.209    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.636    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X216Y151       FDCE (Recov_fdce_C_CLR)     -0.154    10.242    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.242    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200 rise@5.000ns - clk200 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.259ns (12.207%)  route 1.863ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.693ns = ( 9.693 - 5.000 ) 
    Source Clock Delay      (SCD):    5.451ns
    Clock Pessimism Removal (CPR):    0.738ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         4.628     5.451    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.259     5.710 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.863     7.573    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X216Y151       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     5.000     5.000 r  
    H19                                               0.000     5.000 r  clk200_p
                         net (fo=0)                   0.000     5.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.966     9.693    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X216Y151                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.738    10.431    
                         clock uncertainty           -0.035    10.396    
    SLICE_X216Y151       FDCE (Recov_fdce_C_CLR)     -0.154    10.242    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.242    
                         arrival time                          -7.573    
  -------------------------------------------------------------------
                         slack                                  2.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.118ns (14.906%)  route 0.674ns (85.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.674     3.623    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y157       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.989     3.426    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y157                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.123     3.303    
    SLICE_X211Y157       FDCE (Remov_fdce_C_CLR)     -0.069     3.234    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.118ns (10.395%)  route 1.017ns (89.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.741ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          1.017     3.967    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/AR[0]
    SLICE_X217Y152       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.303     3.741    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X217Y152                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.123     3.618    
    SLICE_X217Y152       FDCE (Remov_fdce_C_CLR)     -0.069     3.549    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X210Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X210Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X210Y156       FDCE (Remov_fdce_C_CLR)     -0.050     2.961    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X211Y156       FDCE (Remov_fdce_C_CLR)     -0.069     2.942    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X211Y156       FDCE (Remov_fdce_C_CLR)     -0.069     2.942    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200 rise@0.000ns - clk200 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.118ns (15.727%)  route 0.632ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         2.473     2.832    eth/phy/inst/core_resets_i/independent_clock_bufg
    SLICE_X206Y161                                                    r  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y161       FDPE (Prop_fdpe_C_Q)         0.118     2.950 f  eth/phy/inst/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=43, routed)          0.632     3.582    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/AR[0]
    SLICE_X211Y156       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk200 rise edge)     0.000     0.000 r  
    H19                                               0.000     0.000 r  clk200_p
                         net (fo=0)                   0.000     0.000    clk200_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  IBUFGDS_clk200/O
                         net (fo=322, routed)         3.045     3.482    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X211Y156                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.471     3.011    
    SLICE_X211Y156       FDCE (Remov_fdce_C_CLR)     -0.069     2.942    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.582    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.071ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.259ns (16.384%)  route 1.322ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 14.264 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.322     8.423    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X207Y176       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.509    14.264    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X207Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.518    14.782    
                         clock uncertainty           -0.077    14.705    
    SLICE_X207Y176       FDCE (Recov_fdce_C_CLR)     -0.212    14.493    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.071    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.259ns (16.384%)  route 1.322ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 14.264 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.322     8.423    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y176       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.509    14.264    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.518    14.782    
                         clock uncertainty           -0.077    14.705    
    SLICE_X206Y176       FDCE (Recov_fdce_C_CLR)     -0.187    14.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.259ns (16.958%)  route 1.268ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.268     8.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X207Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.508    14.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X207Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.518    14.781    
                         clock uncertainty           -0.077    14.704    
    SLICE_X207Y175       FDCE (Recov_fdce_C_CLR)     -0.212    14.492    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.259ns (16.384%)  route 1.322ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 14.264 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.322     8.423    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y176       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.509    14.264    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.518    14.782    
                         clock uncertainty           -0.077    14.705    
    SLICE_X206Y176       FDCE (Recov_fdce_C_CLR)     -0.154    14.551    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.259ns (16.384%)  route 1.322ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 14.264 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.322     8.423    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y176       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.509    14.264    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y176                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.518    14.782    
                         clock uncertainty           -0.077    14.705    
    SLICE_X206Y176       FDCE (Recov_fdce_C_CLR)     -0.154    14.551    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.551    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.259ns (16.958%)  route 1.268ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.268     8.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.508    14.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.518    14.781    
                         clock uncertainty           -0.077    14.704    
    SLICE_X206Y175       FDCE (Recov_fdce_C_CLR)     -0.187    14.517    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.259ns (16.958%)  route 1.268ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.268     8.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.508    14.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.518    14.781    
                         clock uncertainty           -0.077    14.704    
    SLICE_X206Y175       FDCE (Recov_fdce_C_CLR)     -0.187    14.517    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.259ns (16.958%)  route 1.268ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.268     8.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.508    14.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.518    14.781    
                         clock uncertainty           -0.077    14.704    
    SLICE_X206Y175       FDCE (Recov_fdce_C_CLR)     -0.154    14.550    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.259ns (16.958%)  route 1.268ns (83.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 14.263 - 8.000 ) 
    Source Clock Delay      (SCD):    6.842ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.657     6.842    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/clk125
    SLICE_X208Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y185       FDRE (Prop_fdre_C_Q)         0.259     7.101 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_reg/Q
                         net (fo=22, routed)          1.268     8.369    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/gt_reset
    SLICE_X206Y175       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.508    14.263    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_clk_in
    SLICE_X206Y175                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.518    14.781    
                         clock uncertainty           -0.077    14.704    
    SLICE_X206Y175       FDCE (Recov_fdce_C_CLR)     -0.154    14.550    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.204ns (18.633%)  route 0.891ns (81.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.278ns = ( 14.278 - 8.000 ) 
    Source Clock Delay      (SCD):    6.850ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.117 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.435     3.552    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.629 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.463     5.092    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.185 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.665     6.850    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.204     7.054 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.891     7.945    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y162       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     8.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     9.887    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     9.970 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.279    11.249    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.322 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.350    12.672    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.755 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        1.523    14.278    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y162                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              0.518    14.796    
                         clock uncertainty           -0.077    14.719    
    SLICE_X221Y162       FDCE (Recov_fdce_C_CLR)     -0.295    14.424    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.149%)  route 0.202ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.757     2.939    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X218Y161                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y161       FDCE (Prop_fdce_C_Q)         0.100     3.039 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=3, routed)           0.202     3.241    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X220Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X220Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg/C
                         clock pessimism             -0.563     2.977    
    SLICE_X220Y159       FDCE (Remov_fdce_C_CLR)     -0.050     2.927    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/DRP_OP_DONE_reg
  -------------------------------------------------------------------
                         required time                         -2.927    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.035%)  route 0.142ns (60.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.142     3.173    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X219Y160       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.586     2.953    
    SLICE_X219Y160       FDCE (Remov_fdce_C_CLR)     -0.107     2.846    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.035%)  route 0.142ns (60.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.539ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.142     3.173    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X219Y160       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.982     3.539    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X219Y160                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]/C
                         clock pessimism             -0.586     2.953    
    SLICE_X219Y160       FDCE (Remov_fdce_C_CLR)     -0.107     2.846    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.667%)  route 0.196ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.196     3.227    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.563     2.977    
    SLICE_X221Y159       FDCE (Remov_fdce_C_CLR)     -0.107     2.870    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.667%)  route 0.196ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.196     3.227    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.563     2.977    
    SLICE_X221Y159       FDCE (Remov_fdce_C_CLR)     -0.107     2.870    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.667%)  route 0.196ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.196     3.227    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism             -0.563     2.977    
    SLICE_X221Y159       FDCE (Remov_fdce_C_CLR)     -0.107     2.870    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.667%)  route 0.196ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.540ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.758     2.940    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/CLK
    SLICE_X218Y158                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y158       FDPE (Prop_fdpe_C_Q)         0.091     3.031 f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst/reset_sync6/Q
                         net (fo=25, routed)          0.196     3.227    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X221Y159       FDCE                                         f  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.983     3.540    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X221Y159                                                    r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism             -0.563     2.977    
    SLICE_X221Y159       FDCE (Remov_fdce_C_CLR)     -0.107     2.870    eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.576%)  route 0.233ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.752     2.934    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X212Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y182       FDRE (Prop_fdre_C_Q)         0.118     3.052 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.233     3.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X215Y182       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.976     3.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X215Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.563     2.970    
    SLICE_X215Y182       FDCE (Remov_fdce_C_CLR)     -0.069     2.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.576%)  route 0.233ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.752     2.934    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X212Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y182       FDRE (Prop_fdre_C_Q)         0.118     3.052 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.233     3.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X215Y182       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.976     3.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X215Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.563     2.970    
    SLICE_X215Y182       FDCE (Remov_fdce_C_CLR)     -0.069     2.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.118ns (33.576%)  route 0.233ns (66.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.927 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.609     1.536    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.570     2.156    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.752     2.934    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/init_clk_in
    SLICE_X212Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y182       FDRE (Prop_fdre_C_Q)         0.118     3.052 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.233     3.285    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X215Y182       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTHE2_CHANNEL_X1Y13  GTHE2_CHANNEL                0.000     0.000 r  eth/phy/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    eth/phy/inst/core_clocking_i/txoutclk
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.018 r  eth/phy/inst/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.821     1.839    eth/phy/inst/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.892 r  eth/phy/inst/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.635     2.527    eth/phy/inst/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.557 r  eth/phy/inst/core_clocking_i/bufg_userclk2/O
                         net (fo=4051, routed)        0.976     3.533    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X215Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.563     2.970    
    SLICE_X215Y182       FDCE (Remov_fdce_C_CLR)     -0.069     2.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.901    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.362ns (33.203%)  route 0.728ns (66.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 6.524 - 3.200 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.663     3.780    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X208Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y193       FDRE (Prop_fdre_C_Q)         0.236     4.016 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.274     4.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X208Y195       LUT1 (Prop_lut1_I0_O)        0.126     4.416 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.454     4.870    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X208Y201       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.354     6.524    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X208Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.160     6.684    
                         clock uncertainty           -0.035     6.649    
    SLICE_X208Y201       FDCE (Recov_fdce_C_CLR)     -0.154     6.495    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.362ns (33.203%)  route 0.728ns (66.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.324ns = ( 6.524 - 3.200 ) 
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.663     3.780    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X208Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y193       FDRE (Prop_fdre_C_Q)         0.236     4.016 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.274     4.290    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X208Y195       LUT1 (Prop_lut1_I0_O)        0.126     4.416 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.454     4.870    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X208Y201       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.354     6.524    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X208Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.160     6.684    
                         clock uncertainty           -0.035     6.649    
    SLICE_X208Y201       FDCE (Recov_fdce_C_CLR)     -0.154     6.495    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          6.495    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.330ns (31.916%)  route 0.704ns (68.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 6.523 - 3.200 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.665     3.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X211Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y197       FDRE (Prop_fdre_C_Q)         0.204     3.986 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.387     4.373    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X206Y199       LUT1 (Prop_lut1_I0_O)        0.126     4.499 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.816    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X206Y200       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.353     6.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X206Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.160     6.683    
                         clock uncertainty           -0.035     6.648    
    SLICE_X206Y200       FDCE (Recov_fdce_C_CLR)     -0.154     6.494    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.330ns (31.916%)  route 0.704ns (68.084%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 6.523 - 3.200 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.665     3.782    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X211Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y197       FDRE (Prop_fdre_C_Q)         0.204     3.986 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.387     4.373    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X206Y199       LUT1 (Prop_lut1_I0_O)        0.126     4.499 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.816    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X206Y200       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.353     6.523    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X206Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.160     6.683    
                         clock uncertainty           -0.035     6.648    
    SLICE_X206Y200       FDCE (Recov_fdce_C_CLR)     -0.154     6.494    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                          -4.816    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.330ns (29.663%)  route 0.783ns (70.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 6.689 - 3.200 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y199       FDPE (Prop_fdpe_C_Q)         0.204     3.979 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.357     4.336    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X199Y199       LUT2 (Prop_lut2_I0_O)        0.126     4.462 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.426     4.888    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.519     6.689    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.235     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X202Y199       FDPE (Recov_fdpe_C_PRE)     -0.178     6.711    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.330ns (29.663%)  route 0.783ns (70.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 6.689 - 3.200 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y199       FDPE (Prop_fdpe_C_Q)         0.204     3.979 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.357     4.336    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X199Y199       LUT2 (Prop_lut2_I0_O)        0.126     4.462 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.426     4.888    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.519     6.689    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.235     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X202Y199       FDPE (Recov_fdpe_C_PRE)     -0.178     6.711    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.330ns (29.663%)  route 0.783ns (70.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 6.689 - 3.200 ) 
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.658     3.775    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y199       FDPE (Prop_fdpe_C_Q)         0.204     3.979 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.357     4.336    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X199Y199       LUT2 (Prop_lut2_I0_O)        0.126     4.462 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.426     4.888    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.519     6.689    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.235     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X202Y199       FDPE (Recov_fdpe_C_PRE)     -0.178     6.711    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -4.888    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.330ns (31.174%)  route 0.729ns (68.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 6.518 - 3.200 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.486     3.603    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y202       FDPE (Prop_fdpe_C_Q)         0.204     3.807 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.351     4.158    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X198Y203       LUT2 (Prop_lut2_I0_O)        0.126     4.284 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.377     4.662    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X198Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.348     6.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.260     6.778    
                         clock uncertainty           -0.035     6.743    
    SLICE_X198Y204       FDPE (Recov_fdpe_C_PRE)     -0.178     6.565    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.330ns (31.174%)  route 0.729ns (68.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 6.518 - 3.200 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.486     3.603    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X199Y202                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y202       FDPE (Prop_fdpe_C_Q)         0.204     3.807 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.351     4.158    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X198Y203       LUT2 (Prop_lut2_I0_O)        0.126     4.284 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.377     4.662    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X198Y204       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.348     6.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X198Y204                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.260     6.778    
                         clock uncertainty           -0.035     6.743    
    SLICE_X198Y204       FDPE (Recov_fdpe_C_PRE)     -0.178     6.565    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -4.662    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             2.214ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.259ns (34.637%)  route 0.489ns (65.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 6.518 - 3.200 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.486     3.603    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y201       FDPE (Prop_fdpe_C_Q)         0.259     3.862 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.489     4.351    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X199Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.348     6.518    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X199Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.260     6.778    
                         clock uncertainty           -0.035     6.743    
    SLICE_X199Y201       FDPE (Recov_fdpe_C_PRE)     -0.178     6.565    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.565    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                  2.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.442%)  route 0.307ns (70.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y200       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.107     1.835    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.863 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.200     2.063    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.099     1.896    
    SLICE_X202Y199       FDPE (Remov_fdpe_C_PRE)     -0.072     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.442%)  route 0.307ns (70.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y200       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.107     1.835    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.863 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.200     2.063    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.099     1.896    
    SLICE_X202Y199       FDPE (Remov_fdpe_C_PRE)     -0.072     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.128ns (29.442%)  route 0.307ns (70.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X198Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y200       FDRE (Prop_fdre_C_Q)         0.100     1.728 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.107     1.835    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X199Y199       LUT2 (Prop_lut2_I1_O)        0.028     1.863 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.200     2.063    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X202Y199       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.977     1.995    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y199                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.099     1.896    
    SLICE_X202Y199       FDPE (Remov_fdpe_C_PRE)     -0.072     1.824    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.063%)  route 0.176ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X207Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y203       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.176     1.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X206Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/I1
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.281     1.645    
    SLICE_X206Y205       FDPE (Remov_fdpe_C_PRE)     -0.088     1.557    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.063%)  route 0.176ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X207Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y203       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.176     1.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X206Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/I1
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.281     1.645    
    SLICE_X206Y205       FDPE (Remov_fdpe_C_PRE)     -0.088     1.557    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.063%)  route 0.176ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X207Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y203       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.176     1.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X206Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/I1
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.281     1.645    
    SLICE_X206Y205       FDPE (Remov_fdpe_C_PRE)     -0.088     1.557    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.063%)  route 0.176ns (65.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.704     1.631    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X207Y203                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y203       FDRE (Prop_fdre_C_Q)         0.091     1.722 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.176     1.898    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/gt_rst_sync
    SLICE_X206Y205       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.908     1.926    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/I1
    SLICE_X206Y205                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.281     1.645    
    SLICE_X206Y205       FDPE (Remov_fdpe_C_PRE)     -0.088     1.557    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.118ns (32.892%)  route 0.241ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.701     1.628    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X200Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y201       FDPE (Prop_fdpe_C_Q)         0.118     1.746 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.241     1.987    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X199Y201       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.904     1.922    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X199Y201                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.280     1.642    
    SLICE_X199Y201       FDPE (Remov_fdpe_C_PRE)     -0.072     1.570    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.157ns (30.607%)  route 0.356ns (69.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X211Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y197       FDRE (Prop_fdre_C_Q)         0.091     1.777 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.204     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X206Y199       LUT1 (Prop_lut1_I0_O)        0.066     2.047 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.152     2.199    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X206Y200       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X206Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism             -0.099     1.828    
    SLICE_X206Y200       FDCE (Remov_fdce_C_CLR)     -0.050     1.778    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.157ns (30.607%)  route 0.356ns (69.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.759     1.686    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/user_clk
    SLICE_X211Y197                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y197       FDRE (Prop_fdre_C_Q)         0.091     1.777 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.204     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X206Y199       LUT1 (Prop_lut1_I0_O)        0.066     2.047 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.152     2.199    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/I2
    SLICE_X206Y200       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y15  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/gt_wrapper_i/aurora_8b10b_1_multi_gt_i/gt0_aurora_8b10b_1_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/tx_out_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.909     1.927    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/user_clk
    SLICE_X206Y200                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism             -0.099     1.828    
    SLICE_X206Y200       FDCE (Remov_fdce_C_CLR)     -0.050     1.778    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/aurora_8b10b_1/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
  To Clock:  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.330ns (31.253%)  route 0.726ns (68.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.681 - 3.200 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y184       FDPE (Prop_fdpe_C_Q)         0.204     3.973 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.352     4.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y184       LUT2 (Prop_lut2_I0_O)        0.126     4.451 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     4.825    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.511     6.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.263     6.944    
                         clock uncertainty           -0.035     6.909    
    SLICE_X204Y182       FDPE (Recov_fdpe_C_PRE)     -0.187     6.722    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.330ns (31.253%)  route 0.726ns (68.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.681 - 3.200 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y184       FDPE (Prop_fdpe_C_Q)         0.204     3.973 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.352     4.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y184       LUT2 (Prop_lut2_I0_O)        0.126     4.451 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     4.825    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.511     6.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.263     6.944    
                         clock uncertainty           -0.035     6.909    
    SLICE_X204Y182       FDPE (Recov_fdpe_C_PRE)     -0.187     6.722    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.330ns (31.253%)  route 0.726ns (68.747%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.681 - 3.200 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.652     3.769    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y184                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y184       FDPE (Prop_fdpe_C_Q)         0.204     3.973 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.352     4.325    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X203Y184       LUT2 (Prop_lut2_I0_O)        0.126     4.451 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.374     4.825    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.511     6.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.263     6.944    
                         clock uncertainty           -0.035     6.909    
    SLICE_X204Y182       FDPE (Recov_fdpe_C_PRE)     -0.187     6.722    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -4.825    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.330ns (31.938%)  route 0.703ns (68.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 6.683 - 3.200 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X215Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y181       FDRE (Prop_fdre_C_Q)         0.204     3.977 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.376     4.353    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X206Y181       LUT1 (Prop_lut1_I0_O)        0.126     4.479 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.328     4.806    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X206Y179       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.513     6.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X206Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.235     6.918    
                         clock uncertainty           -0.035     6.883    
    SLICE_X206Y179       FDCE (Recov_fdce_C_CLR)     -0.154     6.729    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.330ns (31.938%)  route 0.703ns (68.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 6.683 - 3.200 ) 
    Source Clock Delay      (SCD):    3.773ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.656     3.773    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/user_clk
    SLICE_X215Y181                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y181       FDRE (Prop_fdre_C_Q)         0.204     3.977 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=2, routed)           0.376     4.353    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X206Y181       LUT1 (Prop_lut1_I0_O)        0.126     4.479 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.328     4.806    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/I2
    SLICE_X206Y179       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.513     6.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X206Y179                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.235     6.918    
                         clock uncertainty           -0.035     6.883    
    SLICE_X206Y179       FDCE (Recov_fdce_C_CLR)     -0.154     6.729    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          6.729    
                         arrival time                          -4.806    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.359ns (36.143%)  route 0.634ns (63.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 6.692 - 3.200 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.662     3.779    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X208Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y190       FDPE (Prop_fdpe_C_Q)         0.236     4.015 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.333    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X209Y191       LUT2 (Prop_lut2_I0_O)        0.123     4.456 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.317     4.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X209Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.522     6.692    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.262     6.954    
                         clock uncertainty           -0.035     6.919    
    SLICE_X209Y191       FDPE (Recov_fdpe_C_PRE)     -0.178     6.741    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.359ns (36.143%)  route 0.634ns (63.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.492ns = ( 6.692 - 3.200 ) 
    Source Clock Delay      (SCD):    3.779ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.662     3.779    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X208Y190                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y190       FDPE (Prop_fdpe_C_Q)         0.236     4.015 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     4.333    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X209Y191       LUT2 (Prop_lut2_I0_O)        0.123     4.456 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.317     4.772    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X209Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.522     6.692    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.262     6.954    
                         clock uncertainty           -0.035     6.919    
    SLICE_X209Y191       FDPE (Recov_fdpe_C_PRE)     -0.178     6.741    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.741    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.329ns (32.909%)  route 0.671ns (67.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.681 - 3.200 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X207Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y178       FDRE (Prop_fdre_C_Q)         0.204     3.970 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.354     4.324    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X206Y178       LUT1 (Prop_lut1_I0_O)        0.125     4.449 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X206Y178       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.511     6.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X206Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.264     6.945    
                         clock uncertainty           -0.035     6.910    
    SLICE_X206Y178       FDCE (Recov_fdce_C_CLR)     -0.154     6.756    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.329ns (32.909%)  route 0.671ns (67.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 6.681 - 3.200 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.649     3.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/user_clk
    SLICE_X207Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y178       FDRE (Prop_fdre_C_Q)         0.204     3.970 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=1, routed)           0.354     4.324    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/s_level_out_d3
    SLICE_X206Y178       LUT1 (Prop_lut1_I0_O)        0.125     4.449 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/tx_resetdone_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.317     4.766    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/n_19_tx_resetdone_cdc_sync
    SLICE_X206Y178       FDCE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.511     6.681    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/user_clk
    SLICE_X206Y178                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.264     6.945    
                         clock uncertainty           -0.035     6.910    
    SLICE_X206Y178       FDCE (Recov_fdce_C_CLR)     -0.154     6.756    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (recovery check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.200ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@3.200ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.236ns (36.919%)  route 0.403ns (63.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 6.680 - 3.200 ) 
    Source Clock Delay      (SCD):    3.765ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.024     2.024    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.117 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.648     3.765    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X206Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y177       FDRE (Prop_fdre_C_Q)         0.236     4.001 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.403     4.404    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X207Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.200     3.200 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     3.200 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.887     5.087    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     5.170 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         1.510     6.680    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X207Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism              0.264     6.944    
                         clock uncertainty           -0.035     6.909    
    SLICE_X207Y177       FDPE (Recov_fdpe_C_PRE)     -0.259     6.650    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.650    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  2.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.573%)  route 0.198ns (66.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.756     1.683    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X209Y193                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y193       FDPE (Prop_fdpe_C_Q)         0.100     1.783 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.198     1.981    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_d2
    SLICE_X209Y192       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X209Y192                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.302     1.696    
    SLICE_X209Y192       FDPE (Remov_fdpe_C_PRE)     -0.072     1.624    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.107ns (37.121%)  route 0.181ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X206Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y177       FDRE (Prop_fdre_C_Q)         0.107     1.779 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.181     1.960    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X207Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.967     1.985    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X207Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]/C
                         clock pessimism             -0.302     1.683    
    SLICE_X207Y177       FDPE (Remov_fdpe_C_PRE)     -0.108     1.575    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.107ns (37.121%)  route 0.181ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X206Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y177       FDRE (Prop_fdre_C_Q)         0.107     1.779 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.181     1.960    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X207Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.967     1.985    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X207Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]/C
                         clock pessimism             -0.302     1.683    
    SLICE_X207Y177       FDPE (Remov_fdpe_C_PRE)     -0.108     1.575    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.107ns (37.121%)  route 0.181ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X206Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y177       FDRE (Prop_fdre_C_Q)         0.107     1.779 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.181     1.960    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X207Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.967     1.985    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X207Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]/C
                         clock pessimism             -0.302     1.683    
    SLICE_X207Y177       FDPE (Remov_fdpe_C_PRE)     -0.108     1.575    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.107ns (37.121%)  route 0.181ns (62.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.745     1.672    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/I1
    SLICE_X206Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y177       FDRE (Prop_fdre_C_Q)         0.107     1.779 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_r_cdc_sync/s_level_out_d5_reg/Q
                         net (fo=4, routed)           0.181     1.960    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/gt_rst_sync
    SLICE_X207Y177       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.967     1.985    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/I1
    SLICE_X207Y177                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]/C
                         clock pessimism             -0.302     1.683    
    SLICE_X207Y177       FDPE (Remov_fdpe_C_PRE)     -0.108     1.575    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/reset_logic/reset_debounce_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (39.973%)  route 0.219ns (60.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X208Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y191       FDRE (Prop_fdre_C_Q)         0.118     1.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X209Y191       LUT2 (Prop_lut2_I1_O)        0.028     1.905 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.143     2.047    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X209Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.305     1.693    
    SLICE_X209Y191       FDPE (Remov_fdpe_C_PRE)     -0.072     1.621    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (39.973%)  route 0.219ns (60.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.755     1.682    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X208Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y191       FDRE (Prop_fdre_C_Q)         0.118     1.800 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.077     1.877    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X209Y191       LUT2 (Prop_lut2_I1_O)        0.028     1.905 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.143     2.047    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X209Y191       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.980     1.998    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X209Y191                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.305     1.693    
    SLICE_X209Y191       FDPE (Remov_fdpe_C_PRE)     -0.072     1.621    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.119     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y184       LUT2 (Prop_lut2_I1_O)        0.028     1.922 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     2.095    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.301     1.685    
    SLICE_X204Y182       FDPE (Remov_fdpe_C_PRE)     -0.052     1.633    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.119     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y184       LUT2 (Prop_lut2_I1_O)        0.028     1.922 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     2.095    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.301     1.685    
    SLICE_X204Y182       FDPE (Remov_fdpe_C_PRE)     -0.052     1.633    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns - slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.128ns (30.485%)  route 0.292ns (69.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.901     0.901    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.927 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.748     1.675    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X202Y185                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y185       FDRE (Prop_fdre_C_Q)         0.100     1.775 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.119     1.894    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X203Y184       LUT2 (Prop_lut2_I1_O)        0.028     1.922 f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     2.095    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X204Y182       FDPE                                         f  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y14  GTHE2_CHANNEL                0.000     0.000 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/aurora_8b10b_0/inst/gt_wrapper_i/aurora_8b10b_0_multi_gt_i/gt0_aurora_8b10b_0_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           0.988     0.988    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/tx_out_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.018 r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/clock_module/user_clk_buf_i/O
                         net (fo=695, routed)         0.968     1.986    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X204Y182                                                    r  slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.301     1.685    
    SLICE_X204Y182       FDPE (Remov_fdpe_C_PRE)     -0.052     1.633    slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/data_io/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.462    





