<use f='glibc_src_2.28/sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.c' l='22' macro='1' c='_ZGVdN4v_sin'/>
<use f='glibc_src_2.28/sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.c' l='22' macro='1' c='_ZGVdN4v_sin_ifunc'/>
<use f='glibc_src_2.28/sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.c' l='22' macro='1' c='_ZGVdN4v_sin_ifunc'/>
<use f='glibc_src_2.28/sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.c' l='25' c='__EI___redirect__ZGVdN4v_sin'/>
<use f='glibc_src_2.28/sysdeps/x86_64/fpu/multiarch/svml_d_sin4_core.c' l='25' c='__EI___redirect__ZGVdN4v_sin'/>
