// Seed: 4276398553
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output logic id_8,
    input id_9,
    output id_10,
    output logic id_11,
    output logic id_12,
    input logic id_13,
    input id_14,
    input logic id_15,
    output id_16,
    input id_17,
    input id_18,
    output logic id_19,
    input id_20,
    input logic id_21,
    input id_22,
    input id_23,
    input logic id_24,
    output reg id_25
);
  type_40(
      id_10, 1, 1'h0
  );
  logic id_26;
  logic id_27;
  always @(*)
    if (1'd0) id_19 = id_3;
    else id_25 <= id_7;
endmodule
`default_nettype wire
`define pp_26 0
`default_nettype wire
