

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,0:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     warp_limiting:2:16:0 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
8b4aaf7e3609dab37e573b39f9f1cd11  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Parsing file _cuobjdump_complete_output_WPxxUW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4016ca, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_x0p7LG"
Running: cat _ptx_x0p7LG | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_moNo8q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_moNo8q --output-file  /dev/null 2> _ptx_x0p7LGinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_x0p7LG _ptx2_moNo8q _ptx_x0p7LGinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40158e, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 61440 (ipc=122.9) sim_rate=61440 (inst/sec) elapsed = 0:0:00:01 / Tue Mar 22 07:01:22 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 175009 (ipc=175.0) sim_rate=87504 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 07:01:23 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(18,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1253,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1254,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1258,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1258,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1259,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1260,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1264,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1264,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1265,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1266,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1270,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1270,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1271,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1272,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1276,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1276,0), 1 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1277,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1278,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1281,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1281,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1283,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1287,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1287,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1288,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1289,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1294,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1294,0), 1 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1295,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1300,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1300,0), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1301,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1305,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1305,0), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1312,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1312,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1318,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1318,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1324,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1329,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1329,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1336,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(42,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1649,0), 2 CTAs running
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(47,0,0) tid=(270,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1690,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1700,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1703,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1707,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1711,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1720,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1721,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1726,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1731,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1732,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1735,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1748,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1748,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1783,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1790,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1803,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1805,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1813,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1814,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 434032 (ipc=217.0) sim_rate=144677 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:01:24 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2092,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2107,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2107,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2108,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2117,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2122,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2123,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2139,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8304,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8305
gpu_sim_insn = 450436
gpu_ipc =      54.2367
gpu_tot_sim_cycle = 8305
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      54.2367
gpu_tot_issued_cta = 63
gpu_stall_dramfull = 285
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9256
	L1I_total_cache_misses = 961
	L1I_total_cache_miss_rate = 0.1038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[4]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[5]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[6]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[7]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[11]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8295
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 961
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:558	W0_Idle:22857	W0_Scoreboard:32059	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 289 
averagemflatency = 262 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8304 
mrq_lat_table:254 	24 	23 	25 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	227 	55 	0 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0       922       926      1619      1676      2682      5371         0      7477      8274         0         0         0      1831         0 
dram[1]:      1169         0       891       903      1607      1957      3854         0         0         0      2981         0         0         0         0         0 
dram[2]:         0         0       907       919      1615      1507         0      3451      7082         0         0         0         0         0         0         0 
dram[3]:         0         0       900       907      1632      1675         0      3049         0      6552         0      5763         0         0         0         0 
dram[4]:         0         0       916       918      1657      1682         0      2376      3785         0         0         0         0         0         0         0 
dram[5]:         0         0       915       913      1668      1976         0      7544         0         0      7879      3384         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1304    none         261       265       262       212       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         265       265       238       232       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         262       267       232       215    none         171       125    none      none      none      none      none      none      none  
dram[3]:     none      none         263       272       207       263    none         263    none         126    none         125    none      none      none      none  
dram[4]:     none      none         261       267       223       266    none         268       125    none      none      none      none      none      none      none  
dram[5]:     none      none         263       272       209       231    none         268    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        282         0       268       274       286       272       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       276       288       270       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       273       282       278       277         0       267       251         0         0         0         0         0         0         0
dram[3]:          0         0       274       275       276       270         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       268       277       273       274         0       268       251         0         0         0         0         0         0         0
dram[5]:          0         0       271       289       270       267         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10832 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02116
n_activity=840 dram_eff=0.2762
bk0: 6a 10890i bk1: 0a 10960i bk2: 28a 10884i bk3: 28a 10844i bk4: 16a 10892i bk5: 18a 10877i bk6: 6a 10928i bk7: 2a 10939i bk8: 0a 10962i bk9: 2a 10939i bk10: 2a 10938i bk11: 0a 10960i bk12: 0a 10961i bk13: 0a 10962i bk14: 2a 10947i bk15: 0a 10963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00647692
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10846 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01989
n_activity=643 dram_eff=0.339
bk0: 4a 10942i bk1: 0a 10963i bk2: 28a 10881i bk3: 28a 10853i bk4: 18a 10881i bk5: 16a 10901i bk6: 6a 10925i bk7: 0a 10960i bk8: 0a 10960i bk9: 0a 10961i bk10: 4a 10925i bk11: 0a 10961i bk12: 0a 10961i bk13: 0a 10963i bk14: 0a 10963i bk15: 0a 10963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0113118
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7efb57d4f120 :  mf: uid= 16574, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8302), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10853 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01843
n_activity=629 dram_eff=0.3211
bk0: 0a 10962i bk1: 0a 10965i bk2: 28a 10887i bk3: 28a 10831i bk4: 14a 10888i bk5: 20a 10866i bk6: 0a 10961i bk7: 4a 10931i bk8: 2a 10937i bk9: 0a 10959i bk10: 0a 10959i bk11: 0a 10960i bk12: 0a 10961i bk13: 0a 10962i bk14: 0a 10962i bk15: 0a 10962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00574713
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10855 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01824
n_activity=570 dram_eff=0.3509
bk0: 0a 10964i bk1: 0a 10965i bk2: 28a 10882i bk3: 32a 10845i bk4: 16a 10888i bk5: 12a 10924i bk6: 0a 10962i bk7: 4a 10941i bk8: 0a 10960i bk9: 2a 10938i bk10: 0a 10959i bk11: 2a 10938i bk12: 0a 10959i bk13: 0a 10960i bk14: 0a 10960i bk15: 0a 10962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00976099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10857 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01806
n_activity=547 dram_eff=0.362
bk0: 0a 10963i bk1: 0a 10965i bk2: 28a 10883i bk3: 32a 10810i bk4: 18a 10887i bk5: 14a 10918i bk6: 0a 10961i bk7: 2a 10946i bk8: 2a 10938i bk9: 0a 10959i bk10: 0a 10960i bk11: 0a 10961i bk12: 0a 10961i bk13: 0a 10961i bk14: 0a 10961i bk15: 0a 10962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00675059
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10962 n_nop=10849 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01934
n_activity=618 dram_eff=0.343
bk0: 0a 10963i bk1: 0a 10966i bk2: 28a 10877i bk3: 32a 10802i bk4: 16a 10892i bk5: 16a 10903i bk6: 0a 10960i bk7: 2a 10944i bk8: 0a 10959i bk9: 0a 10960i bk10: 2a 10939i bk11: 4a 10925i bk12: 0a 10960i bk13: 0a 10961i bk14: 0a 10962i bk15: 0a 10962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0188834

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 325
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 218
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.40145
	minimum = 6
	maximum = 34
Network latency average = 8.97391
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.42424
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00307713
	minimum = 0.00180614 (at node 8)
	maximum = 0.00830825 (at node 1)
Accepted packet rate average = 0.00307713
	minimum = 0.00180614 (at node 8)
	maximum = 0.00830825 (at node 1)
Injected flit rate average = 0.00868286
	minimum = 0.00180614 (at node 8)
	maximum = 0.0303432 (at node 15)
Accepted flit rate average= 0.00868286
	minimum = 0.00276942 (at node 18)
	maximum = 0.0263697 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.40145 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.97391 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.42424 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00307713 (1 samples)
	minimum = 0.00180614 (1 samples)
	maximum = 0.00830825 (1 samples)
Accepted packet rate average = 0.00307713 (1 samples)
	minimum = 0.00180614 (1 samples)
	maximum = 0.00830825 (1 samples)
Injected flit rate average = 0.00868286 (1 samples)
	minimum = 0.00180614 (1 samples)
	maximum = 0.0303432 (1 samples)
Accepted flit rate average = 0.00868286 (1 samples)
	minimum = 0.00276942 (1 samples)
	maximum = 0.0263697 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2768 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8305)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8305)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8305)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8305)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(23,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(17,0,0) tid=(329,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(38,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (908,8305), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(909,8305)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (913,8305), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(914,8305)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (919,8305), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(920,8305)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (925,8305), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(926,8305)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (932,8305), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(933,8305)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (937,8305), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(938,8305)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (944,8305), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(945,8305)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (949,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (949,8305), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(950,8305)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(951,8305)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (955,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (955,8305), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(956,8305)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(957,8305)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (961,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (961,8305), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(962,8305)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(963,8305)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (967,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (967,8305), 1 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(968,8305)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(969,8305)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (973,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (973,8305), 1 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(974,8305)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(975,8305)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (979,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (979,8305), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(980,8305)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (985,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (991,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (991,8305), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 9305  inst.: 726020 (ipc=275.6) sim_rate=181505 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:01:25 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(30,0,0) tid=(321,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1121,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1140,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1144,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1146,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1148,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1150,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1321,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,8305), 1 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(34,0,0) tid=(461,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1333,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1339,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1355,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1355,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1361,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1392,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1399,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1401,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1403,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1409,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1409,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1410,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1414,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1423,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1426,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1427,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1439,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1444,8305), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1453,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1460,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1465,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1475,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1476,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1480,8305), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1791,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1798,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1808,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1808,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1835,8305), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1836
gpu_sim_insn = 450228
gpu_ipc =     245.2222
gpu_tot_sim_cycle = 10141
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      88.8141
gpu_tot_issued_cta = 126
gpu_stall_dramfull = 400
gpu_stall_icnt2sh    = 308
gpu_total_sim_rate=225166

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18371
	L1I_total_cache_misses = 1921
	L1I_total_cache_miss_rate = 0.1046
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 152, Miss = 42, Miss_rate = 0.276, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 220, Miss = 75, Miss_rate = 0.341, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 172, Miss = 50, Miss_rate = 0.291, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[6]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 120, Miss = 34, Miss_rate = 0.283, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[9]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[10]: Access = 140, Miss = 37, Miss_rate = 0.264, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 26, Miss_rate = 0.250, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[12]: Access = 120, Miss = 34, Miss_rate = 0.283, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[14]: Access = 120, Miss = 34, Miss_rate = 0.283, Pending_hits = 84, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 593
	L1D_total_cache_miss_rate = 0.2735
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16450
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1921
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 73, 60, 60, 60, 60, 60, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:994	W0_Idle:35271	W0_Scoreboard:50178	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 306 
averagemflatency = 254 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 10140 
mrq_lat_table:434 	43 	50 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109 	514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	663 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	371 	141 	20 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0       922       926      1619      1676      2682      5371         0      7477      8274         0         0         0      1831         0 
dram[1]:      1169         0       891       903      1607      1957      3854         0         0         0      2981         0         0         0         0         0 
dram[2]:       357         0       907       919      1615      1507         0      3451      7082         0         0         0         0      1103         0         0 
dram[3]:         0         0       900       907      1632      1675         0      3049         0      6552         0      5763         0         0         0         0 
dram[4]:         0         0       916       918      1657      1682         0      2376      3785         0         0         0         0         0         0         0 
dram[5]:         0         0       915       913      1668      1976         0      7544         0         0      7879      3384         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1304    none         271       275       267       270       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         276       265       273       274       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         262       277       274       272    none         217       125    none      none      none      none         600    none      none  
dram[3]:     none      none         263       283       276       270    none         494    none         126    none         125    none      none      none      none  
dram[4]:     none      none         261       286       276       274    none         408       125    none      none      none      none      none      none      none  
dram[5]:     none      none         263       281       264       281    none         412    none      none         125       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        282         0       268       274       286       289       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       276       292       299       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       273       282       306       285         0       267       251         0         0         0         0       269         0         0
dram[3]:          0         0       274       275       304       298         0       268         0       252         0       251         0         0         0         0
dram[4]:          0         0       268       277       279       301         0       268       251         0         0         0         0         0         0         0
dram[5]:          0         0       271       289       283       281         0       268         0         0       251       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13385 n_nop=13175 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02929
n_activity=1165 dram_eff=0.3365
bk0: 6a 13313i bk1: 0a 13383i bk2: 28a 13307i bk3: 28a 13267i bk4: 56a 13217i bk5: 58a 13145i bk6: 6a 13351i bk7: 2a 13362i bk8: 0a 13385i bk9: 2a 13362i bk10: 2a 13361i bk11: 0a 13383i bk12: 0a 13384i bk13: 0a 13385i bk14: 2a 13370i bk15: 0a 13386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0099365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13385 n_nop=13193 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02764
n_activity=976 dram_eff=0.3791
bk0: 4a 13365i bk1: 0a 13386i bk2: 28a 13304i bk3: 28a 13276i bk4: 56a 13213i bk5: 54a 13181i bk6: 6a 13348i bk7: 0a 13383i bk8: 0a 13383i bk9: 0a 13384i bk10: 4a 13348i bk11: 0a 13384i bk12: 0a 13384i bk13: 0a 13386i bk14: 0a 13386i bk15: 0a 13386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0129996
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13385 n_nop=13186 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02824
n_activity=1048 dram_eff=0.3607
bk0: 4a 13364i bk1: 0a 13386i bk2: 28a 13309i bk3: 28a 13253i bk4: 56a 13206i bk5: 56a 13112i bk6: 0a 13385i bk7: 4a 13355i bk8: 2a 13361i bk9: 0a 13383i bk10: 0a 13383i bk11: 0a 13384i bk12: 0a 13385i bk13: 2a 13345i bk14: 0a 13384i bk15: 0a 13384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0168846
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13385 n_nop=13198 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.0269
n_activity=890 dram_eff=0.4045
bk0: 0a 13387i bk1: 0a 13388i bk2: 28a 13305i bk3: 32a 13268i bk4: 56a 13213i bk5: 52a 13178i bk6: 0a 13385i bk7: 4a 13364i bk8: 0a 13383i bk9: 2a 13361i bk10: 0a 13382i bk11: 2a 13361i bk12: 0a 13382i bk13: 0a 13383i bk14: 0a 13383i bk15: 0a 13385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0137467
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13385 n_nop=13200 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02675
n_activity=891 dram_eff=0.4018
bk0: 0a 13386i bk1: 0a 13388i bk2: 28a 13306i bk3: 32a 13233i bk4: 58a 13214i bk5: 54a 13188i bk6: 0a 13384i bk7: 2a 13369i bk8: 2a 13361i bk9: 0a 13382i bk10: 0a 13383i bk11: 0a 13384i bk12: 0a 13384i bk13: 0a 13384i bk14: 0a 13384i bk15: 0a 13385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00948823
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13385 n_nop=13194 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02749
n_activity=973 dram_eff=0.3782
bk0: 0a 13386i bk1: 0a 13389i bk2: 28a 13300i bk3: 32a 13225i bk4: 56a 13219i bk5: 54a 13196i bk6: 0a 13383i bk7: 2a 13367i bk8: 0a 13382i bk9: 0a 13383i bk10: 2a 13362i bk11: 4a 13348i bk12: 0a 13383i bk13: 0a 13384i bk14: 0a 13385i bk15: 0a 13385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0174075

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 223
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 606
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7059
	minimum = 6
	maximum = 57
Network latency average = 10.025
	minimum = 6
	maximum = 36
Slowest packet = 920
Flit latency average = 9.17312
	minimum = 6
	maximum = 32
Slowest flit = 1947
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0137174
	minimum = 0.00762527 (at node 1)
	maximum = 0.0294118 (at node 19)
Accepted packet rate average = 0.0137174
	minimum = 0.00762527 (at node 1)
	maximum = 0.0294118 (at node 19)
Injected flit rate average = 0.0375212
	minimum = 0.00762527 (at node 1)
	maximum = 0.142702 (at node 19)
Accepted flit rate average= 0.0375212
	minimum = 0.0130719 (at node 18)
	maximum = 0.0664488 (at node 3)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0537 (2 samples)
	minimum = 6 (2 samples)
	maximum = 45.5 (2 samples)
Network latency average = 9.49946 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35 (2 samples)
Flit latency average = 8.29868 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00839728 (2 samples)
	minimum = 0.00471571 (2 samples)
	maximum = 0.01886 (2 samples)
Accepted packet rate average = 0.00839728 (2 samples)
	minimum = 0.00471571 (2 samples)
	maximum = 0.01886 (2 samples)
Injected flit rate average = 0.023102 (2 samples)
	minimum = 0.00471571 (2 samples)
	maximum = 0.0865223 (2 samples)
Accepted flit rate average = 0.023102 (2 samples)
	minimum = 0.00792066 (2 samples)
	maximum = 0.0464092 (2 samples)
Injected packet size average = 2.75113 (2 samples)
Accepted packet size average = 2.75113 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 225166 (inst/sec)
gpgpu_simulation_rate = 2535 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,10141)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,10141)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,10141)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,10141)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(22,0,0) tid=(422,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (353,10141), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(354,10141)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (369,10141), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(370,10141)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(38,0,0) tid=(308,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,10141), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,10141)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,10141)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (386,10141), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(387,10141)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (387,10141), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,10141)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(388,10141)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (388,10141), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(389,10141)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (393,10141), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(394,10141)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (402,10141), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(403,10141)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (443,10141), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(444,10141)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (449,10141), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(450,10141)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (451,10141), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(452,10141)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (453,10141), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(454,10141)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (454,10141), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(455,10141)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (473,10141), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(474,10141)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (477,10141), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(478,10141)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (483,10141), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(484,10141)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (484,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (486,10141), 2 CTAs running
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(49,0,0) tid=(302,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (490,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (495,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (497,10141), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10641  inst.: 1211178 (ipc=621.0) sim_rate=242235 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:01:26 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(60,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (653,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (654,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (660,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (666,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (670,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (677,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (679,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (684,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (690,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (696,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (701,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (702,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (706,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (708,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (708,10141), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (756,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (759,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (764,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (766,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (766,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (770,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (774,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (782,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (783,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (788,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (854,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (929,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (942,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 12141  inst.: 1350849 (ipc=225.1) sim_rate=225141 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:01:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6561,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6918,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7145,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7222,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7225,10141), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7270,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7576,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7579,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7626,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7677,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7704,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7724,10141), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7725
gpu_sim_insn = 456218
gpu_ipc =      59.0573
gpu_tot_sim_cycle = 17866
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      75.9477
gpu_tot_issued_cta = 189
gpu_stall_dramfull = 400
gpu_stall_icnt2sh    = 351
gpu_total_sim_rate=226147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 30847
	L1I_total_cache_misses = 1942
	L1I_total_cache_miss_rate = 0.0630
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 446, Miss = 158, Miss_rate = 0.354, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 399, Miss = 139, Miss_rate = 0.348, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[2]: Access = 240, Miss = 60, Miss_rate = 0.250, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[3]: Access = 236, Miss = 66, Miss_rate = 0.280, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[4]: Access = 212, Miss = 55, Miss_rate = 0.259, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 346, Miss = 104, Miss_rate = 0.301, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[6]: Access = 228, Miss = 59, Miss_rate = 0.259, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[7]: Access = 334, Miss = 107, Miss_rate = 0.320, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[8]: Access = 623, Miss = 238, Miss_rate = 0.382, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[9]: Access = 447, Miss = 153, Miss_rate = 0.342, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[10]: Access = 204, Miss = 53, Miss_rate = 0.260, Pending_hits = 150, Reservation_fails = 0
	L1D_cache_core[11]: Access = 290, Miss = 94, Miss_rate = 0.324, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[12]: Access = 292, Miss = 98, Miss_rate = 0.336, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 282, Miss = 93, Miss_rate = 0.330, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[14]: Access = 307, Miss = 101, Miss_rate = 0.329, Pending_hits = 138, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1578
	L1D_total_cache_miss_rate = 0.3230
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 541
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28905
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1942
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 88, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 481, 88, 75, 75, 75, 75, 75, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1037
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1610	W0_Idle:95313	W0_Scoreboard:124096	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8296 {8:1037,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141032 {136:1037,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 306 
averagemflatency = 212 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17865 
mrq_lat_table:984 	46 	74 	65 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	924 	712 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694 	16 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	782 	250 	20 	0 	0 	0 	0 	1 	6 	22 	452 	103 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         4         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0       922       926      1619      1676      2682      5371      1981      7477      8274      2469      2882      6168      1831       990 
dram[1]:      1169      1094       891       903      1607      1957      3854      2043      1313      1963      2981      3051      2363       996         0       994 
dram[2]:       357      4837       907       919      1615      2593      2440      3451      7082      2385      1325      2088      6273      1103         0      1081 
dram[3]:         0         0       900       907      1632      1675      1594      3049      2378      6552      2757      5763         0      5573         0         0 
dram[4]:      1109      1072       916       918      1657      1682      1501      2376      3785      1863      2372      1274      6185       951         0         0 
dram[5]:         0         0       915       913      1668      1976      1228      7544       873      2376      7879      3384      3574      6460         0       997 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 20.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1177/117 = 10.059829
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         5        10        16         7         3         1         1         0         0 
total reads: 247
min_bank_accesses = 0!
chip skew: 50/35 = 1.43
average mf latency per bank:
dram[0]:       1304    none         433       435       413       407       312       225       124       131       148       147       126       126       268       268
dram[1]:          0       268       439       416       359       455       301       233       139       133       167       124       124       276    none         270
dram[2]:          0       268       404       438       383       416       270       226       151       138       156       138       176       600    none         268
dram[3]:     none      none         411       444       382       372       282       304       124       147       124       146    none         176    none      none  
dram[4]:        272       268       401       453       374       429       259       231       135       163       123       132       124       267    none      none  
dram[5]:     none      none         404       441       376       411       212       247       137       132       154       171       197       125    none         272
maximum mf latency per bank:
dram[0]:        282         0       268       274       286       289       268       264       260       252       260       252       252       252       268       268
dram[1]:          0       268       281       276       292       299       283       268       271       257       277       252       252       276         0       270
dram[2]:          0       268       277       282       306       285       268       277       277       252       268       254       268       269         0       268
dram[3]:          0         0       274       275       304       298       268       279       252       252       252       251         0       268         0         0
dram[4]:        272       268       277       277       279       301       269       268       251       277       254       268       251       267         0         0
dram[5]:          0         0       277       289       283       281       268       268       268       257       277       252       255       251         0       272

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23581 n_nop=23204 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03036
n_activity=2479 dram_eff=0.2888
bk0: 6a 23505i bk1: 0a 23576i bk2: 28a 23502i bk3: 28a 23463i bk4: 64a 23386i bk5: 60a 23328i bk6: 34a 23466i bk7: 22a 23469i bk8: 18a 23426i bk9: 18a 23439i bk10: 22a 23390i bk11: 6a 23527i bk12: 2a 23547i bk13: 2a 23557i bk14: 2a 23563i bk15: 2a 23562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00911751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7efb4c2a2c00 :  mf: uid= 46745, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17863), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23581 n_nop=23197 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03045
n_activity=2615 dram_eff=0.2746
bk0: 4a 23557i bk1: 2a 23563i bk2: 28a 23497i bk3: 28a 23471i bk4: 60a 23403i bk5: 60a 23368i bk6: 38a 23401i bk7: 26a 23484i bk8: 20a 23412i bk9: 16a 23441i bk10: 18a 23393i bk11: 10a 23497i bk12: 4a 23543i bk13: 2a 23560i bk14: 0a 23578i bk15: 2a 23564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0115347
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23581 n_nop=23199 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02892
n_activity=2697 dram_eff=0.2529
bk0: 4a 23560i bk1: 2a 23567i bk2: 30a 23478i bk3: 28a 23449i bk4: 60a 23397i bk5: 64a 23247i bk6: 18a 23511i bk7: 32a 23374i bk8: 26a 23283i bk9: 10a 23482i bk10: 10a 23484i bk11: 10a 23482i bk12: 4a 23527i bk13: 2a 23539i bk14: 0a 23580i bk15: 2a 23563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0156482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23581 n_nop=23233 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02807
n_activity=2185 dram_eff=0.303
bk0: 0a 23581i bk1: 0a 23583i bk2: 28a 23501i bk3: 32a 23467i bk4: 64a 23396i bk5: 58a 23365i bk6: 24a 23463i bk7: 32a 23435i bk8: 12a 23474i bk9: 12a 23476i bk10: 12a 23453i bk11: 18a 23436i bk12: 0a 23576i bk13: 4a 23527i bk14: 0a 23575i bk15: 0a 23579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0103897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23581 n_nop=23213 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02918
n_activity=2397 dram_eff=0.287
bk0: 2a 23561i bk1: 2a 23564i bk2: 30a 23473i bk3: 32a 23428i bk4: 62a 23393i bk5: 56a 23382i bk6: 28a 23471i bk7: 32a 23417i bk8: 12a 23488i bk9: 14a 23404i bk10: 12a 23470i bk11: 18a 23406i bk12: 4a 23538i bk13: 2a 23559i bk14: 0a 23577i bk15: 0a 23579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00949917
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23581 n_nop=23182 n_act=19 n_pre=6 n_req=212 n_rd=324 n_write=50 bw_util=0.03172
n_activity=2819 dram_eff=0.2653
bk0: 0a 23581i bk1: 0a 23585i bk2: 30a 23467i bk3: 32a 23421i bk4: 62a 23406i bk5: 64a 23326i bk6: 26a 23462i bk7: 30a 23462i bk8: 22a 23400i bk9: 30a 23321i bk10: 16a 23408i bk11: 6a 23526i bk12: 2a 23551i bk13: 2a 23555i bk14: 0a 23579i bk15: 2a 23562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0152241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 7, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 79, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1716
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5420
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 606
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6214
icnt_total_pkts_simt_to_mem=2300
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8613
	minimum = 6
	maximum = 26
Network latency average = 7.67313
	minimum = 6
	maximum = 21
Slowest packet = 1532
Flit latency average = 6.59231
	minimum = 6
	maximum = 17
Slowest flit = 4197
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00988613
	minimum = 0.0020712 (at node 3)
	maximum = 0.0277023 (at node 8)
Accepted packet rate average = 0.00988613
	minimum = 0.0020712 (at node 3)
	maximum = 0.0277023 (at node 8)
Injected flit rate average = 0.0225674
	minimum = 0.0020712 (at node 3)
	maximum = 0.0480259 (at node 15)
Accepted flit rate average= 0.0225674
	minimum = 0.010356 (at node 3)
	maximum = 0.0732686 (at node 8)
Injected packet length average = 2.28274
Accepted packet length average = 2.28274
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.32288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 39 (3 samples)
Network latency average = 8.89068 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.3333 (3 samples)
Flit latency average = 7.72989 (3 samples)
	minimum = 6 (3 samples)
	maximum = 27.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00889356 (3 samples)
	minimum = 0.0038342 (3 samples)
	maximum = 0.0218074 (3 samples)
Accepted packet rate average = 0.00889356 (3 samples)
	minimum = 0.0038342 (3 samples)
	maximum = 0.0218074 (3 samples)
Injected flit rate average = 0.0229238 (3 samples)
	minimum = 0.0038342 (3 samples)
	maximum = 0.0736902 (3 samples)
Accepted flit rate average = 0.0229238 (3 samples)
	minimum = 0.00873243 (3 samples)
	maximum = 0.0553624 (3 samples)
Injected packet size average = 2.57757 (3 samples)
Accepted packet size average = 2.57757 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 226147 (inst/sec)
gpgpu_simulation_rate = 2977 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17866)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17866)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17866)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17866)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(19,0,0) tid=(336,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(22,0,0) tid=(272,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,17866), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,17866)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(36,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 18366  inst.: 1632128 (ipc=550.5) sim_rate=233161 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:01:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (540,17866), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(541,17866)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (608,17866), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(609,17866)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (612,17866), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(613,17866)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (646,17866), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(647,17866)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(46,0,0) tid=(503,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (708,17866), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(709,17866)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (711,17866), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(712,17866)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (728,17866), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(729,17866)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (738,17866), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(739,17866)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (747,17866), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(748,17866)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (806,17866), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(807,17866)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (813,17866), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(814,17866)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (814,17866), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(815,17866)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (826,17866), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(827,17866)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (835,17866), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(836,17866)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (853,17866), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(854,17866)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (857,17866), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(858,17866)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (864,17866), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(865,17866)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (872,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (877,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (882,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (890,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (908,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (911,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (918,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (919,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (934,17866), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(58,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (974,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (976,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (981,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (989,17866), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 18866  inst.: 1785347 (ipc=428.5) sim_rate=223168 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 07:01:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1003,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1013,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1043,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1066,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1078,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1086,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1088,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1096,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1106,17866), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1116,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1129,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1139,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1148,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1154,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1154,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1168,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1171,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1174,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1205,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1211,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1220,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1226,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1241,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1243,17866), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1262,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1293,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1325,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1334,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1343,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1349,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1359,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1370,17866), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 13.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1371
gpu_sim_insn = 452904
gpu_ipc =     330.3457
gpu_tot_sim_cycle = 19237
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.0784
gpu_tot_issued_cta = 252
gpu_stall_dramfull = 400
gpu_stall_icnt2sh    = 430
gpu_total_sim_rate=226223

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40967
	L1I_total_cache_misses = 1942
	L1I_total_cache_miss_rate = 0.0474
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 566, Miss = 230, Miss_rate = 0.406, Pending_hits = 192, Reservation_fails = 396
	L1D_cache_core[1]: Access = 527, Miss = 205, Miss_rate = 0.389, Pending_hits = 180, Reservation_fails = 70
	L1D_cache_core[2]: Access = 360, Miss = 122, Miss_rate = 0.339, Pending_hits = 228, Reservation_fails = 28
	L1D_cache_core[3]: Access = 324, Miss = 110, Miss_rate = 0.340, Pending_hits = 204, Reservation_fails = 153
	L1D_cache_core[4]: Access = 332, Miss = 106, Miss_rate = 0.319, Pending_hits = 216, Reservation_fails = 9
	L1D_cache_core[5]: Access = 466, Miss = 164, Miss_rate = 0.352, Pending_hits = 204, Reservation_fails = 97
	L1D_cache_core[6]: Access = 328, Miss = 105, Miss_rate = 0.320, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[7]: Access = 482, Miss = 177, Miss_rate = 0.367, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[8]: Access = 723, Miss = 290, Miss_rate = 0.401, Pending_hits = 168, Reservation_fails = 135
	L1D_cache_core[9]: Access = 595, Miss = 228, Miss_rate = 0.383, Pending_hits = 228, Reservation_fails = 0
	L1D_cache_core[10]: Access = 364, Miss = 134, Miss_rate = 0.368, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[11]: Access = 430, Miss = 164, Miss_rate = 0.381, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[12]: Access = 400, Miss = 153, Miss_rate = 0.383, Pending_hits = 174, Reservation_fails = 214
	L1D_cache_core[13]: Access = 434, Miss = 170, Miss_rate = 0.392, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[14]: Access = 419, Miss = 158, Miss_rate = 0.377, Pending_hits = 186, Reservation_fails = 156
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2516
	L1D_total_cache_miss_rate = 0.3727
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 1258
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1287
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 691
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 567
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39025
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1942
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
103, 90, 548, 90, 90, 103, 90, 103, 103, 103, 90, 103, 90, 90, 90, 103, 103, 90, 103, 90, 103, 90, 103, 90, 90, 509, 116, 103, 103, 90, 90, 90, 60, 73, 60, 60, 60, 60, 73, 60, 60, 73, 60, 73, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 1258
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1287
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1258
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3879	W0_Idle:100245	W0_Scoreboard:136727	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10296 {8:1287,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175032 {136:1287,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 458 
averagemflatency = 213 
max_icnt2mem_latency = 324 
max_icnt2sh_latency = 19236 
mrq_lat_table:984 	46 	74 	65 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1813 	937 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2130 	175 	154 	151 	177 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	938 	339 	25 	0 	0 	0 	0 	1 	6 	22 	452 	967 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         4         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       619         0       922       926      1619      1676      2682      5371      1981      7477      8274      2469      2882      6168      1831       990 
dram[1]:      1169      1094       891       903      1607      1957      3854      2043      1313      1963      2981      3051      2363       996         0       994 
dram[2]:       357      4837       907       919      1615      2593      2440      3451      7082      2385      1325      2088      6273      1103         0      1081 
dram[3]:         0         0       900       907      1632      1675      1594      3049      2378      6552      2757      5763         0      5573         0         0 
dram[4]:      1109      1072       916       918      1657      1682      1501      2376      3785      1863      2372      1274      6185       951         0         0 
dram[5]:         0         0       915       913      1668      1976      1228      7544       873      2376      7879      3384      3574      6460         0       997 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 20.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1177/117 = 10.059829
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         5        10        16         7         3         1         1         0         0 
total reads: 247
min_bank_accesses = 0!
chip skew: 50/35 = 1.43
average mf latency per bank:
dram[0]:       1304    none         556       592       720       724       504       333       124       131       148       147       126       126       268       268
dram[1]:          0       268       624       591       575       856       489       373       139       133       167       124       124       276    none         270
dram[2]:          0       268       674       519       685       768       531       322       151       138       156       138       176     10069    none         268
dram[3]:     none      none         595       577       674       670       401       433       124       147       124       146    none         176    none      none  
dram[4]:        272       268       612       577       620       712       456       332       135       163       123       132       124       267    none      none  
dram[5]:     none      none         528       576       625       712       371       381       137       132       154       171       197       125    none         272
maximum mf latency per bank:
dram[0]:        282         0       268       274       414       411       311       379       260       252       260       252       252       252       268       268
dram[1]:          0       268       281       316       393       417       410       443       271       257       277       252       252       276         0       270
dram[2]:          0       268       285       415       449       458       416       452       277       252       268       254       268       450         0       268
dram[3]:          0         0       274       357       429       449       268       279       252       252       252       251         0       268         0         0
dram[4]:        272       268       425       354       333       334       335       268       251       277       254       268       251       267         0         0
dram[5]:          0         0       277       289       335       350       329       276       268       257       277       252       255       251         0       272

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25390 n_nop=25013 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.0282
n_activity=2479 dram_eff=0.2888
bk0: 6a 25314i bk1: 0a 25385i bk2: 28a 25311i bk3: 28a 25272i bk4: 64a 25195i bk5: 60a 25137i bk6: 34a 25275i bk7: 22a 25278i bk8: 18a 25235i bk9: 18a 25248i bk10: 22a 25199i bk11: 6a 25336i bk12: 2a 25356i bk13: 2a 25366i bk14: 2a 25372i bk15: 2a 25371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0084679
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25390 n_nop=25006 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02828
n_activity=2623 dram_eff=0.2737
bk0: 4a 25366i bk1: 2a 25372i bk2: 28a 25306i bk3: 28a 25280i bk4: 60a 25212i bk5: 60a 25177i bk6: 38a 25210i bk7: 26a 25293i bk8: 20a 25221i bk9: 16a 25250i bk10: 18a 25202i bk11: 10a 25306i bk12: 4a 25352i bk13: 2a 25369i bk14: 0a 25387i bk15: 2a 25373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0107129
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25390 n_nop=25008 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02686
n_activity=2697 dram_eff=0.2529
bk0: 4a 25369i bk1: 2a 25376i bk2: 30a 25287i bk3: 28a 25258i bk4: 60a 25206i bk5: 64a 25056i bk6: 18a 25320i bk7: 32a 25183i bk8: 26a 25092i bk9: 10a 25291i bk10: 10a 25293i bk11: 10a 25291i bk12: 4a 25336i bk13: 2a 25348i bk14: 0a 25389i bk15: 2a 25372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0145333
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25390 n_nop=25042 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02607
n_activity=2185 dram_eff=0.303
bk0: 0a 25390i bk1: 0a 25392i bk2: 28a 25310i bk3: 32a 25276i bk4: 64a 25205i bk5: 58a 25174i bk6: 24a 25272i bk7: 32a 25244i bk8: 12a 25283i bk9: 12a 25285i bk10: 12a 25262i bk11: 18a 25245i bk12: 0a 25385i bk13: 4a 25336i bk14: 0a 25384i bk15: 0a 25388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00964947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25390 n_nop=25022 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.0271
n_activity=2397 dram_eff=0.287
bk0: 2a 25370i bk1: 2a 25373i bk2: 30a 25282i bk3: 32a 25237i bk4: 62a 25202i bk5: 56a 25191i bk6: 28a 25280i bk7: 32a 25226i bk8: 12a 25297i bk9: 14a 25213i bk10: 12a 25279i bk11: 18a 25215i bk12: 4a 25347i bk13: 2a 25368i bk14: 0a 25386i bk15: 0a 25388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00882237
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25390 n_nop=24991 n_act=19 n_pre=6 n_req=212 n_rd=324 n_write=50 bw_util=0.02946
n_activity=2819 dram_eff=0.2653
bk0: 0a 25390i bk1: 0a 25394i bk2: 30a 25276i bk3: 32a 25230i bk4: 62a 25215i bk5: 64a 25135i bk6: 26a 25271i bk7: 30a 25271i bk8: 22a 25209i bk9: 30a 25130i bk10: 16a 25217i bk11: 6a 25335i bk12: 2a 25360i bk13: 2a 25364i bk14: 0a 25388i bk15: 2a 25371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0141394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 8, Reservation_fails = 223
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 7, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 102
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 75, Miss_rate = 0.381, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 202, Miss = 79, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2830
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3286
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 606
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8328
icnt_total_pkts_simt_to_mem=4278
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.4542
	minimum = 6
	maximum = 245
Network latency average = 18.6252
	minimum = 6
	maximum = 198
Slowest packet = 3817
Flit latency average = 18.0897
	minimum = 6
	maximum = 197
Slowest flit = 10184
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0601886
	minimum = 0.0379285 (at node 3)
	maximum = 0.207877 (at node 20)
Accepted packet rate average = 0.0601886
	minimum = 0.0379285 (at node 3)
	maximum = 0.207877 (at node 20)
Injected flit rate average = 0.110544
	minimum = 0.0641867 (at node 6)
	maximum = 0.266229 (at node 20)
Accepted flit rate average= 0.110544
	minimum = 0.0729395 (at node 3)
	maximum = 0.401167 (at node 20)
Injected packet length average = 1.83662
Accepted packet length average = 1.83662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.8557 (4 samples)
	minimum = 6 (4 samples)
	maximum = 90.5 (4 samples)
Network latency average = 11.3243 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72.25 (4 samples)
Flit latency average = 10.3198 (4 samples)
	minimum = 6 (4 samples)
	maximum = 70 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0217173 (4 samples)
	minimum = 0.0123578 (4 samples)
	maximum = 0.0683249 (4 samples)
Accepted packet rate average = 0.0217173 (4 samples)
	minimum = 0.0123578 (4 samples)
	maximum = 0.0683249 (4 samples)
Injected flit rate average = 0.0448288 (4 samples)
	minimum = 0.0189223 (4 samples)
	maximum = 0.121825 (4 samples)
Accepted flit rate average = 0.0448288 (4 samples)
	minimum = 0.0247842 (4 samples)
	maximum = 0.141814 (4 samples)
Injected packet size average = 2.0642 (4 samples)
Accepted packet size average = 2.0642 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 226223 (inst/sec)
gpgpu_simulation_rate = 2404 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19237)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19237)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19237)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19237)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(7,0,0) tid=(314,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(15,0,0) tid=(314,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (387,19237), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(388,19237)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(42,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 19737  inst.: 2095845 (ipc=572.1) sim_rate=232871 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:01:30 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(40,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 21737  inst.: 2152531 (ipc=137.1) sim_rate=215253 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:01:31 2016
GPGPU-Sim uArch: cycles simulated: 23737  inst.: 2182397 (ipc=82.8) sim_rate=198399 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 07:01:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5696,19237), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5697,19237)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5769,19237), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5770,19237)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5791,19237), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5792,19237)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5941,19237), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5942,19237)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5986,19237), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5987,19237)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6041,19237), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6042,19237)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(51,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6136,19237), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6137,19237)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6184,19237), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6185,19237)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6303,19237), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6304,19237)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6310,19237), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6311,19237)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6324,19237), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6325,19237)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6353,19237), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6354,19237)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6369,19237), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6370,19237)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6402,19237), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6403,19237)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6418,19237), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6419,19237)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6449,19237), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6450,19237)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6462,19237), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6463,19237)
GPGPU-Sim uArch: cycles simulated: 25737  inst.: 2301142 (ipc=75.6) sim_rate=191761 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 07:01:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6505,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6582,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6600,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6613,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6650,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6719,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6728,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6794,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6818,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6824,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6841,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6860,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6910,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6995,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7013,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7022,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7068,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7229,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7234,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7255,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7421,19237), 1 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(52,0,0) tid=(298,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7481,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7537,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7584,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7827,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8002,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8022,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8069,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8759,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8796,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 28237  inst.: 2343601 (ipc=59.3) sim_rate=180277 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:01:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10975,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11034,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11123,19237), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11263,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11320,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11353,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11365,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11491,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11821,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11887,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12016,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12228,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12349,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13178,19237), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13538,19237), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13539
gpu_sim_insn = 547599
gpu_ipc =      40.4460
gpu_tot_sim_cycle = 32776
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      71.9241
gpu_tot_issued_cta = 315
gpu_stall_dramfull = 400
gpu_stall_icnt2sh    = 2347
gpu_total_sim_rate=181337

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 99512
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2825, Miss = 1209, Miss_rate = 0.428, Pending_hits = 257, Reservation_fails = 484
	L1D_cache_core[1]: Access = 2057, Miss = 827, Miss_rate = 0.402, Pending_hits = 250, Reservation_fails = 70
	L1D_cache_core[2]: Access = 2429, Miss = 1014, Miss_rate = 0.417, Pending_hits = 291, Reservation_fails = 28
	L1D_cache_core[3]: Access = 1996, Miss = 801, Miss_rate = 0.401, Pending_hits = 253, Reservation_fails = 153
	L1D_cache_core[4]: Access = 1580, Miss = 646, Miss_rate = 0.409, Pending_hits = 267, Reservation_fails = 9
	L1D_cache_core[5]: Access = 2193, Miss = 948, Miss_rate = 0.432, Pending_hits = 266, Reservation_fails = 137
	L1D_cache_core[6]: Access = 2538, Miss = 1087, Miss_rate = 0.428, Pending_hits = 279, Reservation_fails = 17
	L1D_cache_core[7]: Access = 2813, Miss = 1158, Miss_rate = 0.412, Pending_hits = 303, Reservation_fails = 102
	L1D_cache_core[8]: Access = 2605, Miss = 1062, Miss_rate = 0.408, Pending_hits = 239, Reservation_fails = 195
	L1D_cache_core[9]: Access = 2439, Miss = 981, Miss_rate = 0.402, Pending_hits = 279, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1900, Miss = 769, Miss_rate = 0.405, Pending_hits = 265, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1963, Miss = 837, Miss_rate = 0.426, Pending_hits = 240, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2222, Miss = 900, Miss_rate = 0.405, Pending_hits = 239, Reservation_fails = 214
	L1D_cache_core[13]: Access = 2650, Miss = 1142, Miss_rate = 0.431, Pending_hits = 239, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1983, Miss = 823, Miss_rate = 0.415, Pending_hits = 241, Reservation_fails = 233
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 14204
	L1D_total_cache_miss_rate = 0.4154
	L1D_total_cache_pending_hits = 3908
	L1D_total_cache_reservation_fails = 1642
	L1D_cache_data_port_util = 0.051
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15596
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 981
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 661
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 97490
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
118, 105, 995, 105, 511, 118, 105, 550, 576, 118, 105, 576, 496, 105, 105, 576, 133, 120, 133, 1010, 133, 120, 133, 526, 120, 539, 1010, 133, 133, 552, 120, 120, 75, 88, 75, 75, 75, 481, 88, 75, 481, 505, 75, 88, 75, 75, 533, 75, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 3376
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5507
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8524	W0_Idle:134238	W0_Scoreboard:315306	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44056 {8:5507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 748952 {136:5507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 458 
averagemflatency = 170 
max_icnt2mem_latency = 324 
max_icnt2sh_latency = 32775 
mrq_lat_table:2671 	110 	160 	258 	163 	45 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12610 	2100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13225 	1044 	160 	151 	177 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3384 	1881 	255 	2 	0 	0 	0 	1 	6 	22 	452 	8705 	2 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        23        18        20        23        53         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        29        35        31         4         9         3         2 
dram[2]:         2         5        14        14        31        29        40        21        43        56        51        25         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        46        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        40         8        12        16         4         4         2         1 
dram[5]:         2         3        14        16        33        28        17        29        20        31        45        46         2         2         2         3 
maximum service time to same row:
dram[0]:      5334      5119       922       926      2304      5687      2682      5371      1981      7477      8274      2525      4631      6168      1831      5765 
dram[1]:      1935      4362      5599      4303      3179     10526      3854      2043      1313      2987      2981      3051      2542      4593      5914      5795 
dram[2]:      4612      4837      4140      3742      4890      4362      4613      3451      7082      8099      5615      2088      6273      1506      5703      5463 
dram[3]:      5716      6072      5682      4068      5871      2411      2291      4754      5568      6552      2757      5763      1963      5573      5327      5685 
dram[4]:      1109      5574      4748      4831      5262      1682      2708      3042      3785      1863      2372      1274      6185      3115      6641      4751 
dram[5]:      2250      4970      3475       913      5670      1976      1228      7787       873      2376      7879      3384      3574      6460      5463      6257 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.571428 22.666666 14.400000  9.500000  7.900000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.000000  4.200000  2.750000  7.400000  4.444445  8.000000 17.666666 14.200000  7.090909  6.166667  5.769231  1.416667  3.500000  1.666667  1.750000 
dram[2]:  1.500000  2.000000  4.250000  3.333333  6.333333  4.090909  8.428572  5.900000  7.888889 14.800000  8.000000 10.857142  2.000000  2.800000  1.250000  2.250000 
dram[3]:  1.000000  1.750000  4.600000  3.285714 10.250000  5.428571  8.666667  5.000000 13.000000 12.000000 17.250000 11.833333  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  3.125000  7.000000  8.500000  6.222222  8.000000  7.500000  9.375000 11.666667 13.800000  1.900000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 13.000000 11.000000 13.800000 18.250000  8.000000 12.166667  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/553 = 6.169982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        17        33        34        37        36         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        17        32        33        33        33         4         5         0         0 
dram[2]:         0         0         0         0         1         2        20        16        33        36        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        17        16        32        35        33        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        17        35        34        32        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        33        35        33        34         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 184/174 = 1.06
average mf latency per bank:
dram[0]:        793       275       786       817      1881      2017      1058       763       422       369       392       339       386       393       263       307
dram[1]:        175       314       751       675      1869      2182       918       846       361       393       421       349       397       383       274       273
dram[2]:         94       291       956       606      2122      1985       845       844       374       373       337       339       304      3792       369       442
dram[3]:        277       278       728       671      2052      2036       876       873       361       363       378       402       314       382       271       265
dram[4]:        278       271       687       646      1931      2259       890       896       372       375       368       366       303       271       332       270
dram[5]:        276       301       669       759      1996      2018       965       879       350       373       347       311       278       302       321       267
maximum mf latency per bank:
dram[0]:        295       282       283       277       414       411       319       379       304       299       320       310       278       280       268       281
dram[1]:        300       284       288       316       393       417       410       443       284       313       299       325       318       290       285       285
dram[2]:        283       320       291       415       449       458       416       452       322       312       324       312       285       450       292       296
dram[3]:        277       303       293       357       429       449       308       298       291       321       293       367       290       287       282       281
dram[4]:        285       288       425       354       333       334       335       299       292       284       312       285       289       282       289       286
dram[5]:        290       291       289       298       335       350       329       302       303       309       291       320       292       301       286       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43261 n_nop=42173 n_act=82 n_pre=66 n_req=561 n_rd=758 n_write=182 bw_util=0.04346
n_activity=7050 dram_eff=0.2667
bk0: 12a 43094i bk1: 4a 43210i bk2: 30a 43161i bk3: 32a 43101i bk4: 86a 42763i bk5: 76a 42804i bk6: 72a 42777i bk7: 86a 42689i bk8: 70a 42456i bk9: 76a 42466i bk10: 78a 42300i bk11: 86a 42164i bk12: 16a 43049i bk13: 14a 43034i bk14: 4a 43229i bk15: 16a 43108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0374471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43261 n_nop=42077 n_act=109 n_pre=93 n_req=579 n_rd=806 n_write=176 bw_util=0.0454
n_activity=7618 dram_eff=0.2578
bk0: 10a 43144i bk1: 8a 43156i bk2: 42a 43051i bk3: 44a 42907i bk4: 72a 42942i bk5: 78a 42778i bk6: 78a 42617i bk7: 72a 42741i bk8: 78a 42581i bk9: 90a 42260i bk10: 82a 42242i bk11: 84a 42128i bk12: 26a 42835i bk13: 18a 43002i bk14: 10a 43159i bk15: 14a 43132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0390421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43261 n_nop=42075 n_act=103 n_pre=87 n_req=590 n_rd=812 n_write=184 bw_util=0.04605
n_activity=7889 dram_eff=0.2525
bk0: 6a 43207i bk1: 24a 43082i bk2: 34a 43093i bk3: 40a 42979i bk4: 74a 42910i bk5: 86a 42674i bk6: 78a 42551i bk7: 86a 42558i bk8: 76a 42237i bk9: 76a 42373i bk10: 80a 42207i bk11: 84a 42285i bk12: 24a 42967i bk13: 16a 43010i bk14: 10a 43127i bk15: 18a 43079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0695083
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43261 n_nop=42167 n_act=86 n_pre=70 n_req=556 n_rd=764 n_write=174 bw_util=0.04336
n_activity=7120 dram_eff=0.2635
bk0: 4a 43212i bk1: 14a 43142i bk2: 46a 43034i bk3: 46a 42919i bk4: 78a 42963i bk5: 76a 42844i bk6: 70a 42719i bk7: 78a 42565i bk8: 66a 42488i bk9: 74a 42304i bk10: 72a 42454i bk11: 76a 42244i bk12: 24a 42944i bk13: 16a 43018i bk14: 12a 43127i bk15: 12a 43189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0501375
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43261 n_nop=42123 n_act=95 n_pre=79 n_req=570 n_rd=788 n_write=176 bw_util=0.04457
n_activity=7633 dram_eff=0.2526
bk0: 4a 43219i bk1: 6a 43209i bk2: 44a 43034i bk3: 50a 42890i bk4: 80a 42911i bk5: 68a 42948i bk6: 80a 42618i bk7: 78a 42648i bk8: 80a 42272i bk9: 82a 42356i bk10: 76a 42307i bk11: 70a 42407i bk12: 30a 42890i bk13: 18a 43027i bk14: 10a 43117i bk15: 12a 43165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0396893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43261 n_nop=42186 n_act=78 n_pre=62 n_req=556 n_rd=758 n_write=177 bw_util=0.04323
n_activity=7313 dram_eff=0.2557
bk0: 12a 43126i bk1: 12a 43145i bk2: 46a 42926i bk3: 40a 42983i bk4: 70a 42989i bk5: 82a 42825i bk6: 72a 42689i bk7: 76a 42709i bk8: 72a 42496i bk9: 76a 42522i bk10: 78a 42314i bk11: 78a 42250i bk12: 12a 43092i bk13: 8a 43137i bk14: 12a 43160i bk15: 12a 43195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0477566

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1297, Miss = 184, Miss_rate = 0.142, Pending_hits = 13, Reservation_fails = 223
L2_cache_bank[1]: Access = 1186, Miss = 195, Miss_rate = 0.164, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[2]: Access = 1230, Miss = 199, Miss_rate = 0.162, Pending_hits = 7, Reservation_fails = 102
L2_cache_bank[3]: Access = 1222, Miss = 204, Miss_rate = 0.167, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 1217, Miss = 191, Miss_rate = 0.157, Pending_hits = 18, Reservation_fails = 179
L2_cache_bank[5]: Access = 1473, Miss = 215, Miss_rate = 0.146, Pending_hits = 9, Reservation_fails = 102
L2_cache_bank[6]: Access = 1209, Miss = 186, Miss_rate = 0.154, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1177, Miss = 196, Miss_rate = 0.167, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 1219, Miss = 202, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1208, Miss = 192, Miss_rate = 0.159, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 1163, Miss = 187, Miss_rate = 0.161, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1199, Miss = 192, Miss_rate = 0.160, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 14800
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1583
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 606
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=37218
icnt_total_pkts_simt_to_mem=23988
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1322
	minimum = 6
	maximum = 70
Network latency average = 9.4878
	minimum = 6
	maximum = 61
Slowest packet = 13329
Flit latency average = 8.66235
	minimum = 6
	maximum = 57
Slowest flit = 29395
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0654898
	minimum = 0.0412143 (at node 4)
	maximum = 0.0764458 (at node 20)
Accepted packet rate average = 0.0654898
	minimum = 0.0412143 (at node 4)
	maximum = 0.0764458 (at node 20)
Injected flit rate average = 0.132949
	minimum = 0.0675825 (at node 4)
	maximum = 0.191964 (at node 20)
Accepted flit rate average= 0.132949
	minimum = 0.100598 (at node 4)
	maximum = 0.180885 (at node 13)
Injected packet length average = 2.03008
Accepted packet length average = 2.03008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.111 (5 samples)
	minimum = 6 (5 samples)
	maximum = 86.4 (5 samples)
Network latency average = 10.957 (5 samples)
	minimum = 6 (5 samples)
	maximum = 70 (5 samples)
Flit latency average = 9.98834 (5 samples)
	minimum = 6 (5 samples)
	maximum = 67.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0304718 (5 samples)
	minimum = 0.0181291 (5 samples)
	maximum = 0.0699491 (5 samples)
Accepted packet rate average = 0.0304718 (5 samples)
	minimum = 0.0181291 (5 samples)
	maximum = 0.0699491 (5 samples)
Injected flit rate average = 0.0624529 (5 samples)
	minimum = 0.0286544 (5 samples)
	maximum = 0.135853 (5 samples)
Accepted flit rate average = 0.0624529 (5 samples)
	minimum = 0.039947 (5 samples)
	maximum = 0.149628 (5 samples)
Injected packet size average = 2.04953 (5 samples)
Accepted packet size average = 2.04953 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 181337 (inst/sec)
gpgpu_simulation_rate = 2521 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,32776)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,32776)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,32776)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,32776)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(11,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(15,0,0) tid=(303,0,0)
GPGPU-Sim uArch: cycles simulated: 33276  inst.: 2584251 (ipc=453.7) sim_rate=184589 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:01:35 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(28,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 33776  inst.: 2615545 (ipc=258.2) sim_rate=174369 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:01:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1446,32776), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1447,32776)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1527,32776), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1528,32776)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1539,32776), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1540,32776)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1598,32776), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1599,32776)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1655,32776), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1656,32776)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1715,32776), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1716,32776)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1779,32776), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1780,32776)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1835,32776), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1836,32776)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1841,32776), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1842,32776)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1853,32776), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1854,32776)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1932,32776), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1933,32776)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1933,32776), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1934,32776)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1960,32776), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1961,32776)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(48,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2071,32776), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2072,32776)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2101,32776), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2102,32776)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2121,32776), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2122,32776)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2133,32776), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2134,32776)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2181,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2181,32776), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2182,32776)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2277,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2295,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2424,32776), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35276  inst.: 2775573 (ipc=167.3) sim_rate=173473 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:01:37 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2635,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2636,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2695,32776), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(30,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2756,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3024,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3051,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3076,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3151,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3215,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3293,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3296,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3341,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3497,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3500,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3575,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3638,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3656,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3737,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3815,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3815,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3857,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3860,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3863,32776), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3929,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3941,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3977,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3992,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4001,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4037,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4067,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4073,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4076,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4085,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4088,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4091,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4097,32776), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4143,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4163,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4172,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4319,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4387,32776), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 11.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4388
gpu_sim_insn = 492696
gpu_ipc =     112.2826
gpu_tot_sim_cycle = 37164
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      76.6893
gpu_tot_issued_cta = 378
gpu_stall_dramfull = 400
gpu_stall_icnt2sh    = 2443
gpu_total_sim_rate=178130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113442
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 3181, Miss = 1487, Miss_rate = 0.467, Pending_hits = 303, Reservation_fails = 3153
	L1D_cache_core[1]: Access = 2365, Miss = 1068, Miss_rate = 0.452, Pending_hits = 290, Reservation_fails = 2958
	L1D_cache_core[2]: Access = 2745, Miss = 1261, Miss_rate = 0.459, Pending_hits = 335, Reservation_fails = 1981
	L1D_cache_core[3]: Access = 2308, Miss = 1040, Miss_rate = 0.451, Pending_hits = 296, Reservation_fails = 2772
	L1D_cache_core[4]: Access = 1892, Miss = 889, Miss_rate = 0.470, Pending_hits = 308, Reservation_fails = 2838
	L1D_cache_core[5]: Access = 2589, Miss = 1256, Miss_rate = 0.485, Pending_hits = 315, Reservation_fails = 2795
	L1D_cache_core[6]: Access = 2850, Miss = 1330, Miss_rate = 0.467, Pending_hits = 324, Reservation_fails = 2157
	L1D_cache_core[7]: Access = 3049, Miss = 1339, Miss_rate = 0.439, Pending_hits = 334, Reservation_fails = 2250
	L1D_cache_core[8]: Access = 3005, Miss = 1379, Miss_rate = 0.459, Pending_hits = 290, Reservation_fails = 2783
	L1D_cache_core[9]: Access = 2755, Miss = 1228, Miss_rate = 0.446, Pending_hits = 322, Reservation_fails = 2625
	L1D_cache_core[10]: Access = 2216, Miss = 1017, Miss_rate = 0.459, Pending_hits = 305, Reservation_fails = 2811
	L1D_cache_core[11]: Access = 2359, Miss = 1144, Miss_rate = 0.485, Pending_hits = 295, Reservation_fails = 2678
	L1D_cache_core[12]: Access = 2542, Miss = 1153, Miss_rate = 0.454, Pending_hits = 283, Reservation_fails = 2896
	L1D_cache_core[13]: Access = 2870, Miss = 1311, Miss_rate = 0.457, Pending_hits = 270, Reservation_fails = 2034
	L1D_cache_core[14]: Access = 2379, Miss = 1134, Miss_rate = 0.477, Pending_hits = 292, Reservation_fails = 2470
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 18036
	L1D_total_cache_miss_rate = 0.4612
	L1D_total_cache_pending_hits = 4562
	L1D_total_cache_reservation_fails = 39201
	L1D_cache_data_port_util = 0.044
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6089
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 33112
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 111420
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
174, 161, 1051, 161, 567, 174, 161, 606, 632, 174, 161, 632, 552, 148, 161, 632, 189, 176, 189, 1066, 189, 176, 189, 582, 156, 575, 1046, 169, 169, 588, 156, 156, 103, 116, 103, 103, 103, 509, 116, 103, 509, 533, 103, 116, 103, 103, 561, 103, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 40935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5828
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40935
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69482	W0_Idle:152648	W0_Scoreboard:328064	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 46624 {8:5828,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 792608 {136:5828,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 94 
maxdqlatency = 0 
maxmflatency = 616 
averagemflatency = 203 
max_icnt2mem_latency = 486 
max_icnt2sh_latency = 37163 
mrq_lat_table:2671 	110 	160 	258 	163 	45 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13380 	5496 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13477 	1152 	282 	479 	2678 	965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3559 	2022 	260 	2 	0 	0 	0 	1 	6 	22 	452 	8705 	3914 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        23        18        20        23        53         6         6         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        29        35        31         4         9         3         2 
dram[2]:         2         5        14        14        31        29        40        21        43        56        51        25         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        46        12        12        46         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        23        40         8        12        16         4         4         2         1 
dram[5]:         2         3        14        16        33        28        17        29        20        31        45        46         2         2         2         3 
maximum service time to same row:
dram[0]:      5334      5119       922       926      2304      5687      2682      5371      1981      7477      8274      2525      4631      6168      1831      5765 
dram[1]:      1935      4362      5599      4303      3179     10526      3854      2043      1313      2987      2981      3051      2542      4593      5914      5795 
dram[2]:      4612      4837      4140      3742      4890      4362      4613      3451      7082      8099      5615      2088      6273      1506      5703      5463 
dram[3]:      5716      6072      5682      4068      5871      2411      2291      4754      5568      6552      2757      5763      1963      5573      5327      5685 
dram[4]:      1109      5574      4748      4831      5262      1682      2708      3042      3785      1863      2372      1274      6185      3115      6641      4751 
dram[5]:      2250      4970      3475       913      5670      1976      1228      7787       873      2376      7879      3384      3574      6460      5463      6257 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.571428 22.666666 14.400000  9.500000  7.900000  3.000000  2.200000  2.000000  1.600000 
dram[1]:  1.250000  1.000000  4.200000  2.750000  7.400000  4.444445  8.000000 17.666666 14.200000  7.090909  6.166667  5.769231  1.416667  3.500000  1.666667  1.750000 
dram[2]:  1.500000  2.000000  4.250000  3.333333  6.333333  4.090909  8.428572  5.900000  7.888889 14.800000  8.000000 10.857142  2.000000  2.800000  1.250000  2.250000 
dram[3]:  1.000000  1.750000  4.600000  3.285714 10.250000  5.428571  8.666667  5.000000 13.000000 12.000000 17.250000 11.833333  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  3.125000  7.000000  8.500000  6.222222  8.000000  7.500000  9.375000 11.666667 13.800000  1.900000  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 13.000000 11.000000 13.800000 18.250000  8.000000 12.166667  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/553 = 6.169982
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        17        33        34        37        36         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        17        32        33        33        33         4         5         0         0 
dram[2]:         0         0         0         0         1         2        20        16        33        36        32        34         4         6         0         0 
dram[3]:         0         0         0         0         2         0        17        16        32        35        33        33         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        17        35        34        32        34         4         2         0         0 
dram[5]:         0         0         0         0         2         1        16        17        33        35        33        34         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 184/174 = 1.06
average mf latency per bank:
dram[0]:        793       275      1808      1843      2947      3182      1435      1163       422       369       392       339       386       393       263       307
dram[1]:        175       314      1445      1389      3203      3330      1299      1205       361       393       421       349       397       383       274       273
dram[2]:         94       291      1995      1643      3421      3266      1227      1248       374       373       337       339       304     27519       369       442
dram[3]:        277       278      1482      1462      3385      3301      1221      1190       361       363       378       402       314       382       271       265
dram[4]:        278       271      1672      1536      3006      3524      1218      1219       372       375       368       366       303       271       332       270
dram[5]:        276       301      1306      1577      3179      3055      1341      1220       350       373       347       311       278       302       321       267
maximum mf latency per bank:
dram[0]:        295       282       488       388       448       478       441       496       304       299       320       310       278       280       268       281
dram[1]:        300       284       485       430       575       474       528       493       284       313       299       325       318       290       285       285
dram[2]:        283       320       454       488       568       583       528       584       322       312       324       312       285       616       292       296
dram[3]:        277       303       563       521       613       548       383       357       291       321       293       367       290       287       282       281
dram[4]:        285       288       532       537       524       463       379       412       292       284       312       285       289       282       289       286
dram[5]:        290       291       400       390       527       412       442       441       303       309       291       320       292       301       286       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49052 n_nop=47964 n_act=82 n_pre=66 n_req=561 n_rd=758 n_write=182 bw_util=0.03833
n_activity=7050 dram_eff=0.2667
bk0: 12a 48885i bk1: 4a 49001i bk2: 30a 48952i bk3: 32a 48892i bk4: 86a 48554i bk5: 76a 48595i bk6: 72a 48568i bk7: 86a 48480i bk8: 70a 48247i bk9: 76a 48257i bk10: 78a 48091i bk11: 86a 47955i bk12: 16a 48840i bk13: 14a 48825i bk14: 4a 49020i bk15: 16a 48899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0330262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49052 n_nop=47868 n_act=109 n_pre=93 n_req=579 n_rd=806 n_write=176 bw_util=0.04004
n_activity=7618 dram_eff=0.2578
bk0: 10a 48935i bk1: 8a 48947i bk2: 42a 48842i bk3: 44a 48698i bk4: 72a 48733i bk5: 78a 48569i bk6: 78a 48408i bk7: 72a 48532i bk8: 78a 48372i bk9: 90a 48051i bk10: 82a 48033i bk11: 84a 47919i bk12: 26a 48626i bk13: 18a 48793i bk14: 10a 48950i bk15: 14a 48923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0344328
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49052 n_nop=47866 n_act=103 n_pre=87 n_req=590 n_rd=812 n_write=184 bw_util=0.04061
n_activity=7889 dram_eff=0.2525
bk0: 6a 48998i bk1: 24a 48873i bk2: 34a 48884i bk3: 40a 48770i bk4: 74a 48701i bk5: 86a 48465i bk6: 78a 48342i bk7: 86a 48349i bk8: 76a 48028i bk9: 76a 48164i bk10: 80a 47998i bk11: 84a 48076i bk12: 24a 48758i bk13: 16a 48801i bk14: 10a 48918i bk15: 18a 48870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0613023
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49052 n_nop=47958 n_act=86 n_pre=70 n_req=556 n_rd=764 n_write=174 bw_util=0.03825
n_activity=7120 dram_eff=0.2635
bk0: 4a 49003i bk1: 14a 48933i bk2: 46a 48825i bk3: 46a 48710i bk4: 78a 48754i bk5: 76a 48635i bk6: 70a 48510i bk7: 78a 48356i bk8: 66a 48279i bk9: 74a 48095i bk10: 72a 48245i bk11: 76a 48035i bk12: 24a 48735i bk13: 16a 48809i bk14: 12a 48918i bk15: 12a 48980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0442184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49052 n_nop=47914 n_act=95 n_pre=79 n_req=570 n_rd=788 n_write=176 bw_util=0.03931
n_activity=7633 dram_eff=0.2526
bk0: 4a 49010i bk1: 6a 49000i bk2: 44a 48825i bk3: 50a 48681i bk4: 80a 48702i bk5: 68a 48739i bk6: 80a 48409i bk7: 78a 48439i bk8: 80a 48063i bk9: 82a 48147i bk10: 76a 48098i bk11: 70a 48198i bk12: 30a 48681i bk13: 18a 48818i bk14: 10a 48908i bk15: 12a 48956i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0350037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=49052 n_nop=47977 n_act=78 n_pre=62 n_req=556 n_rd=758 n_write=177 bw_util=0.03812
n_activity=7313 dram_eff=0.2557
bk0: 12a 48917i bk1: 12a 48936i bk2: 46a 48717i bk3: 40a 48774i bk4: 70a 48780i bk5: 82a 48616i bk6: 72a 48480i bk7: 76a 48500i bk8: 72a 48287i bk9: 76a 48313i bk10: 78a 48105i bk11: 78a 48041i bk12: 12a 48883i bk13: 8a 48928i bk14: 12a 48951i bk15: 12a 48986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0421186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1561, Miss = 184, Miss_rate = 0.118, Pending_hits = 13, Reservation_fails = 223
L2_cache_bank[1]: Access = 1460, Miss = 195, Miss_rate = 0.134, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[2]: Access = 1498, Miss = 199, Miss_rate = 0.133, Pending_hits = 7, Reservation_fails = 102
L2_cache_bank[3]: Access = 1488, Miss = 204, Miss_rate = 0.137, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 1485, Miss = 191, Miss_rate = 0.129, Pending_hits = 18, Reservation_fails = 179
L2_cache_bank[5]: Access = 2721, Miss = 215, Miss_rate = 0.079, Pending_hits = 9, Reservation_fails = 102
L2_cache_bank[6]: Access = 1481, Miss = 186, Miss_rate = 0.126, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1452, Miss = 196, Miss_rate = 0.135, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 1487, Miss = 202, Miss_rate = 0.136, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[9]: Access = 1485, Miss = 192, Miss_rate = 0.129, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 1436, Miss = 187, Miss_rate = 0.130, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1479, Miss = 192, Miss_rate = 0.130, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 19033
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1231
L2_total_cache_pending_hits = 105
L2_total_cache_reservation_fails = 606
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4471
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=42735
icnt_total_pkts_simt_to_mem=32133
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.711
	minimum = 6
	maximum = 309
Network latency average = 29.6585
	minimum = 6
	maximum = 182
Slowest packet = 29913
Flit latency average = 33.7386
	minimum = 6
	maximum = 181
Slowest flit = 70359
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0714575
	minimum = 0.0428441 (at node 13)
	maximum = 0.284412 (at node 20)
Accepted packet rate average = 0.0714575
	minimum = 0.0428441 (at node 13)
	maximum = 0.284412 (at node 20)
Injected flit rate average = 0.115314
	minimum = 0.0802188 (at node 15)
	maximum = 0.308113 (at node 20)
Accepted flit rate average= 0.115314
	minimum = 0.0574294 (at node 13)
	maximum = 0.562899 (at node 20)
Injected packet length average = 1.61375
Accepted packet length average = 1.61375
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.8777 (6 samples)
	minimum = 6 (6 samples)
	maximum = 123.5 (6 samples)
Network latency average = 14.0739 (6 samples)
	minimum = 6 (6 samples)
	maximum = 88.6667 (6 samples)
Flit latency average = 13.9467 (6 samples)
	minimum = 6 (6 samples)
	maximum = 86.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0373028 (6 samples)
	minimum = 0.0222483 (6 samples)
	maximum = 0.105693 (6 samples)
Accepted packet rate average = 0.0373028 (6 samples)
	minimum = 0.0222483 (6 samples)
	maximum = 0.105693 (6 samples)
Injected flit rate average = 0.0712632 (6 samples)
	minimum = 0.0372484 (6 samples)
	maximum = 0.164563 (6 samples)
Accepted flit rate average = 0.0712632 (6 samples)
	minimum = 0.0428607 (6 samples)
	maximum = 0.218506 (6 samples)
Injected packet size average = 1.9104 (6 samples)
Accepted packet size average = 1.9104 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 178130 (inst/sec)
gpgpu_simulation_rate = 2322 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,37164)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,37164)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,37164)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,37164)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(28,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(22,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 37664  inst.: 3057596 (ipc=415.0) sim_rate=179858 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:01:38 2016
GPGPU-Sim uArch: cycles simulated: 38664  inst.: 3073404 (ipc=148.9) sim_rate=170744 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:01:39 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(10,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 40164  inst.: 3087861 (ipc=79.3) sim_rate=162519 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:01:40 2016
GPGPU-Sim uArch: cycles simulated: 42164  inst.: 3107087 (ipc=51.4) sim_rate=155354 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:01:41 2016
GPGPU-Sim uArch: cycles simulated: 43664  inst.: 3121855 (ipc=41.8) sim_rate=148659 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:01:42 2016
GPGPU-Sim uArch: cycles simulated: 45664  inst.: 3141339 (ipc=34.3) sim_rate=142788 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:01:43 2016
GPGPU-Sim uArch: cycles simulated: 47164  inst.: 3156780 (ipc=30.7) sim_rate=137251 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:01:44 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 49164  inst.: 3176505 (ipc=27.2) sim_rate=132354 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:01:45 2016
GPGPU-Sim uArch: cycles simulated: 50664  inst.: 3191472 (ipc=25.3) sim_rate=127658 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:01:46 2016
GPGPU-Sim uArch: cycles simulated: 52664  inst.: 3210236 (ipc=23.2) sim_rate=123470 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:01:47 2016
GPGPU-Sim uArch: cycles simulated: 54664  inst.: 3229361 (ipc=21.7) sim_rate=119605 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:01:48 2016
GPGPU-Sim uArch: cycles simulated: 56164  inst.: 3243480 (ipc=20.7) sim_rate=115838 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:01:49 2016
GPGPU-Sim uArch: cycles simulated: 58164  inst.: 3263035 (ipc=19.7) sim_rate=112518 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:01:50 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(5,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 59664  inst.: 3277443 (ipc=19.0) sim_rate=109248 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:01:51 2016
GPGPU-Sim uArch: cycles simulated: 61664  inst.: 3297685 (ipc=18.3) sim_rate=106376 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:01:52 2016
GPGPU-Sim uArch: cycles simulated: 63164  inst.: 3312150 (ipc=17.8) sim_rate=103504 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:01:53 2016
GPGPU-Sim uArch: cycles simulated: 65164  inst.: 3331012 (ipc=17.2) sim_rate=100939 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:01:54 2016
GPGPU-Sim uArch: cycles simulated: 67164  inst.: 3349789 (ipc=16.7) sim_rate=98523 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:01:55 2016
GPGPU-Sim uArch: cycles simulated: 68664  inst.: 3364201 (ipc=16.3) sim_rate=96120 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:01:56 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(10,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 70664  inst.: 3386325 (ipc=16.0) sim_rate=94064 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:01:57 2016
GPGPU-Sim uArch: cycles simulated: 72164  inst.: 3401999 (ipc=15.8) sim_rate=91945 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:01:58 2016
GPGPU-Sim uArch: cycles simulated: 74164  inst.: 3425498 (ipc=15.6) sim_rate=90144 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:01:59 2016
GPGPU-Sim uArch: cycles simulated: 75664  inst.: 3442644 (ipc=15.4) sim_rate=88272 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:02:00 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(12,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 77664  inst.: 3465779 (ipc=15.2) sim_rate=86644 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:02:01 2016
GPGPU-Sim uArch: cycles simulated: 79164  inst.: 3484672 (ipc=15.1) sim_rate=84992 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:02:02 2016
GPGPU-Sim uArch: cycles simulated: 80664  inst.: 3505308 (ipc=15.1) sim_rate=83459 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:02:03 2016
GPGPU-Sim uArch: cycles simulated: 82664  inst.: 3536111 (ipc=15.1) sim_rate=82235 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:02:04 2016
GPGPU-Sim uArch: cycles simulated: 84164  inst.: 3556929 (ipc=15.0) sim_rate=80839 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:02:05 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(17,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 85664  inst.: 3575265 (ipc=15.0) sim_rate=79450 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:02:06 2016
GPGPU-Sim uArch: cycles simulated: 87664  inst.: 3600403 (ipc=14.9) sim_rate=78269 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:02:07 2016
GPGPU-Sim uArch: cycles simulated: 89164  inst.: 3618525 (ipc=14.8) sim_rate=76989 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:02:08 2016
GPGPU-Sim uArch: cycles simulated: 91164  inst.: 3641747 (ipc=14.7) sim_rate=75869 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:02:09 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(42,0,0) tid=(287,0,0)
GPGPU-Sim uArch: cycles simulated: 92664  inst.: 3659573 (ipc=14.6) sim_rate=74685 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:02:10 2016
GPGPU-Sim uArch: cycles simulated: 94664  inst.: 3683397 (ipc=14.5) sim_rate=73667 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:02:11 2016
GPGPU-Sim uArch: cycles simulated: 96164  inst.: 3702936 (ipc=14.5) sim_rate=72606 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:02:12 2016
GPGPU-Sim uArch: cycles simulated: 98164  inst.: 3728697 (ipc=14.4) sim_rate=71705 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:02:13 2016
GPGPU-Sim uArch: cycles simulated: 99664  inst.: 3745269 (ipc=14.3) sim_rate=70665 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:02:14 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,0,0) tid=(429,0,0)
GPGPU-Sim uArch: cycles simulated: 101664  inst.: 3769546 (ipc=14.3) sim_rate=69806 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:02:15 2016
GPGPU-Sim uArch: cycles simulated: 103664  inst.: 3790910 (ipc=14.1) sim_rate=68925 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:02:16 2016
GPGPU-Sim uArch: cycles simulated: 105664  inst.: 3813189 (ipc=14.1) sim_rate=68092 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:02:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (68519,37164), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(68520,37164)
GPGPU-Sim uArch: cycles simulated: 107164  inst.: 3834334 (ipc=14.1) sim_rate=67269 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:02:18 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(27,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 109164  inst.: 3858393 (ipc=14.0) sim_rate=66524 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:02:19 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (72322,37164), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(72323,37164)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73487,37164), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73488,37164)
GPGPU-Sim uArch: cycles simulated: 110664  inst.: 3878053 (ipc=14.0) sim_rate=65729 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:02:20 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73808,37164), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73809,37164)
GPGPU-Sim uArch: cycles simulated: 112664  inst.: 3906577 (ipc=14.0) sim_rate=65109 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:02:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75787,37164), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75788,37164)
GPGPU-Sim uArch: cycles simulated: 114164  inst.: 3926852 (ipc=14.0) sim_rate=64374 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:02:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (77064,37164), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(77065,37164)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(42,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 115664  inst.: 3945816 (ipc=14.0) sim_rate=63642 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:02:23 2016
GPGPU-Sim uArch: cycles simulated: 117164  inst.: 3962993 (ipc=13.9) sim_rate=62904 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:02:24 2016
GPGPU-Sim uArch: cycles simulated: 118664  inst.: 3979459 (ipc=13.9) sim_rate=62179 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:02:25 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (82364,37164), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(82365,37164)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (83121,37164), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(83122,37164)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (83405,37164), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(83406,37164)
GPGPU-Sim uArch: cycles simulated: 120664  inst.: 4009563 (ipc=13.9) sim_rate=61685 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:02:26 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (83672,37164), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(83673,37164)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83784,37164), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(83785,37164)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (84611,37164), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(84612,37164)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(41,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 122164  inst.: 4041683 (ipc=14.0) sim_rate=61237 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:02:27 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (85685,37164), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(85686,37164)
GPGPU-Sim uArch: cycles simulated: 123664  inst.: 4061129 (ipc=14.0) sim_rate=60613 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:02:28 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (86981,37164), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(86982,37164)
GPGPU-Sim uArch: cycles simulated: 125164  inst.: 4084404 (ipc=14.0) sim_rate=60064 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:02:29 2016
GPGPU-Sim uArch: cycles simulated: 126664  inst.: 4100368 (ipc=14.0) sim_rate=59425 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:02:30 2016
GPGPU-Sim uArch: cycles simulated: 128164  inst.: 4117280 (ipc=13.9) sim_rate=58818 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:02:31 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(17,0,0) tid=(439,0,0)
GPGPU-Sim uArch: cycles simulated: 129664  inst.: 4135380 (ipc=13.9) sim_rate=58244 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:02:32 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (93046,37164), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(93047,37164)
GPGPU-Sim uArch: cycles simulated: 131664  inst.: 4161141 (ipc=13.9) sim_rate=57793 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:02:33 2016
GPGPU-Sim uArch: cycles simulated: 133164  inst.: 4178139 (ipc=13.8) sim_rate=57234 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:02:34 2016
GPGPU-Sim uArch: cycles simulated: 134664  inst.: 4194094 (ipc=13.8) sim_rate=56676 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:02:35 2016
GPGPU-Sim uArch: cycles simulated: 136664  inst.: 4218524 (ipc=13.8) sim_rate=56246 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:02:36 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(39,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 138664  inst.: 4243189 (ipc=13.7) sim_rate=55831 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:02:37 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (102211,37164), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(102212,37164)
GPGPU-Sim uArch: cycles simulated: 140164  inst.: 4265563 (ipc=13.7) sim_rate=55396 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:02:38 2016
GPGPU-Sim uArch: cycles simulated: 142164  inst.: 4290533 (ipc=13.7) sim_rate=55006 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:02:39 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (105146,37164), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(105147,37164)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (105569,37164), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(105570,37164)
GPGPU-Sim uArch: cycles simulated: 143664  inst.: 4314715 (ipc=13.8) sim_rate=54616 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:02:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (106546,37164), 2 CTAs running
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(59,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (107976,37164), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 145164  inst.: 4331575 (ipc=13.7) sim_rate=54144 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:02:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (108041,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (108857,37164), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 147164  inst.: 4355255 (ipc=13.7) sim_rate=53768 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:02:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (111468,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (111620,37164), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 149164  inst.: 4376774 (ipc=13.6) sim_rate=53375 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:02:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (112087,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (113351,37164), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 150664  inst.: 4393505 (ipc=13.6) sim_rate=52933 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:02:44 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113786,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (114261,37164), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(56,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 152664  inst.: 4417998 (ipc=13.6) sim_rate=52595 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:02:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (116196,37164), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 154664  inst.: 4441000 (ipc=13.5) sim_rate=52247 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:02:46 2016
GPGPU-Sim uArch: cycles simulated: 156664  inst.: 4463043 (ipc=13.5) sim_rate=51895 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:02:47 2016
GPGPU-Sim uArch: cycles simulated: 158664  inst.: 4488698 (ipc=13.5) sim_rate=51594 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:02:48 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (122266,37164), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 160664  inst.: 4511417 (ipc=13.5) sim_rate=51266 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:02:49 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(47,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (123973,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (125261,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (125347,37164), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 162664  inst.: 4536747 (ipc=13.4) sim_rate=50974 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:02:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (126237,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (126877,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (127573,37164), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 165164  inst.: 4567857 (ipc=13.4) sim_rate=50753 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:02:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (129079,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129127,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (129606,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (129917,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130396,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 167664  inst.: 4595304 (ipc=13.4) sim_rate=50497 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:02:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (130839,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (130873,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (130883,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (131216,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (131616,37164), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(59,0,0) tid=(378,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (133134,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (133165,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (133442,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 170664  inst.: 4622483 (ipc=13.3) sim_rate=50244 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:02:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (133646,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (134391,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (135033,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (136771,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (137110,37164), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137127,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 175164  inst.: 4652923 (ipc=13.1) sim_rate=50031 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:02:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (138290,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138454,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (141741,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141900,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (141931,37164), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (144083,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (144103,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (144384,37164), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 144385
gpu_sim_insn = 1823993
gpu_ipc =      12.6328
gpu_tot_sim_cycle = 181549
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      25.7455
gpu_tot_issued_cta = 441
gpu_stall_dramfull = 453351
gpu_stall_icnt2sh    = 1041785
gpu_total_sim_rate=50258

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 354485
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 22073, Miss = 16287, Miss_rate = 0.738, Pending_hits = 1648, Reservation_fails = 109282
	L1D_cache_core[1]: Access = 20528, Miss = 15218, Miss_rate = 0.741, Pending_hits = 1624, Reservation_fails = 101785
	L1D_cache_core[2]: Access = 20537, Miss = 15046, Miss_rate = 0.733, Pending_hits = 1660, Reservation_fails = 101478
	L1D_cache_core[3]: Access = 21282, Miss = 15901, Miss_rate = 0.747, Pending_hits = 1654, Reservation_fails = 107100
	L1D_cache_core[4]: Access = 19914, Miss = 14839, Miss_rate = 0.745, Pending_hits = 1602, Reservation_fails = 100717
	L1D_cache_core[5]: Access = 23620, Miss = 18157, Miss_rate = 0.769, Pending_hits = 1806, Reservation_fails = 114400
	L1D_cache_core[6]: Access = 22210, Miss = 16366, Miss_rate = 0.737, Pending_hits = 1741, Reservation_fails = 107507
	L1D_cache_core[7]: Access = 22440, Miss = 16538, Miss_rate = 0.737, Pending_hits = 1789, Reservation_fails = 108712
	L1D_cache_core[8]: Access = 21201, Miss = 15539, Miss_rate = 0.733, Pending_hits = 1684, Reservation_fails = 105564
	L1D_cache_core[9]: Access = 21260, Miss = 15686, Miss_rate = 0.738, Pending_hits = 1712, Reservation_fails = 107152
	L1D_cache_core[10]: Access = 23281, Miss = 17499, Miss_rate = 0.752, Pending_hits = 1799, Reservation_fails = 114934
	L1D_cache_core[11]: Access = 20608, Miss = 15307, Miss_rate = 0.743, Pending_hits = 1670, Reservation_fails = 101480
	L1D_cache_core[12]: Access = 20781, Miss = 15324, Miss_rate = 0.737, Pending_hits = 1604, Reservation_fails = 104168
	L1D_cache_core[13]: Access = 20063, Miss = 14671, Miss_rate = 0.731, Pending_hits = 1602, Reservation_fails = 99545
	L1D_cache_core[14]: Access = 24541, Miss = 18530, Miss_rate = 0.755, Pending_hits = 1970, Reservation_fails = 114032
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 240908
	L1D_total_cache_miss_rate = 0.7428
	L1D_total_cache_pending_hits = 25565
	L1D_total_cache_reservation_fails = 1597856
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1173911
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1846
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 423945
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 352463
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1120, 1036, 1997, 1081, 1513, 1094, 1081, 1552, 1578, 1120, 1107, 1526, 1472, 1094, 649, 1537, 662, 623, 662, 1539, 662, 649, 647, 1029, 603, 1007, 1467, 627, 642, 994, 629, 629, 576, 529, 576, 576, 561, 982, 589, 576, 982, 1006, 118, 589, 505, 576, 1008, 576, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1768244
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128544
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1768244
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2938416	W0_Idle:302608	W0_Scoreboard:923233	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1028352 {8:128544,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17481984 {136:128544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 193 
maxdqlatency = 0 
maxmflatency = 998 
averagemflatency = 370 
max_icnt2mem_latency = 767 
max_icnt2sh_latency = 181548 
mrq_lat_table:8439 	296 	277 	507 	664 	197 	79 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42226 	170064 	30603 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27521 	10627 	19511 	69109 	71804 	44153 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8373 	57527 	58713 	3909 	37 	0 	0 	1 	6 	22 	452 	8705 	23084 	47706 	34358 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         7        14        14        32        32        27        23        47        27        23        53         6         8        19         9 
dram[1]:         7         9        14        14        31        31        28        33        46        29        35        31         8         9         6         7 
dram[2]:         4         8        14        14        31        29        40        25        43        56        51        31        10         6        16        15 
dram[3]:         6        11        14        16        34        29        24        23        46        55        53        46        11         6         7         8 
dram[4]:         6         6        14        16        33        28        25        28        40        56        52        50        12         6        17        15 
dram[5]:        10         6        14        16        33        28        30        29        45        36        45        46         8         9         8         6 
maximum service time to same row:
dram[0]:     29216     19016     12861     14893     18204     14810     17052     26907     16329     20434     32113     30044     26444     19606     10403     20899 
dram[1]:     17906     34172     20455     17759     30931     16336     22436     23906     24687     22519     20203     12025     15112     18119     21139     18096 
dram[2]:     31531     28880     22594     13884     12619     24303     20475     19147     27826     19147     14201     10173     28287     36420     18853     26559 
dram[3]:     22160     28803     17306     19559     22546     14164     24212     20363     20237     12821     30480     26770     25715     33250     16149     20433 
dram[4]:     12663     19853     10047     27509     11318     14744     16892     26691     29195      9444     15232     31822     18445     20927     22228     30529 
dram[5]:     21895     31429     28935     11159     29428     31956     19677     18926     22880     22725     14504     17030     38397     34598     16719     51959 
average row accesses per activate:
dram[0]:  1.741935  2.366667  1.784314  1.914894  2.333333  2.240741  2.689655  3.435897  3.921053  4.290323  2.573171  3.444444  1.977778  2.170732  2.227273  2.157895 
dram[1]:  1.888889  2.034483  1.926829  1.770833  2.513514  2.575758  3.300000  4.233333  3.311111  3.347826  3.250000  2.754386  1.872340  2.282051  1.973684  1.956522 
dram[2]:  1.892857  2.076923  1.765957  1.621212  2.552632  3.296296  4.032258  2.823529  3.684211  4.515152  3.122449  3.034483  2.150000  2.000000  2.387097  2.923077 
dram[3]:  1.740741  2.600000  2.024390  1.679245  2.547619  2.354167  2.745098  2.934783  3.317073  3.259259  3.487805  2.958333  2.309524  2.024390  2.085106  2.466667 
dram[4]:  1.909091  2.258065  1.707692  2.073171  2.156863  2.622222  3.125000  5.086957  3.488889  3.510638  2.770492  4.862069  2.074074  2.020833  1.934783  3.304348 
dram[5]:  2.107143  2.000000  1.962963  1.781818  2.783784  2.255814  3.486486  3.250000  3.380952  3.181818  3.000000  3.347826  2.250000  2.023256  2.216216  2.161290 
average row locality = 10510/4052 = 2.593781
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        71        74        78       106       112       137       115       112        96       152       115        85        85        98        82 
dram[1]:        68        59        67        73        91        81       112       110       113       120       119       122        84        84        75        90 
dram[2]:        53        54        71        97        93        86       105       123       104       111       118       125        82        82        74        76 
dram[3]:        47        65        72        74       100       110       120       114       101       137       110       106        91        81        98        74 
dram[4]:        63        70       100        72       103       111       128       100       118       128       125       107       107        93        89        76 
dram[5]:        59        62        91        82        97        92       110       113       109       136       125       116        77        82        82        67 
total reads: 9084
bank skew: 152/47 = 3.23
chip skew: 1590/1454 = 1.09
number of total write accesses:
dram[0]:         0         0        17        12         6         9        19        19        37        37        59        40         4         4         0         0 
dram[1]:         0         0        12        12         2         4        20        17        36        34        37        35         4         5         0         0 
dram[2]:         0         0        12        10         4         3        20        21        36        38        35        51         4         6         0         0 
dram[3]:         0         0        11        15         7         3        20        21        35        39        33        36         6         2         0         0 
dram[4]:         0         0        11        13         7         7        22        17        39        37        44        34         5         4         0         0 
dram[5]:         0         0        15        16         6         5        19        17        33        39        40        38         4         5         0         0 
total reads: 1426
min_bank_accesses = 0!
chip skew: 263/218 = 1.21
average mf latency per bank:
dram[0]:       3076      2777      2961      2673     20063     17591     13098     12706      8227      7002      5441      6280      4479      3784      3054      2978
dram[1]:       3022      3099      2496      2712     22738     27718     13780     15471      7500      8328      6673      7249      4291      4223      3154      3256
dram[2]:       3331      2835      2803      2254     23937     24677     14623     12978      7653      7506      7147      5600      3991      8187      3267      3064
dram[3]:       3513      2899      2691      2674     21283     21294     13134     13316      7851      6930      7554      7587      4021      4115      2890      3107
dram[4]:       3909      3064      2778      2500     22186     20184     13671     16335      7682      7140      6596      7899      3830      3637      3229      3159
dram[5]:       3637      3315      2553      2735     23723     23830     14504     14265      8224      6919      7063      6991      4774      3815      3479      2808
maximum mf latency per bank:
dram[0]:        835       819       836       654       909       821       796       771       878       863       881       778       830       804       900       730
dram[1]:        907       742       748       762       743       798       794       798       796       817       847       804       742       805       772       780
dram[2]:        688       713       845       930       844       787       802       816       800       793       883       764       998       827       969       741
dram[3]:        716       737       719       834       834       829       788       806       867       827       741       776       792       834       807       839
dram[4]:        865       769       879       842       879       850       846       846       832       853       792       970       812       802       746       886
dram[5]:        843       780       811       775       839       823       834       797       821       766       830       780       826       813       898       778

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=234749 n_act=722 n_pre=706 n_req=1835 n_rd=3144 n_write=318 bw_util=0.02889
n_activity=37264 dram_eff=0.1858
bk0: 108a 238515i bk1: 142a 238467i bk2: 148a 237685i bk3: 156a 237792i bk4: 212a 237726i bk5: 224a 237566i bk6: 274a 236868i bk7: 230a 237250i bk8: 224a 237299i bk9: 192a 237691i bk10: 304a 236103i bk11: 230a 236897i bk12: 170a 238003i bk13: 170a 238073i bk14: 196a 237985i bk15: 164a 238177i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0523496
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=235148 n_act=660 n_pre=644 n_req=1686 n_rd=2936 n_write=251 bw_util=0.0266
n_activity=34926 dram_eff=0.1825
bk0: 136a 238407i bk1: 118a 238576i bk2: 134a 238103i bk3: 146a 237910i bk4: 182a 238223i bk5: 162a 238327i bk6: 224a 237684i bk7: 220a 237818i bk8: 226a 237545i bk9: 240a 237358i bk10: 238a 237250i bk11: 244a 236964i bk12: 168a 237955i bk13: 168a 238150i bk14: 150a 238305i bk15: 180a 238025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0209983
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=235204 n_act=633 n_pre=617 n_req=1694 n_rd=2908 n_write=277 bw_util=0.02658
n_activity=33416 dram_eff=0.1906
bk0: 106a 238648i bk1: 108a 238689i bk2: 142a 237914i bk3: 194a 237294i bk4: 186a 238000i bk5: 172a 238286i bk6: 210a 237878i bk7: 246a 237097i bk8: 208a 237373i bk9: 222a 237436i bk10: 236a 237170i bk11: 250a 236534i bk12: 164a 238119i bk13: 164a 237953i bk14: 148a 238406i bk15: 152a 238498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0540146
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=235030 n_act=677 n_pre=661 n_req=1728 n_rd=3000 n_write=271 bw_util=0.0273
n_activity=35321 dram_eff=0.1852
bk0: 94a 238762i bk1: 130a 238619i bk2: 144a 238097i bk3: 148a 237654i bk4: 200a 237969i bk5: 220a 237770i bk6: 240a 237378i bk7: 228a 237416i bk8: 202a 237495i bk9: 274a 236928i bk10: 220a 237497i bk11: 212a 237167i bk12: 182a 237998i bk13: 162a 238117i bk14: 196a 237951i bk15: 148a 238424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0270949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=234807 n_act=690 n_pre=674 n_req=1830 n_rd=3180 n_write=288 bw_util=0.02894
n_activity=36402 dram_eff=0.1905
bk0: 126a 238433i bk1: 140a 238382i bk2: 200a 237233i bk3: 144a 237855i bk4: 206a 237705i bk5: 222a 237538i bk6: 256a 237251i bk7: 200a 237824i bk8: 236a 237316i bk9: 256a 237185i bk10: 250a 236514i bk11: 214a 237670i bk12: 214a 237641i bk13: 186a 237866i bk14: 178a 237845i bk15: 152a 238617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0611086
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239639 n_nop=235030 n_act=670 n_pre=654 n_req=1737 n_rd=3000 n_write=285 bw_util=0.02742
n_activity=35571 dram_eff=0.1847
bk0: 118a 238655i bk1: 124a 238559i bk2: 182a 237759i bk3: 164a 237603i bk4: 194a 238084i bk5: 184a 238001i bk6: 220a 237597i bk7: 226a 237447i bk8: 218a 237493i bk9: 272a 237017i bk10: 250a 236844i bk11: 232a 237176i bk12: 154a 238238i bk13: 164a 238088i bk14: 164a 238323i bk15: 134a 238490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0307212

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20269, Miss = 818, Miss_rate = 0.040, Pending_hits = 15, Reservation_fails = 228
L2_cache_bank[1]: Access = 19767, Miss = 754, Miss_rate = 0.038, Pending_hits = 13, Reservation_fails = 173
L2_cache_bank[2]: Access = 19982, Miss = 729, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 102
L2_cache_bank[3]: Access = 20435, Miss = 739, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[4]: Access = 20015, Miss = 700, Miss_rate = 0.035, Pending_hits = 18, Reservation_fails = 179
L2_cache_bank[5]: Access = 20992, Miss = 754, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 110
L2_cache_bank[6]: Access = 20185, Miss = 739, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 20102, Miss = 761, Miss_rate = 0.038, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 20449, Miss = 833, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 156
L2_cache_bank[9]: Access = 20247, Miss = 757, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 140
L2_cache_bank[10]: Access = 20508, Miss = 750, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 20032, Miss = 750, Miss_rate = 0.037, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 242983
L2_total_cache_misses = 9084
L2_total_cache_miss_rate = 0.0374
L2_total_cache_pending_hits = 111
L2_total_cache_reservation_fails = 1088
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 482
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=757549
icnt_total_pkts_simt_to_mem=357424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.3236
	minimum = 6
	maximum = 540
Network latency average = 36.3493
	minimum = 6
	maximum = 447
Slowest packet = 44728
Flit latency average = 27.2155
	minimum = 6
	maximum = 446
Slowest flit = 730068
Fragmentation average = 0.118392
	minimum = 0
	maximum = 349
Injected packet rate average = 0.114893
	minimum = 0.0930152 (at node 13)
	maximum = 0.132091 (at node 25)
Accepted packet rate average = 0.114893
	minimum = 0.0930152 (at node 13)
	maximum = 0.132091 (at node 25)
Injected flit rate average = 0.266803
	minimum = 0.134966 (at node 13)
	maximum = 0.424656 (at node 24)
Accepted flit rate average= 0.266803
	minimum = 0.182983 (at node 20)
	maximum = 0.388274 (at node 14)
Injected packet length average = 2.32218
Accepted packet length average = 2.32218
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.9414 (7 samples)
	minimum = 6 (7 samples)
	maximum = 183 (7 samples)
Network latency average = 17.2561 (7 samples)
	minimum = 6 (7 samples)
	maximum = 139.857 (7 samples)
Flit latency average = 15.8423 (7 samples)
	minimum = 6 (7 samples)
	maximum = 137.714 (7 samples)
Fragmentation average = 0.0169132 (7 samples)
	minimum = 0 (7 samples)
	maximum = 49.8571 (7 samples)
Injected packet rate average = 0.0483871 (7 samples)
	minimum = 0.0323578 (7 samples)
	maximum = 0.109464 (7 samples)
Accepted packet rate average = 0.0483871 (7 samples)
	minimum = 0.0323578 (7 samples)
	maximum = 0.109464 (7 samples)
Injected flit rate average = 0.0991975 (7 samples)
	minimum = 0.051208 (7 samples)
	maximum = 0.201719 (7 samples)
Accepted flit rate average = 0.0991975 (7 samples)
	minimum = 0.0628782 (7 samples)
	maximum = 0.242759 (7 samples)
Injected packet size average = 2.05008 (7 samples)
Accepted packet size average = 2.05008 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 50258 (inst/sec)
gpgpu_simulation_rate = 1952 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,181549)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,181549)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,181549)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,181549)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,0,0) tid=(414,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(318,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 182049  inst.: 4932444 (ipc=516.7) sim_rate=52472 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:02:55 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(17,0,0) tid=(286,0,0)
GPGPU-Sim uArch: cycles simulated: 182549  inst.: 4997535 (ipc=323.5) sim_rate=52605 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:02:56 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1542,181549), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1543,181549)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(34,0,0) tid=(456,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1580,181549), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1581,181549)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1587,181549), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1588,181549)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1596,181549), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1597,181549)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1743,181549), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1744,181549)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1774,181549), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1775,181549)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1781,181549), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1782,181549)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1788,181549), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1789,181549)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1798,181549), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1799,181549)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1809,181549), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1810,181549)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1950,181549), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1951,181549)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2035,181549), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2036,181549)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2041,181549), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2042,181549)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2059,181549), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2060,181549)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2079,181549), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2080,181549)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(24,0,0) tid=(499,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2093,181549), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2094,181549)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2140,181549), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2141,181549)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2247,181549), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2248,181549)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2317,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2342,181549), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 184049  inst.: 5251673 (ipc=231.0) sim_rate=54704 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:02:57 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(57,0,0) tid=(419,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2570,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2637,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2657,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2689,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2706,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2976,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3047,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3119,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3170,181549), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(33,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3285,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3305,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3361,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3385,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3478,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3514,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3637,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3694,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3694,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3820,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3832,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3838,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3850,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3862,181549), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3871,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3880,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3960,181549), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 185549  inst.: 5397438 (ipc=180.8) sim_rate=55643 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:02:58 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4002,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4009,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4024,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4039,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4042,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4054,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4098,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4101,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4128,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4136,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4150,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4162,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4175,181549), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4193,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4295,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4331,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4402,181549), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4403
gpu_sim_insn = 731316
gpu_ipc =     166.0949
gpu_tot_sim_cycle = 185952
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      29.0687
gpu_tot_issued_cta = 504
gpu_stall_dramfull = 453351
gpu_stall_icnt2sh    = 1041920
gpu_total_sim_rate=55725

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 368525
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 22393, Miss = 16539, Miss_rate = 0.739, Pending_hits = 1691, Reservation_fails = 111779
	L1D_cache_core[1]: Access = 20768, Miss = 15408, Miss_rate = 0.742, Pending_hits = 1655, Reservation_fails = 104043
	L1D_cache_core[2]: Access = 20937, Miss = 15359, Miss_rate = 0.734, Pending_hits = 1712, Reservation_fails = 104181
	L1D_cache_core[3]: Access = 21602, Miss = 16150, Miss_rate = 0.748, Pending_hits = 1697, Reservation_fails = 109558
	L1D_cache_core[4]: Access = 20234, Miss = 15089, Miss_rate = 0.746, Pending_hits = 1645, Reservation_fails = 103758
	L1D_cache_core[5]: Access = 24020, Miss = 18469, Miss_rate = 0.769, Pending_hits = 1860, Reservation_fails = 117116
	L1D_cache_core[6]: Access = 22530, Miss = 16612, Miss_rate = 0.737, Pending_hits = 1784, Reservation_fails = 110037
	L1D_cache_core[7]: Access = 22760, Miss = 16789, Miss_rate = 0.738, Pending_hits = 1830, Reservation_fails = 111546
	L1D_cache_core[8]: Access = 21521, Miss = 15790, Miss_rate = 0.734, Pending_hits = 1727, Reservation_fails = 107497
	L1D_cache_core[9]: Access = 21580, Miss = 15938, Miss_rate = 0.739, Pending_hits = 1754, Reservation_fails = 109557
	L1D_cache_core[10]: Access = 23561, Miss = 17720, Miss_rate = 0.752, Pending_hits = 1836, Reservation_fails = 117568
	L1D_cache_core[11]: Access = 21008, Miss = 15619, Miss_rate = 0.743, Pending_hits = 1724, Reservation_fails = 103842
	L1D_cache_core[12]: Access = 21101, Miss = 15576, Miss_rate = 0.738, Pending_hits = 1647, Reservation_fails = 106822
	L1D_cache_core[13]: Access = 20383, Miss = 14920, Miss_rate = 0.732, Pending_hits = 1643, Reservation_fails = 102412
	L1D_cache_core[14]: Access = 24941, Miss = 18844, Miss_rate = 0.756, Pending_hits = 2015, Reservation_fails = 116699
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 244822
	L1D_total_cache_miss_rate = 0.7434
	L1D_total_cache_pending_hits = 26220
	L1D_total_cache_reservation_fails = 1636415
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56055
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26082
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1179471
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 456944
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366503
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1176, 1092, 2053, 1137, 1569, 1150, 1137, 1608, 1634, 1176, 1163, 1582, 1528, 1150, 705, 1593, 690, 651, 690, 1567, 690, 677, 675, 1057, 631, 1035, 1495, 655, 670, 1022, 657, 657, 604, 557, 604, 604, 589, 1010, 617, 604, 1010, 1034, 146, 617, 533, 604, 1036, 604, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1806803
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128868
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1806803
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3000994	W0_Idle:320879	W0_Scoreboard:936098	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1030944 {8:128868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17526048 {136:128868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 193 
maxdqlatency = 0 
maxmflatency = 998 
averagemflatency = 370 
max_icnt2mem_latency = 767 
max_icnt2sh_latency = 185951 
mrq_lat_table:8656 	306 	290 	560 	716 	258 	103 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42882 	173646 	30689 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27846 	10742 	19608 	69387 	74433 	45033 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8553 	57666 	58718 	3909 	37 	0 	0 	1 	6 	22 	452 	8705 	23084 	47706 	38358 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         7        14        14        32        32        27        23        47        27        23        53         6         8        19         9 
dram[1]:         7         9        14        14        31        31        28        33        46        29        35        31         8         9         6         7 
dram[2]:         4         8        14        14        31        29        40        25        43        56        51        31        10         6        16        15 
dram[3]:         6        11        14        16        34        29        24        23        46        55        53        46        11         6         7         8 
dram[4]:         6         6        14        16        33        28        25        28        40        56        52        50        12         6        17        15 
dram[5]:        10         6        14        16        33        28        30        29        45        36        45        46         8         9         8         6 
maximum service time to same row:
dram[0]:     29216     19016     12861     14893     18204     14810     17052     26907     16329     20434     32113     30044     26444     19606     10403     20899 
dram[1]:     17906     34172     20455     17759     30931     16336     22436     23906     24687     22519     20203     12025     15112     18119     21139     18096 
dram[2]:     31531     28880     22594     13884     12619     24303     20475     19147     27826     19147     14201     10173     28287     36420     18853     26559 
dram[3]:     22160     28803     17306     19559     22546     14164     24212     20363     20237     12821     30480     26770     25715     33250     16149     20433 
dram[4]:     12663     19853     10047     27509     11318     14744     16892     26691     29195      9444     15232     31822     18445     20927     22228     30529 
dram[5]:     21895     31429     28935     11159     29428     31956     19677     18926     22880     22725     14504     17030     38397     34598     16719     51959 
average row accesses per activate:
dram[0]:  1.741935  2.366667  2.372549  2.489362  2.333333  2.240741  2.689655  3.435897  3.921053  4.290323  2.573171  3.444444  1.977778  2.170732  2.227273  2.157895 
dram[1]:  1.888889  2.034483  3.048780  2.520833  2.594594  2.575758  3.300000  4.233333  3.311111  3.347826  3.250000  2.754386  1.872340  2.282051  1.973684  1.956522 
dram[2]:  1.892857  2.076923  2.382979  2.015152  2.552632  3.296296  4.032258  2.823529  3.684211  4.515152  3.122449  3.034483  2.150000  2.000000  2.387097  2.923077 
dram[3]:  1.740741  2.600000  2.951220  2.622642  2.547619  2.354167  2.745098  2.934783  3.317073  3.259259  3.487805  2.958333  2.309524  2.024390  2.085106  2.466667 
dram[4]:  1.909091  2.258065  2.030769  2.829268  2.156863  2.622222  3.125000  5.086957  3.488889  3.510638  2.770492  4.862069  2.074074  2.020833  1.934783  3.304348 
dram[5]:  2.107143  2.000000  2.727273  2.618182  2.783784  2.325581  3.486486  3.250000  3.380952  3.181818  3.000000  3.347826  2.250000  2.023256  2.216216  2.161290 
average row locality = 10940/4053 = 2.699235
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        71        84        87       106       112       137       115       112        96       152       115        85        85        98        82 
dram[1]:        68        59        79        84        92        81       112       110       113       120       119       122        84        84        75        90 
dram[2]:        53        54        80       104        93        86       105       123       104       111       118       125        82        82        74        76 
dram[3]:        47        65        83        88       100       110       120       114       101       137       110       106        91        81        98        74 
dram[4]:        63        70       108        82       103       111       128       100       118       128       125       107       107        93        89        76 
dram[5]:        59        62       103        95        97        93       110       113       109       136       125       116        77        82        82        67 
total reads: 9212
bank skew: 152/47 = 3.23
chip skew: 1608/1470 = 1.09
number of total write accesses:
dram[0]:         0         0        37        30         6         9        19        19        37        37        59        40         4         4         0         0 
dram[1]:         0         0        46        37         4         4        20        17        36        34        37        35         4         5         0         0 
dram[2]:         0         0        32        29         4         3        20        21        36        38        35        51         4         6         0         0 
dram[3]:         0         0        38        51         7         3        20        21        35        39        33        36         6         2         0         0 
dram[4]:         0         0        24        34         7         7        22        17        39        37        44        34         5         4         0         0 
dram[5]:         0         0        47        49         6         7        19        17        33        39        40        38         4         5         0         0 
total reads: 1728
min_bank_accesses = 0!
chip skew: 304/274 = 1.11
average mf latency per bank:
dram[0]:       3076      2777      2382      2208     20489     17986     13225     12884      8227      7002      5441      6280      4479      3784      3054      2978
dram[1]:       3022      3099      1739      2068     22534     28277     13944     15628      7500      8328      6673      7249      4291      4223      3154      3256
dram[2]:       3331      2835      2255      1974     24461     25318     14802     13141      7653      7506      7147      5600      3991     12039      3267      3064
dram[3]:       3513      2899      2025      1891     21786     21737     13264     13448      7851      6930      7554      7587      4021      4115      2890      3107
dram[4]:       3909      3064      2521      2028     22604     20563     13790     16498      7682      7140      6596      7899      3830      3637      3229      3159
dram[5]:       3637      3315      1932      2007     24172     23556     14655     14420      8224      6919      7063      6991      4774      3815      3479      2808
maximum mf latency per bank:
dram[0]:        835       819       836       654       909       821       796       771       878       863       881       778       830       804       900       730
dram[1]:        907       742       748       762       743       798       794       798       796       817       847       804       742       805       772       780
dram[2]:        688       713       845       930       844       787       802       816       800       793       883       764       998       827       969       741
dram[3]:        716       737       719       834       834       829       788       806       867       827       741       776       792       834       807       839
dram[4]:        865       769       879       842       879       850       846       846       832       853       792       970       812       802       746       886
dram[5]:        843       780       811       775       839       823       834       797       821       766       830       780       826       813       898       778

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245450 n_nop=240484 n_act=722 n_pre=706 n_req=1892 n_rd=3182 n_write=356 bw_util=0.02883
n_activity=37829 dram_eff=0.1871
bk0: 108a 244326i bk1: 142a 244278i bk2: 168a 243239i bk3: 174a 243379i bk4: 212a 243537i bk5: 224a 243377i bk6: 274a 242679i bk7: 230a 243061i bk8: 224a 243110i bk9: 192a 243502i bk10: 304a 241914i bk11: 230a 242708i bk12: 170a 243814i bk13: 170a 243884i bk14: 196a 243796i bk15: 164a 243988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0548543
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245450 n_nop=240850 n_act=660 n_pre=644 n_req=1771 n_rd=2984 n_write=312 bw_util=0.02686
n_activity=35710 dram_eff=0.1846
bk0: 136a 244218i bk1: 118a 244387i bk2: 158a 243528i bk3: 168a 243423i bk4: 184a 244008i bk5: 162a 244138i bk6: 224a 243495i bk7: 220a 243629i bk8: 226a 243356i bk9: 240a 243169i bk10: 238a 243061i bk11: 244a 242775i bk12: 168a 243766i bk13: 168a 243961i bk14: 150a 244116i bk15: 180a 243836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.025272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245450 n_nop=240944 n_act=633 n_pre=617 n_req=1749 n_rd=2940 n_write=316 bw_util=0.02653
n_activity=33959 dram_eff=0.1918
bk0: 106a 244459i bk1: 108a 244500i bk2: 160a 243506i bk3: 208a 242886i bk4: 186a 243811i bk5: 172a 244097i bk6: 210a 243689i bk7: 246a 242908i bk8: 208a 243184i bk9: 222a 243247i bk10: 236a 242981i bk11: 250a 242345i bk12: 164a 243930i bk13: 164a 243764i bk14: 148a 244217i bk15: 152a 244309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0563455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245450 n_nop=240728 n_act=677 n_pre=661 n_req=1816 n_rd=3050 n_write=334 bw_util=0.02757
n_activity=36147 dram_eff=0.1872
bk0: 94a 244573i bk1: 130a 244430i bk2: 166a 243574i bk3: 176a 243010i bk4: 200a 243780i bk5: 220a 243581i bk6: 240a 243189i bk7: 228a 243227i bk8: 202a 243306i bk9: 274a 242739i bk10: 220a 243308i bk11: 212a 242978i bk12: 182a 243809i bk13: 162a 243928i bk14: 196a 243762i bk15: 148a 244235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0348543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245450 n_nop=240548 n_act=690 n_pre=674 n_req=1882 n_rd=3216 n_write=322 bw_util=0.02883
n_activity=36993 dram_eff=0.1913
bk0: 126a 244244i bk1: 140a 244193i bk2: 216a 242876i bk3: 164a 243454i bk4: 206a 243516i bk5: 222a 243349i bk6: 256a 243062i bk7: 200a 243635i bk8: 236a 243127i bk9: 256a 242996i bk10: 250a 242325i bk11: 214a 243481i bk12: 214a 243452i bk13: 186a 243677i bk14: 178a 243656i bk15: 152a 244428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0607945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245450 n_nop=240720 n_act=671 n_pre=655 n_req=1830 n_rd=3052 n_write=352 bw_util=0.02774
n_activity=36373 dram_eff=0.1872
bk0: 118a 244466i bk1: 124a 244370i bk2: 206a 243158i bk3: 190a 242970i bk4: 194a 243895i bk5: 186a 243785i bk6: 220a 243408i bk7: 226a 243258i bk8: 218a 243304i bk9: 272a 242828i bk10: 250a 242655i bk11: 232a 242987i bk12: 154a 244049i bk13: 164a 243899i bk14: 164a 244134i bk15: 134a 244301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0433856

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20544, Miss = 828, Miss_rate = 0.040, Pending_hits = 25, Reservation_fails = 228
L2_cache_bank[1]: Access = 20043, Miss = 763, Miss_rate = 0.038, Pending_hits = 22, Reservation_fails = 173
L2_cache_bank[2]: Access = 20256, Miss = 742, Miss_rate = 0.037, Pending_hits = 31, Reservation_fails = 102
L2_cache_bank[3]: Access = 20710, Miss = 750, Miss_rate = 0.036, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 20290, Miss = 709, Miss_rate = 0.035, Pending_hits = 29, Reservation_fails = 179
L2_cache_bank[5]: Access = 22266, Miss = 761, Miss_rate = 0.034, Pending_hits = 22, Reservation_fails = 110
L2_cache_bank[6]: Access = 20462, Miss = 750, Miss_rate = 0.037, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 20386, Miss = 775, Miss_rate = 0.038, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 20724, Miss = 841, Miss_rate = 0.041, Pending_hits = 10, Reservation_fails = 156
L2_cache_bank[9]: Access = 20525, Miss = 767, Miss_rate = 0.037, Pending_hits = 16, Reservation_fails = 140
L2_cache_bank[10]: Access = 20787, Miss = 762, Miss_rate = 0.037, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 20314, Miss = 764, Miss_rate = 0.038, Pending_hits = 32, Reservation_fails = 0
L2_total_cache_accesses = 247307
L2_total_cache_misses = 9212
L2_total_cache_miss_rate = 0.0372
L2_total_cache_pending_hits = 285
L2_total_cache_reservation_fails = 1088
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120857
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 482
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116870
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.270
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=763169
icnt_total_pkts_simt_to_mem=365748
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 53.2203
	minimum = 6
	maximum = 312
Network latency average = 29.367
	minimum = 6
	maximum = 182
Slowest packet = 486371
Flit latency average = 33.3974
	minimum = 6
	maximum = 181
Slowest flit = 1117936
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.072745
	minimum = 0.0472405 (at node 1)
	maximum = 0.289348 (at node 20)
Accepted packet rate average = 0.072745
	minimum = 0.0472405 (at node 1)
	maximum = 0.289348 (at node 20)
Injected flit rate average = 0.117294
	minimum = 0.0831251 (at node 24)
	maximum = 0.312968 (at node 20)
Accepted flit rate average= 0.117294
	minimum = 0.0617761 (at node 1)
	maximum = 0.572791 (at node 20)
Injected packet length average = 1.6124
Accepted packet length average = 1.6124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.3512 (8 samples)
	minimum = 6 (8 samples)
	maximum = 199.125 (8 samples)
Network latency average = 18.77 (8 samples)
	minimum = 6 (8 samples)
	maximum = 145.125 (8 samples)
Flit latency average = 18.0367 (8 samples)
	minimum = 6 (8 samples)
	maximum = 143.125 (8 samples)
Fragmentation average = 0.0147991 (8 samples)
	minimum = 0 (8 samples)
	maximum = 43.625 (8 samples)
Injected packet rate average = 0.0514319 (8 samples)
	minimum = 0.0342182 (8 samples)
	maximum = 0.13195 (8 samples)
Accepted packet rate average = 0.0514319 (8 samples)
	minimum = 0.0342182 (8 samples)
	maximum = 0.13195 (8 samples)
Injected flit rate average = 0.10146 (8 samples)
	minimum = 0.0551977 (8 samples)
	maximum = 0.215625 (8 samples)
Accepted flit rate average = 0.10146 (8 samples)
	minimum = 0.0627404 (8 samples)
	maximum = 0.284013 (8 samples)
Injected packet size average = 1.9727 (8 samples)
Accepted packet size average = 1.9727 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 37 sec (97 sec)
gpgpu_simulation_rate = 55725 (inst/sec)
gpgpu_simulation_rate = 1917 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,185952)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,185952)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,185952)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,185952)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(10,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,0,0) tid=(507,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(16,0,0) tid=(421,0,0)
GPGPU-Sim uArch: cycles simulated: 186452  inst.: 5634811 (ipc=458.8) sim_rate=57498 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:02:59 2016
GPGPU-Sim uArch: cycles simulated: 188452  inst.: 5701246 (ipc=118.3) sim_rate=57588 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:03:00 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(7,0,0) tid=(339,0,0)
GPGPU-Sim uArch: cycles simulated: 190452  inst.: 5722449 (ipc=70.5) sim_rate=57224 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:03:01 2016
GPGPU-Sim uArch: cycles simulated: 191952  inst.: 5742524 (ipc=56.2) sim_rate=56856 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:03:02 2016
GPGPU-Sim uArch: cycles simulated: 193952  inst.: 5764052 (ipc=44.8) sim_rate=56510 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:03:03 2016
GPGPU-Sim uArch: cycles simulated: 195952  inst.: 5785346 (ipc=38.0) sim_rate=56168 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:03:04 2016
GPGPU-Sim uArch: cycles simulated: 197952  inst.: 5807254 (ipc=33.5) sim_rate=55838 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:03:05 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 199452  inst.: 5822188 (ipc=30.9) sim_rate=55449 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:03:06 2016
GPGPU-Sim uArch: cycles simulated: 201452  inst.: 5844898 (ipc=28.4) sim_rate=55140 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:03:07 2016
GPGPU-Sim uArch: cycles simulated: 203452  inst.: 5864816 (ipc=26.3) sim_rate=54811 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:03:08 2016
GPGPU-Sim uArch: cycles simulated: 205452  inst.: 5885496 (ipc=24.6) sim_rate=54495 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:03:09 2016
GPGPU-Sim uArch: cycles simulated: 206952  inst.: 5901631 (ipc=23.6) sim_rate=54143 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:03:10 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(3,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 208952  inst.: 5922483 (ipc=22.5) sim_rate=53840 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:03:11 2016
GPGPU-Sim uArch: cycles simulated: 210952  inst.: 5943941 (ipc=21.5) sim_rate=53549 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:03:12 2016
GPGPU-Sim uArch: cycles simulated: 212952  inst.: 5965299 (ipc=20.7) sim_rate=53261 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:03:13 2016
GPGPU-Sim uArch: cycles simulated: 214452  inst.: 5981785 (ipc=20.2) sim_rate=52936 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:03:14 2016
GPGPU-Sim uArch: cycles simulated: 216452  inst.: 6001288 (ipc=19.5) sim_rate=52642 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:03:15 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(9,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 218452  inst.: 6022750 (ipc=19.0) sim_rate=52371 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:03:16 2016
GPGPU-Sim uArch: cycles simulated: 220452  inst.: 6043106 (ipc=18.5) sim_rate=52095 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:03:17 2016
GPGPU-Sim uArch: cycles simulated: 221952  inst.: 6058088 (ipc=18.1) sim_rate=51778 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:03:18 2016
GPGPU-Sim uArch: cycles simulated: 223952  inst.: 6077790 (ipc=17.7) sim_rate=51506 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:03:19 2016
GPGPU-Sim uArch: cycles simulated: 225952  inst.: 6098805 (ipc=17.3) sim_rate=51250 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:03:20 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(13,0,0) tid=(137,0,0)
GPGPU-Sim uArch: cycles simulated: 227952  inst.: 6118618 (ipc=17.0) sim_rate=50988 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:03:21 2016
GPGPU-Sim uArch: cycles simulated: 229452  inst.: 6134720 (ipc=16.8) sim_rate=50700 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:03:22 2016
GPGPU-Sim uArch: cycles simulated: 231452  inst.: 6153622 (ipc=16.4) sim_rate=50439 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:03:23 2016
GPGPU-Sim uArch: cycles simulated: 233452  inst.: 6174589 (ipc=16.2) sim_rate=50199 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:03:24 2016
GPGPU-Sim uArch: cycles simulated: 235452  inst.: 6195862 (ipc=16.0) sim_rate=49966 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:03:25 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,0,0) tid=(344,0,0)
GPGPU-Sim uArch: cycles simulated: 237452  inst.: 6217420 (ipc=15.8) sim_rate=49739 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:03:26 2016
GPGPU-Sim uArch: cycles simulated: 238952  inst.: 6233136 (ipc=15.6) sim_rate=49469 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:03:27 2016
GPGPU-Sim uArch: cycles simulated: 240952  inst.: 6254567 (ipc=15.4) sim_rate=49248 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:03:28 2016
GPGPU-Sim uArch: cycles simulated: 242952  inst.: 6274468 (ipc=15.2) sim_rate=49019 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:03:29 2016
GPGPU-Sim uArch: cycles simulated: 244952  inst.: 6293084 (ipc=15.0) sim_rate=48783 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:03:30 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(23,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 246452  inst.: 6310942 (ipc=15.0) sim_rate=48545 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:03:31 2016
GPGPU-Sim uArch: cycles simulated: 248452  inst.: 6331177 (ipc=14.8) sim_rate=48329 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:03:32 2016
GPGPU-Sim uArch: cycles simulated: 250452  inst.: 6350028 (ipc=14.6) sim_rate=48106 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:03:33 2016
GPGPU-Sim uArch: cycles simulated: 252452  inst.: 6371978 (ipc=14.5) sim_rate=47909 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:03:34 2016
GPGPU-Sim uArch: cycles simulated: 253952  inst.: 6387680 (ipc=14.4) sim_rate=47669 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:03:35 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 255952  inst.: 6407899 (ipc=14.3) sim_rate=47465 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:03:36 2016
GPGPU-Sim uArch: cycles simulated: 257952  inst.: 6428496 (ipc=14.2) sim_rate=47268 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:03:37 2016
GPGPU-Sim uArch: cycles simulated: 259952  inst.: 6448925 (ipc=14.1) sim_rate=47072 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:03:38 2016
GPGPU-Sim uArch: cycles simulated: 261452  inst.: 6463889 (ipc=14.0) sim_rate=46839 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:03:39 2016
GPGPU-Sim uArch: cycles simulated: 263452  inst.: 6485869 (ipc=13.9) sim_rate=46660 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:03:40 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(12,0,0) tid=(405,0,0)
GPGPU-Sim uArch: cycles simulated: 265452  inst.: 6508011 (ipc=13.9) sim_rate=46485 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:03:41 2016
GPGPU-Sim uArch: cycles simulated: 266952  inst.: 6526350 (ipc=13.8) sim_rate=46286 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:03:42 2016
GPGPU-Sim uArch: cycles simulated: 268952  inst.: 6548272 (ipc=13.8) sim_rate=46114 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:03:43 2016
GPGPU-Sim uArch: cycles simulated: 270952  inst.: 6572791 (ipc=13.7) sim_rate=45963 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:03:44 2016
GPGPU-Sim uArch: cycles simulated: 272452  inst.: 6590877 (ipc=13.7) sim_rate=45769 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:03:45 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(26,0,0) tid=(265,0,0)
GPGPU-Sim uArch: cycles simulated: 274452  inst.: 6613411 (ipc=13.6) sim_rate=45609 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:03:46 2016
GPGPU-Sim uArch: cycles simulated: 275952  inst.: 6633598 (ipc=13.6) sim_rate=45435 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:03:47 2016
GPGPU-Sim uArch: cycles simulated: 277952  inst.: 6656665 (ipc=13.6) sim_rate=45283 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:03:48 2016
GPGPU-Sim uArch: cycles simulated: 279452  inst.: 6673394 (ipc=13.6) sim_rate=45090 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:03:49 2016
GPGPU-Sim uArch: cycles simulated: 281452  inst.: 6696065 (ipc=13.5) sim_rate=44940 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:03:50 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(23,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 283452  inst.: 6722355 (ipc=13.5) sim_rate=44815 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:03:51 2016
GPGPU-Sim uArch: cycles simulated: 284952  inst.: 6740890 (ipc=13.5) sim_rate=44641 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:03:52 2016
GPGPU-Sim uArch: cycles simulated: 286952  inst.: 6767055 (ipc=13.5) sim_rate=44520 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:03:53 2016
GPGPU-Sim uArch: cycles simulated: 288952  inst.: 6790392 (ipc=13.4) sim_rate=44381 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:03:54 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(32,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 290452  inst.: 6812218 (ipc=13.5) sim_rate=44235 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:03:55 2016
GPGPU-Sim uArch: cycles simulated: 292452  inst.: 6832297 (ipc=13.4) sim_rate=44079 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:03:56 2016
GPGPU-Sim uArch: cycles simulated: 294452  inst.: 6856792 (ipc=13.4) sim_rate=43953 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:03:57 2016
GPGPU-Sim uArch: cycles simulated: 296452  inst.: 6878981 (ipc=13.3) sim_rate=43815 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:03:58 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(20,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 297952  inst.: 6895811 (ipc=13.3) sim_rate=43644 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:03:59 2016
GPGPU-Sim uArch: cycles simulated: 299952  inst.: 6918522 (ipc=13.3) sim_rate=43512 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:04:00 2016
GPGPU-Sim uArch: cycles simulated: 301952  inst.: 6941069 (ipc=13.2) sim_rate=43381 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:04:01 2016
GPGPU-Sim uArch: cycles simulated: 303952  inst.: 6963345 (ipc=13.2) sim_rate=43250 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:04:02 2016
GPGPU-Sim uArch: cycles simulated: 305952  inst.: 6986132 (ipc=13.2) sim_rate=43124 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:04:03 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(36,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 307452  inst.: 7002476 (ipc=13.1) sim_rate=42959 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:04:04 2016
GPGPU-Sim uArch: cycles simulated: 309452  inst.: 7028247 (ipc=13.1) sim_rate=42855 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:04:05 2016
GPGPU-Sim uArch: cycles simulated: 311452  inst.: 7051019 (ipc=13.1) sim_rate=42733 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:04:06 2016
GPGPU-Sim uArch: cycles simulated: 312952  inst.: 7064135 (ipc=13.1) sim_rate=42555 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:04:07 2016
GPGPU-Sim uArch: cycles simulated: 314952  inst.: 7085363 (ipc=13.0) sim_rate=42427 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:04:08 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(36,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 316952  inst.: 7108391 (ipc=13.0) sim_rate=42311 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:04:09 2016
GPGPU-Sim uArch: cycles simulated: 318452  inst.: 7124319 (ipc=13.0) sim_rate=42155 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:04:10 2016
GPGPU-Sim uArch: cycles simulated: 320452  inst.: 7148391 (ipc=13.0) sim_rate=42049 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:04:11 2016
GPGPU-Sim uArch: cycles simulated: 321952  inst.: 7163750 (ipc=12.9) sim_rate=41893 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:04:12 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(34,0,0) tid=(467,0,0)
GPGPU-Sim uArch: cycles simulated: 323952  inst.: 7185624 (ipc=12.9) sim_rate=41776 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:04:13 2016
GPGPU-Sim uArch: cycles simulated: 325452  inst.: 7202988 (ipc=12.9) sim_rate=41635 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:04:14 2016
GPGPU-Sim uArch: cycles simulated: 327452  inst.: 7223579 (ipc=12.8) sim_rate=41514 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:04:15 2016
GPGPU-Sim uArch: cycles simulated: 328952  inst.: 7240278 (ipc=12.8) sim_rate=41373 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:04:16 2016
GPGPU-Sim uArch: cycles simulated: 330952  inst.: 7263743 (ipc=12.8) sim_rate=41271 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:04:17 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(23,0,0) tid=(413,0,0)
GPGPU-Sim uArch: cycles simulated: 332952  inst.: 7285003 (ipc=12.8) sim_rate=41158 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:04:18 2016
GPGPU-Sim uArch: cycles simulated: 334952  inst.: 7303984 (ipc=12.7) sim_rate=41033 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:04:19 2016
GPGPU-Sim uArch: cycles simulated: 336952  inst.: 7325294 (ipc=12.7) sim_rate=40923 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:04:20 2016
GPGPU-Sim uArch: cycles simulated: 338452  inst.: 7341717 (ipc=12.7) sim_rate=40787 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:04:21 2016
GPGPU-Sim uArch: cycles simulated: 340452  inst.: 7364479 (ipc=12.7) sim_rate=40687 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:04:22 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(43,0,0) tid=(286,0,0)
GPGPU-Sim uArch: cycles simulated: 342452  inst.: 7383254 (ipc=12.6) sim_rate=40567 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:04:23 2016
GPGPU-Sim uArch: cycles simulated: 344452  inst.: 7406191 (ipc=12.6) sim_rate=40470 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:04:24 2016
GPGPU-Sim uArch: cycles simulated: 346452  inst.: 7427534 (ipc=12.6) sim_rate=40367 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:04:25 2016
GPGPU-Sim uArch: cycles simulated: 347952  inst.: 7445145 (ipc=12.6) sim_rate=40244 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:04:26 2016
GPGPU-Sim uArch: cycles simulated: 349952  inst.: 7464332 (ipc=12.6) sim_rate=40130 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:04:27 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,0,0) tid=(314,0,0)
GPGPU-Sim uArch: cycles simulated: 351952  inst.: 7484932 (ipc=12.5) sim_rate=40026 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:04:28 2016
GPGPU-Sim uArch: cycles simulated: 353952  inst.: 7505471 (ipc=12.5) sim_rate=39922 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:04:29 2016
GPGPU-Sim uArch: cycles simulated: 355952  inst.: 7527542 (ipc=12.5) sim_rate=39828 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:04:30 2016
GPGPU-Sim uArch: cycles simulated: 357952  inst.: 7548191 (ipc=12.5) sim_rate=39727 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:04:31 2016
GPGPU-Sim uArch: cycles simulated: 359952  inst.: 7571129 (ipc=12.4) sim_rate=39639 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:04:32 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(35,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 361952  inst.: 7592087 (ipc=12.4) sim_rate=39542 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:04:33 2016
GPGPU-Sim uArch: cycles simulated: 363952  inst.: 7612896 (ipc=12.4) sim_rate=39445 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:04:34 2016
GPGPU-Sim uArch: cycles simulated: 365952  inst.: 7634568 (ipc=12.4) sim_rate=39353 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:04:35 2016
GPGPU-Sim uArch: cycles simulated: 367952  inst.: 7658130 (ipc=12.4) sim_rate=39272 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:04:36 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(43,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 369952  inst.: 7678561 (ipc=12.4) sim_rate=39176 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:04:37 2016
GPGPU-Sim uArch: cycles simulated: 371952  inst.: 7699191 (ipc=12.3) sim_rate=39082 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:04:38 2016
GPGPU-Sim uArch: cycles simulated: 373952  inst.: 7719757 (ipc=12.3) sim_rate=38988 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:04:39 2016
GPGPU-Sim uArch: cycles simulated: 375952  inst.: 7741864 (ipc=12.3) sim_rate=38903 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:04:40 2016
GPGPU-Sim uArch: cycles simulated: 377952  inst.: 7763549 (ipc=12.3) sim_rate=38817 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:04:41 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(38,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 379952  inst.: 7785073 (ipc=12.3) sim_rate=38731 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:04:42 2016
GPGPU-Sim uArch: cycles simulated: 381952  inst.: 7805612 (ipc=12.2) sim_rate=38641 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:04:43 2016
GPGPU-Sim uArch: cycles simulated: 383952  inst.: 7829480 (ipc=12.2) sim_rate=38568 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:04:44 2016
GPGPU-Sim uArch: cycles simulated: 385952  inst.: 7851512 (ipc=12.2) sim_rate=38487 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:04:45 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(33,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 388452  inst.: 7879826 (ipc=12.2) sim_rate=38438 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:04:46 2016
GPGPU-Sim uArch: cycles simulated: 390452  inst.: 7901104 (ipc=12.2) sim_rate=38354 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:04:47 2016
GPGPU-Sim uArch: cycles simulated: 392452  inst.: 7923921 (ipc=12.2) sim_rate=38279 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:04:48 2016
GPGPU-Sim uArch: cycles simulated: 394452  inst.: 7947334 (ipc=12.2) sim_rate=38208 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:04:49 2016
GPGPU-Sim uArch: cycles simulated: 396452  inst.: 7967949 (ipc=12.2) sim_rate=38124 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:04:50 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,0,0) tid=(492,0,0)
GPGPU-Sim uArch: cycles simulated: 398452  inst.: 7991438 (ipc=12.2) sim_rate=38054 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:04:51 2016
GPGPU-Sim uArch: cycles simulated: 400452  inst.: 8012124 (ipc=12.2) sim_rate=37972 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:04:52 2016
GPGPU-Sim uArch: cycles simulated: 402952  inst.: 8040142 (ipc=12.1) sim_rate=37925 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:04:53 2016
GPGPU-Sim uArch: cycles simulated: 404952  inst.: 8060519 (ipc=12.1) sim_rate=37842 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:04:54 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(27,0,0) tid=(240,0,0)
GPGPU-Sim uArch: cycles simulated: 406952  inst.: 8083064 (ipc=12.1) sim_rate=37771 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:04:55 2016
GPGPU-Sim uArch: cycles simulated: 408952  inst.: 8104572 (ipc=12.1) sim_rate=37695 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:04:56 2016
GPGPU-Sim uArch: cycles simulated: 410952  inst.: 8128404 (ipc=12.1) sim_rate=37631 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:04:57 2016
GPGPU-Sim uArch: cycles simulated: 413452  inst.: 8156236 (ipc=12.1) sim_rate=37586 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:04:58 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,0,0) tid=(433,0,0)
GPGPU-Sim uArch: cycles simulated: 415452  inst.: 8177890 (ipc=12.1) sim_rate=37513 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:04:59 2016
GPGPU-Sim uArch: cycles simulated: 417452  inst.: 8198219 (ipc=12.1) sim_rate=37434 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:05:00 2016
GPGPU-Sim uArch: cycles simulated: 419952  inst.: 8227255 (ipc=12.1) sim_rate=37396 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:05:01 2016
GPGPU-Sim uArch: cycles simulated: 421952  inst.: 8248890 (ipc=12.0) sim_rate=37325 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:05:02 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(40,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 423952  inst.: 8271085 (ipc=12.0) sim_rate=37257 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:05:03 2016
GPGPU-Sim uArch: cycles simulated: 425952  inst.: 8295391 (ipc=12.0) sim_rate=37199 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:05:04 2016
GPGPU-Sim uArch: cycles simulated: 428452  inst.: 8326254 (ipc=12.0) sim_rate=37170 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:05:05 2016
GPGPU-Sim uArch: cycles simulated: 430452  inst.: 8350059 (ipc=12.0) sim_rate=37111 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:05:06 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(21,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 432452  inst.: 8371381 (ipc=12.0) sim_rate=37041 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:05:07 2016
GPGPU-Sim uArch: cycles simulated: 434952  inst.: 8399983 (ipc=12.0) sim_rate=37004 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:05:08 2016
GPGPU-Sim uArch: cycles simulated: 436952  inst.: 8422158 (ipc=12.0) sim_rate=36939 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:05:09 2016
GPGPU-Sim uArch: cycles simulated: 439452  inst.: 8450628 (ipc=12.0) sim_rate=36902 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:05:10 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(357,0,0)
GPGPU-Sim uArch: cycles simulated: 441452  inst.: 8475443 (ipc=12.0) sim_rate=36849 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:05:11 2016
GPGPU-Sim uArch: cycles simulated: 443952  inst.: 8503756 (ipc=12.0) sim_rate=36812 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:05:12 2016
GPGPU-Sim uArch: cycles simulated: 445952  inst.: 8526782 (ipc=12.0) sim_rate=36753 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:05:13 2016
GPGPU-Sim uArch: cycles simulated: 448452  inst.: 8553970 (ipc=12.0) sim_rate=36712 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:05:14 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,0,0) tid=(484,0,0)
GPGPU-Sim uArch: cycles simulated: 450452  inst.: 8576649 (ipc=12.0) sim_rate=36652 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:05:15 2016
GPGPU-Sim uArch: cycles simulated: 452952  inst.: 8602234 (ipc=12.0) sim_rate=36605 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:05:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (267141,185952), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(267142,185952)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (267415,185952), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(267416,185952)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (268759,185952), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(268760,185952)
GPGPU-Sim uArch: cycles simulated: 454952  inst.: 8633259 (ipc=12.0) sim_rate=36581 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:05:17 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(24,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (270359,185952), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(270360,185952)
GPGPU-Sim uArch: cycles simulated: 456952  inst.: 8665182 (ipc=12.0) sim_rate=36561 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:05:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (271322,185952), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(271323,185952)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (272125,185952), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(272126,185952)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (272196,185952), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(272197,185952)
GPGPU-Sim uArch: cycles simulated: 458952  inst.: 8699551 (ipc=12.1) sim_rate=36552 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:05:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (273346,185952), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(273347,185952)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (273361,185952), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(273362,185952)
GPGPU-Sim uArch: cycles simulated: 460452  inst.: 8727943 (ipc=12.1) sim_rate=36518 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:05:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (274884,185952), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(274885,185952)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (275506,185952), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(275507,185952)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(45,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 462452  inst.: 8761650 (ipc=12.1) sim_rate=36506 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:05:21 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (277257,185952), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(277258,185952)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (277285,185952), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(277286,185952)
GPGPU-Sim uArch: cycles simulated: 463952  inst.: 8787316 (ipc=12.2) sim_rate=36461 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:05:22 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (279897,185952), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(279898,185952)
GPGPU-Sim uArch: cycles simulated: 465952  inst.: 8812554 (ipc=12.2) sim_rate=36415 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:05:23 2016
GPGPU-Sim uArch: cycles simulated: 467452  inst.: 8833513 (ipc=12.2) sim_rate=36351 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:05:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (281516,185952), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(281517,185952)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(48,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 469452  inst.: 8857473 (ipc=12.2) sim_rate=36301 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:05:25 2016
GPGPU-Sim uArch: cycles simulated: 470952  inst.: 8875149 (ipc=12.2) sim_rate=36225 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:05:26 2016
GPGPU-Sim uArch: cycles simulated: 472952  inst.: 8898232 (ipc=12.2) sim_rate=36171 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:05:27 2016
GPGPU-Sim uArch: cycles simulated: 474952  inst.: 8918618 (ipc=12.2) sim_rate=36107 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:05:28 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(47,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 476952  inst.: 8939861 (ipc=12.1) sim_rate=36047 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:05:29 2016
GPGPU-Sim uArch: cycles simulated: 478452  inst.: 8955354 (ipc=12.1) sim_rate=35965 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:05:30 2016
GPGPU-Sim uArch: cycles simulated: 480452  inst.: 8977194 (ipc=12.1) sim_rate=35908 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:05:31 2016
GPGPU-Sim uArch: cycles simulated: 482452  inst.: 8999118 (ipc=12.1) sim_rate=35853 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:05:32 2016
GPGPU-Sim uArch: cycles simulated: 484452  inst.: 9019420 (ipc=12.1) sim_rate=35791 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:05:33 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(51,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 486452  inst.: 9042428 (ipc=12.1) sim_rate=35740 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:05:34 2016
GPGPU-Sim uArch: cycles simulated: 488452  inst.: 9063573 (ipc=12.1) sim_rate=35683 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:05:35 2016
GPGPU-Sim uArch: cycles simulated: 490452  inst.: 9085833 (ipc=12.1) sim_rate=35630 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:05:36 2016
GPGPU-Sim uArch: cycles simulated: 492452  inst.: 9108360 (ipc=12.1) sim_rate=35579 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:05:37 2016
GPGPU-Sim uArch: cycles simulated: 494452  inst.: 9130376 (ipc=12.1) sim_rate=35526 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:05:38 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(24,0,0) tid=(489,0,0)
GPGPU-Sim uArch: cycles simulated: 495952  inst.: 9146352 (ipc=12.1) sim_rate=35450 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:05:39 2016
GPGPU-Sim uArch: cycles simulated: 497952  inst.: 9168587 (ipc=12.1) sim_rate=35399 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:05:40 2016
GPGPU-Sim uArch: cycles simulated: 499952  inst.: 9188911 (ipc=12.0) sim_rate=35341 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:05:41 2016
GPGPU-Sim uArch: cycles simulated: 501952  inst.: 9209911 (ipc=12.0) sim_rate=35287 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:05:42 2016
GPGPU-Sim uArch: cycles simulated: 503952  inst.: 9231463 (ipc=12.0) sim_rate=35234 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:05:43 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(58,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 505952  inst.: 9253763 (ipc=12.0) sim_rate=35185 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:05:44 2016
GPGPU-Sim uArch: cycles simulated: 507952  inst.: 9273438 (ipc=12.0) sim_rate=35126 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:05:45 2016
GPGPU-Sim uArch: cycles simulated: 509952  inst.: 9294999 (ipc=12.0) sim_rate=35075 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:05:46 2016
GPGPU-Sim uArch: cycles simulated: 511952  inst.: 9315795 (ipc=12.0) sim_rate=35021 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:05:47 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(20,0,0) tid=(379,0,0)
GPGPU-Sim uArch: cycles simulated: 513952  inst.: 9338285 (ipc=12.0) sim_rate=34974 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:05:48 2016
GPGPU-Sim uArch: cycles simulated: 515952  inst.: 9359440 (ipc=12.0) sim_rate=34923 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:05:49 2016
GPGPU-Sim uArch: cycles simulated: 517952  inst.: 9380991 (ipc=12.0) sim_rate=34873 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:05:50 2016
GPGPU-Sim uArch: cycles simulated: 519952  inst.: 9405950 (ipc=12.0) sim_rate=34836 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:05:51 2016
GPGPU-Sim uArch: cycles simulated: 521952  inst.: 9426021 (ipc=12.0) sim_rate=34782 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:05:52 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(28,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 523952  inst.: 9449145 (ipc=12.0) sim_rate=34739 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:05:53 2016
GPGPU-Sim uArch: cycles simulated: 525452  inst.: 9465108 (ipc=12.0) sim_rate=34670 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:05:54 2016
GPGPU-Sim uArch: cycles simulated: 527452  inst.: 9486369 (ipc=12.0) sim_rate=34621 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:05:55 2016
GPGPU-Sim uArch: cycles simulated: 529452  inst.: 9507994 (ipc=11.9) sim_rate=34574 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:05:56 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(56,0,0) tid=(361,0,0)
GPGPU-Sim uArch: cycles simulated: 531452  inst.: 9531633 (ipc=11.9) sim_rate=34534 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:05:57 2016
GPGPU-Sim uArch: cycles simulated: 533452  inst.: 9555391 (ipc=11.9) sim_rate=34495 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:05:58 2016
GPGPU-Sim uArch: cycles simulated: 535452  inst.: 9578206 (ipc=11.9) sim_rate=34453 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:05:59 2016
GPGPU-Sim uArch: cycles simulated: 537452  inst.: 9602885 (ipc=11.9) sim_rate=34418 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:06:00 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(56,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 539452  inst.: 9627666 (ipc=11.9) sim_rate=34384 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:06:01 2016
GPGPU-Sim uArch: cycles simulated: 541452  inst.: 9653063 (ipc=11.9) sim_rate=34352 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:06:02 2016
GPGPU-Sim uArch: cycles simulated: 543952  inst.: 9684685 (ipc=12.0) sim_rate=34342 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:06:03 2016
GPGPU-Sim uArch: cycles simulated: 545952  inst.: 9710724 (ipc=12.0) sim_rate=34313 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:06:04 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(40,0,0) tid=(417,0,0)
GPGPU-Sim uArch: cycles simulated: 547952  inst.: 9732870 (ipc=12.0) sim_rate=34270 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:06:05 2016
GPGPU-Sim uArch: cycles simulated: 549952  inst.: 9759552 (ipc=12.0) sim_rate=34244 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:06:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (365304,185952), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(365305,185952)
GPGPU-Sim uArch: cycles simulated: 551952  inst.: 9785160 (ipc=12.0) sim_rate=34213 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:06:07 2016
GPGPU-Sim uArch: cycles simulated: 553952  inst.: 9813653 (ipc=12.0) sim_rate=34193 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:06:08 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(53,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 555952  inst.: 9839617 (ipc=12.0) sim_rate=34165 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:06:09 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (370130,185952), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(370131,185952)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (370412,185952), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(370413,185952)
GPGPU-Sim uArch: cycles simulated: 557952  inst.: 9872075 (ipc=12.0) sim_rate=34159 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:06:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (372205,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 559952  inst.: 9894307 (ipc=12.0) sim_rate=34118 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:06:11 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (374485,185952), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (374795,185952), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (375298,185952), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(42,0,0) tid=(308,0,0)
GPGPU-Sim uArch: cycles simulated: 561952  inst.: 9914912 (ipc=12.0) sim_rate=34071 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:06:12 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (376101,185952), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (376349,185952), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (377945,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 563952  inst.: 9937919 (ipc=12.0) sim_rate=34033 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:06:13 2016
GPGPU-Sim uArch: cycles simulated: 566452  inst.: 9967275 (ipc=12.0) sim_rate=34018 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:06:14 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (381713,185952), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (382398,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 568452  inst.: 9989466 (ipc=12.0) sim_rate=33977 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:06:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (383622,185952), 2 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(43,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 570452  inst.: 10012859 (ipc=12.0) sim_rate=33941 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:06:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (384766,185952), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (385515,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 572452  inst.: 10034293 (ipc=12.0) sim_rate=33899 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:06:17 2016
GPGPU-Sim uArch: cycles simulated: 574952  inst.: 10061341 (ipc=12.0) sim_rate=33876 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:06:18 2016
GPGPU-Sim uArch: cycles simulated: 576952  inst.: 10080162 (ipc=12.0) sim_rate=33826 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:06:19 2016
GPGPU-Sim uArch: cycles simulated: 578952  inst.: 10102313 (ipc=12.0) sim_rate=33787 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:06:20 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(35,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 581452  inst.: 10128466 (ipc=11.9) sim_rate=33761 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:06:21 2016
GPGPU-Sim uArch: cycles simulated: 583452  inst.: 10149972 (ipc=11.9) sim_rate=33720 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:06:22 2016
GPGPU-Sim uArch: cycles simulated: 585452  inst.: 10170549 (ipc=11.9) sim_rate=33677 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:06:23 2016
GPGPU-Sim uArch: cycles simulated: 587952  inst.: 10197131 (ipc=11.9) sim_rate=33653 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:06:24 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(32,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 589952  inst.: 10217705 (ipc=11.9) sim_rate=33610 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:06:25 2016
GPGPU-Sim uArch: cycles simulated: 592452  inst.: 10244104 (ipc=11.9) sim_rate=33587 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:06:26 2016
GPGPU-Sim uArch: cycles simulated: 594452  inst.: 10265279 (ipc=11.9) sim_rate=33546 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:06:27 2016
GPGPU-Sim uArch: cycles simulated: 596452  inst.: 10286431 (ipc=11.9) sim_rate=33506 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:06:28 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(61,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 598952  inst.: 10311946 (ipc=11.9) sim_rate=33480 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:06:29 2016
GPGPU-Sim uArch: cycles simulated: 600952  inst.: 10333466 (ipc=11.9) sim_rate=33441 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 07:06:30 2016
GPGPU-Sim uArch: cycles simulated: 603452  inst.: 10357693 (ipc=11.9) sim_rate=33411 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 07:06:31 2016
GPGPU-Sim uArch: cycles simulated: 605452  inst.: 10378092 (ipc=11.9) sim_rate=33370 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 07:06:32 2016
GPGPU-Sim uArch: cycles simulated: 607952  inst.: 10404550 (ipc=11.8) sim_rate=33347 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 07:06:33 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(53,0,0) tid=(378,0,0)
GPGPU-Sim uArch: cycles simulated: 609952  inst.: 10423617 (ipc=11.8) sim_rate=33302 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 07:06:34 2016
GPGPU-Sim uArch: cycles simulated: 612452  inst.: 10448846 (ipc=11.8) sim_rate=33276 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 07:06:35 2016
GPGPU-Sim uArch: cycles simulated: 614452  inst.: 10468219 (ipc=11.8) sim_rate=33232 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 07:06:36 2016
GPGPU-Sim uArch: cycles simulated: 616952  inst.: 10496357 (ipc=11.8) sim_rate=33216 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 07:06:37 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(60,0,0) tid=(468,0,0)
GPGPU-Sim uArch: cycles simulated: 618952  inst.: 10519224 (ipc=11.8) sim_rate=33183 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 07:06:38 2016
GPGPU-Sim uArch: cycles simulated: 621452  inst.: 10544792 (ipc=11.8) sim_rate=33159 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 07:06:39 2016
GPGPU-Sim uArch: cycles simulated: 623452  inst.: 10563892 (ipc=11.8) sim_rate=33115 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 07:06:40 2016
GPGPU-Sim uArch: cycles simulated: 625952  inst.: 10589642 (ipc=11.8) sim_rate=33092 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 07:06:41 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(54,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 627952  inst.: 10610607 (ipc=11.8) sim_rate=33054 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 07:06:42 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (442731,185952), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 630452  inst.: 10638727 (ipc=11.8) sim_rate=33039 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 07:06:43 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (445493,185952), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 632452  inst.: 10659249 (ipc=11.8) sim_rate=33000 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 07:06:44 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (446553,185952), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 634952  inst.: 10686014 (ipc=11.8) sim_rate=32981 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 07:06:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (449180,185952), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (449939,185952), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (449958,185952), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450125,185952), 1 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(47,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 637452  inst.: 10714403 (ipc=11.8) sim_rate=32967 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 07:06:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (452243,185952), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 639952  inst.: 10741191 (ipc=11.8) sim_rate=32948 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 07:06:47 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (454630,185952), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (455584,185952), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 642452  inst.: 10769321 (ipc=11.8) sim_rate=32933 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 07:06:48 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (458767,185952), 1 CTAs running
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(58,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 644952  inst.: 10799945 (ipc=11.8) sim_rate=32926 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 07:06:49 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (459342,185952), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (460410,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 647952  inst.: 10832438 (ipc=11.7) sim_rate=32925 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 07:06:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (462493,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (462764,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (463196,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 650952  inst.: 10863119 (ipc=11.7) sim_rate=32918 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 07:06:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465265,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (465482,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (465965,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (466831,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (467101,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (467637,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 655952  inst.: 10894747 (ipc=11.7) sim_rate=32914 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 07:06:52 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (470234,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(48,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (470838,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (471521,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 662452  inst.: 10920767 (ipc=11.6) sim_rate=32893 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 07:06:53 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (482069,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 668952  inst.: 10948738 (ipc=11.5) sim_rate=32879 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 07:06:54 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (485495,185952), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 676452  inst.: 10979901 (ipc=11.4) sim_rate=32873 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 07:06:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (492317,185952), 1 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(61,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (494906,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 684452  inst.: 11004327 (ipc=11.2) sim_rate=32848 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 07:06:56 2016
GPGPU-Sim uArch: cycles simulated: 693452  inst.: 11029024 (ipc=11.1) sim_rate=32824 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 07:06:57 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (509721,185952), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (510718,185952), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 702952  inst.: 11055394 (ipc=10.9) sim_rate=32805 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 07:06:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (521810,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (521882,185952), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 521883
gpu_sim_insn = 5660327
gpu_ipc =      10.8460
gpu_tot_sim_cycle = 707835
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      15.6332
gpu_tot_issued_cta = 567
gpu_stall_dramfull = 2527720
gpu_stall_icnt2sh    = 5469873
gpu_total_sim_rate=32835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616315
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 86096, Miss = 69822, Miss_rate = 0.811, Pending_hits = 5695, Reservation_fails = 560730
	L1D_cache_core[1]: Access = 72618, Miss = 58552, Miss_rate = 0.806, Pending_hits = 4904, Reservation_fails = 507047
	L1D_cache_core[2]: Access = 72519, Miss = 58353, Miss_rate = 0.805, Pending_hits = 4884, Reservation_fails = 505113
	L1D_cache_core[3]: Access = 73140, Miss = 59031, Miss_rate = 0.807, Pending_hits = 4983, Reservation_fails = 510854
	L1D_cache_core[4]: Access = 72285, Miss = 58580, Miss_rate = 0.810, Pending_hits = 4851, Reservation_fails = 509471
	L1D_cache_core[5]: Access = 75545, Miss = 61375, Miss_rate = 0.812, Pending_hits = 5232, Reservation_fails = 515854
	L1D_cache_core[6]: Access = 73197, Miss = 58970, Miss_rate = 0.806, Pending_hits = 4967, Reservation_fails = 506616
	L1D_cache_core[7]: Access = 73971, Miss = 59588, Miss_rate = 0.806, Pending_hits = 5052, Reservation_fails = 512359
	L1D_cache_core[8]: Access = 73036, Miss = 58775, Miss_rate = 0.805, Pending_hits = 4954, Reservation_fails = 509394
	L1D_cache_core[9]: Access = 72864, Miss = 58889, Miss_rate = 0.808, Pending_hits = 4973, Reservation_fails = 510521
	L1D_cache_core[10]: Access = 87137, Miss = 70694, Miss_rate = 0.811, Pending_hits = 5854, Reservation_fails = 566638
	L1D_cache_core[11]: Access = 73094, Miss = 59134, Miss_rate = 0.809, Pending_hits = 5012, Reservation_fails = 509556
	L1D_cache_core[12]: Access = 79139, Miss = 64207, Miss_rate = 0.811, Pending_hits = 5287, Reservation_fails = 533649
	L1D_cache_core[13]: Access = 72495, Miss = 58334, Miss_rate = 0.805, Pending_hits = 4877, Reservation_fails = 507472
	L1D_cache_core[14]: Access = 76505, Miss = 61820, Miss_rate = 0.808, Pending_hits = 5269, Reservation_fails = 521191
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 916124
	L1D_total_cache_miss_rate = 0.8081
	L1D_total_cache_pending_hits = 76794
	L1D_total_cache_reservation_fails = 7786465
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 138053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7149469
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 636996
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 614293
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2092, 2023, 2999, 2083, 2485, 2066, 2083, 2494, 2550, 2092, 2094, 2513, 2444, 2096, 1621, 2524, 1606, 1537, 1621, 2498, 1606, 1623, 1606, 1988, 1547, 1981, 2441, 1571, 1586, 1953, 1573, 1573, 1062, 1015, 1062, 1062, 1062, 1468, 1090, 1032, 1453, 1492, 619, 1075, 991, 1077, 1494, 1062, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 8641905
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 688527
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8641905
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14165930	W0_Idle:2005588	W0_Scoreboard:1900519	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5508216 {8:688527,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93639672 {136:688527,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 357 
maxdqlatency = 0 
maxmflatency = 1163 
averagemflatency = 385 
max_icnt2mem_latency = 859 
max_icnt2sh_latency = 707834 
mrq_lat_table:72409 	3053 	2106 	7409 	15839 	2570 	384 	100 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	149678 	618940 	150374 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	181901 	60729 	96377 	212535 	249988 	116367 	1213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20434 	352125 	296123 	19339 	520 	1 	0 	1 	6 	22 	452 	8705 	23084 	47706 	55039 	60819 	34644 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	201 	1215 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        11        31        28        32        32        27        25        47        27        23        53        12        19        20        17 
dram[1]:        15        11        47        40        31        31        28        33        46        29        35        31        10        23        21        19 
dram[2]:        13        12        31        27        31        29        40        25        43        56        51        31        19        13        19        17 
dram[3]:        12        11        43        53        34        29        24        23        46        55        53        46        20        19        17        16 
dram[4]:        11        11        22        34        33        28        26        28        40        56        52        50        21        12        19        18 
dram[5]:        20        12        44        49        33        28        30        29        45        36        45        46        24        21        18        18 
maximum service time to same row:
dram[0]:     29216     19016     38790     40855     18204     18144     20251     26907     16329     20434     32113     30044     26444     19606     16846     28225 
dram[1]:     41541     34172     28773     17759     30931     16336     22436     27033     24687     22519     28203     12025     15202     18119     26547     18096 
dram[2]:     31531     29940     28687     15672     12619     24303     20475     19147     28650     19147     14201     11650     28287     36420     18873     26559 
dram[3]:     22160     28803     17306     45392     22546     14164     24212     20363     20237     20089     30480     26770     25715     33250     16149     44042 
dram[4]:     31800     19853     23292     27509     25853     26099     17651     26691     29195      9444     15232     31822     18445     20927     22228     30529 
dram[5]:     52594     31429     35137     29195     29428     31956     29379     18926     22880     22725     14504     17030     38397     34598     32293     51959 
average row accesses per activate:
dram[0]:  2.246269  2.187328  2.111628  2.058394  2.089347  2.074510  2.064057  2.120229  2.168011  2.180575  2.134742  2.211783  2.346835  2.145985  2.299094  2.270186 
dram[1]:  2.165333  2.463519  2.242574  1.911695  2.113546  1.987854  2.059545  1.973422  2.209302  2.140575  2.153129  2.076607  2.137116  2.061576  2.227778  2.046997 
dram[2]:  1.974619  2.274011  2.114486  2.105381  2.039293  1.971880  2.149635  2.050162  2.121253  2.109804  2.111428  2.156658  2.159030  2.192802  2.253165  2.197297 
dram[3]:  2.079365  2.241477  2.048913  2.178660  1.965278  2.044402  1.939236  2.109228  2.173601  2.179063  2.071332  2.080107  2.073634  2.141531  2.167147  2.211268 
dram[4]:  2.186352  2.100000  2.052874  2.170561  2.089744  2.013972  2.093857  2.120209  2.099483  2.100865  2.225035  2.280347  2.182243  2.142061  2.284900  2.402941 
dram[5]:  2.378917  2.067847  2.117936  2.106101  2.205176  1.901235  2.173913  1.934959  2.250331  2.088798  2.091634  2.120448  2.115469  2.250689  2.327161  2.122507 
average row locality = 103872/48803 = 2.128394
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       903       794       839       783      1022       866       985       925      1257      1172      1196      1009       872       827       761       731 
dram[1]:       812       574       837       739       892       814       995      1000      1168      1041      1218      1148       846       789       802       784 
dram[2]:       778       805       846       879       856       933       988      1080      1145      1239      1111      1237       752       829       712       813 
dram[3]:       655       789       688       796       909       882       974       950      1131      1208      1162      1155       813       894       752       785 
dram[4]:       833       777       835       865       940       856      1044      1028      1250      1102      1185      1174       866       744       802       817 
dram[5]:       835       701       792       713       952       901       963      1010      1283      1172      1203      1145       915       790       754       745 
total reads: 88939
bank skew: 1283/574 = 2.24
chip skew: 15118/14459 = 1.05
number of total write accesses:
dram[0]:         0         0        69        63       194       192       175       186       356       422       420       380        55        55         0         0 
dram[1]:         0         0        69        62       169       168       181       188       352       299       399       370        58        48         0         0 
dram[2]:         0         0        59        60       182       189       190       187       412       375       367       415        49        24         0         0 
dram[3]:         0         0        66        82       223       177       143       170       384       374       377       403        60        29         0         0 
dram[4]:         0         0        58        64       201       153       183       189       375       356       397       404        68        25         0         0 
dram[5]:         0         0        70        81       241       177       187       180       416       357       372       369        56        27         0         0 
total reads: 14933
min_bank_accesses = 0!
chip skew: 2567/2363 = 1.09
average mf latency per bank:
dram[0]:       1432      1698      1487      1596      5501      6397      8337      8751      2083      1953      1901      2195      1798      1907      1818      1918
dram[1]:       1496      2452      1317      1820      5798      8035      7704      8900      1988      2516      1821      2190      1713      2146      1598      1949
dram[2]:       1627      1738      1484      1544      6430      6968      8151      8327      2093      2134      2073      1948      1984      2848      1870      1820
dram[3]:       1839      1692      1680      1563      5768      7406      8377      9245      2057      2222      2015      2102      1842      1850      1794      1784
dram[4]:       1629      1831      1591      1579      6050      8180      8042      8907      2062      2427      2000      2114      1804      2186      1765      1881
dram[5]:       1577      1992      1544      1758      5836      7449      8495      8740      1961      2296      2090      2265      1750      2047      1861      1885
maximum mf latency per bank:
dram[0]:        890       990       868       981       917       936       927      1056      1028      1026       957       927       889       889       900       946
dram[1]:        979       929       815       920       880      1074       953      1006       942      1037       978       917      1039       929       899       920
dram[2]:        849       932       845       930       940       990       905       991       977       978       895       940       998       931       969       992
dram[3]:        925       950       826       917       956      1055       872      1001       921       981       881       928       931       977       831      1044
dram[4]:        912      1101       927       940      1086      1038      1018      1039      1163      1106       985      1163       887       937       856       921
dram[5]:        884       957       912       943       920      1048       975       977       914      1014       925      1032       932      1068       927      1024

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934335 n_nop=884659 n_act=8103 n_pre=8087 n_req=17509 n_rd=29884 n_write=3602 bw_util=0.07168
n_activity=316890 dram_eff=0.2113
bk0: 1806a 919281i bk1: 1588a 920648i bk2: 1678a 918085i bk3: 1566a 918929i bk4: 2044a 911099i bk5: 1732a 913537i bk6: 1970a 911461i bk7: 1850a 911869i bk8: 2514a 903252i bk9: 2344a 902286i bk10: 2392a 901698i bk11: 2018a 905508i bk12: 1744a 917492i bk13: 1654a 917236i bk14: 1522a 921112i bk15: 1462a 921507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934335 n_nop=886193 n_act=7968 n_pre=7952 n_req=16822 n_rd=28918 n_write=3304 bw_util=0.06897
n_activity=313782 dram_eff=0.2054
bk0: 1624a 920236i bk1: 1148a 925175i bk2: 1674a 919224i bk3: 1478a 919381i bk4: 1784a 914587i bk5: 1628a 915367i bk6: 1990a 911685i bk7: 2000a 910807i bk8: 2336a 905732i bk9: 2082a 908130i bk10: 2436a 902454i bk11: 2296a 903026i bk12: 1692a 916599i bk13: 1578a 918132i bk14: 1604a 919916i bk15: 1568a 919828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.12361
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934335 n_nop=884264 n_act=8277 n_pre=8261 n_req=17512 n_rd=30006 n_write=3527 bw_util=0.07178
n_activity=319897 dram_eff=0.2096
bk0: 1556a 920064i bk1: 1610a 920886i bk2: 1692a 918405i bk3: 1758a 917529i bk4: 1712a 914077i bk5: 1866a 911831i bk6: 1976a 911705i bk7: 2160a 909343i bk8: 2290a 903681i bk9: 2478a 902045i bk10: 2222a 904342i bk11: 2474a 900492i bk12: 1504a 918617i bk13: 1658a 918572i bk14: 1424a 921723i bk15: 1626a 920086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.143663
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934335 n_nop=885533 n_act=8108 n_pre=8092 n_req=17031 n_rd=29086 n_write=3516 bw_util=0.06979
n_activity=311753 dram_eff=0.2092
bk0: 1310a 922831i bk1: 1578a 921291i bk2: 1376a 920769i bk3: 1592a 919024i bk4: 1818a 911888i bk5: 1764a 913394i bk6: 1948a 912474i bk7: 1900a 912838i bk8: 2262a 905255i bk9: 2416a 903488i bk10: 2324a 902935i bk11: 2310a 901586i bk12: 1626a 916829i bk13: 1788a 916819i bk14: 1504a 920504i bk15: 1570a 920330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934335 n_nop=884304 n_act=8170 n_pre=8154 n_req=17591 n_rd=30236 n_write=3471 bw_util=0.07215
n_activity=319230 dram_eff=0.2112
bk0: 1666a 919899i bk1: 1554a 920809i bk2: 1670a 917800i bk3: 1730a 917716i bk4: 1880a 912717i bk5: 1712a 914476i bk6: 2088a 911038i bk7: 2056a 910373i bk8: 2500a 902554i bk9: 2204a 905047i bk10: 2370a 902969i bk11: 2348a 903321i bk12: 1732a 916177i bk13: 1488a 919738i bk14: 1604a 920240i bk15: 1634a 920519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.14611
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=934335 n_nop=884673 n_act=8177 n_pre=8161 n_req=17407 n_rd=29748 n_write=3576 bw_util=0.07133
n_activity=316377 dram_eff=0.2107
bk0: 1670a 920793i bk1: 1402a 922285i bk2: 1584a 919180i bk3: 1426a 920383i bk4: 1904a 912427i bk5: 1802a 912673i bk6: 1926a 912102i bk7: 2020a 910540i bk8: 2566a 902143i bk9: 2344a 903334i bk10: 2406a 902420i bk11: 2290a 902938i bk12: 1830a 914948i bk13: 1580a 919146i bk14: 1508a 921082i bk15: 1490a 920944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.136894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75764, Miss = 7835, Miss_rate = 0.103, Pending_hits = 46, Reservation_fails = 238
L2_cache_bank[1]: Access = 75583, Miss = 7107, Miss_rate = 0.094, Pending_hits = 42, Reservation_fails = 459
L2_cache_bank[2]: Access = 75043, Miss = 7570, Miss_rate = 0.101, Pending_hits = 53, Reservation_fails = 102
L2_cache_bank[3]: Access = 77097, Miss = 6889, Miss_rate = 0.089, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[4]: Access = 75836, Miss = 7188, Miss_rate = 0.095, Pending_hits = 52, Reservation_fails = 334
L2_cache_bank[5]: Access = 79011, Miss = 7815, Miss_rate = 0.099, Pending_hits = 39, Reservation_fails = 112
L2_cache_bank[6]: Access = 75663, Miss = 7084, Miss_rate = 0.094, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[7]: Access = 77394, Miss = 7459, Miss_rate = 0.096, Pending_hits = 54, Reservation_fails = 1
L2_cache_bank[8]: Access = 76021, Miss = 7755, Miss_rate = 0.102, Pending_hits = 36, Reservation_fails = 348
L2_cache_bank[9]: Access = 77689, Miss = 7363, Miss_rate = 0.095, Pending_hits = 36, Reservation_fails = 266
L2_cache_bank[10]: Access = 76225, Miss = 7697, Miss_rate = 0.101, Pending_hits = 45, Reservation_fails = 5
L2_cache_bank[11]: Access = 77784, Miss = 7177, Miss_rate = 0.092, Pending_hits = 55, Reservation_fails = 2
L2_total_cache_accesses = 919110
L2_total_cache_misses = 88939
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 526
L2_total_cache_reservation_fails = 1867
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 607961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1247
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221601
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 465
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8412
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 116
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.315
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=3673608
icnt_total_pkts_simt_to_mem=1149850
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.6561
	minimum = 6
	maximum = 657
Network latency average = 34.6845
	minimum = 6
	maximum = 586
Slowest packet = 767231
Flit latency average = 23.0409
	minimum = 6
	maximum = 586
Slowest flit = 1880765
Fragmentation average = 0.0791832
	minimum = 0
	maximum = 460
Injected packet rate average = 0.0953531
	minimum = 0.0812328 (at node 6)
	maximum = 0.11012 (at node 26)
Accepted packet rate average = 0.0953531
	minimum = 0.0812328 (at node 6)
	maximum = 0.11012 (at node 26)
Injected flit rate average = 0.262194
	minimum = 0.0946591 (at node 6)
	maximum = 0.47913 (at node 26)
Accepted flit rate average= 0.262194
	minimum = 0.122449 (at node 17)
	maximum = 0.442076 (at node 0)
Injected packet length average = 2.74972
Accepted packet length average = 2.74972
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.7184 (9 samples)
	minimum = 6 (9 samples)
	maximum = 250 (9 samples)
Network latency average = 20.5383 (9 samples)
	minimum = 6 (9 samples)
	maximum = 194.111 (9 samples)
Flit latency average = 18.5927 (9 samples)
	minimum = 6 (9 samples)
	maximum = 192.333 (9 samples)
Fragmentation average = 0.0219529 (9 samples)
	minimum = 0 (9 samples)
	maximum = 89.8889 (9 samples)
Injected packet rate average = 0.056312 (9 samples)
	minimum = 0.039442 (9 samples)
	maximum = 0.129524 (9 samples)
Accepted packet rate average = 0.056312 (9 samples)
	minimum = 0.039442 (9 samples)
	maximum = 0.129524 (9 samples)
Injected flit rate average = 0.119319 (9 samples)
	minimum = 0.0595823 (9 samples)
	maximum = 0.244904 (9 samples)
Accepted flit rate average = 0.119319 (9 samples)
	minimum = 0.0693747 (9 samples)
	maximum = 0.301576 (9 samples)
Injected packet size average = 2.11889 (9 samples)
Accepted packet size average = 2.11889 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 37 sec (337 sec)
gpgpu_simulation_rate = 32835 (inst/sec)
gpgpu_simulation_rate = 2100 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,707835)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,707835)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,707835)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,707835)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(7,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(14,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(19,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 708335  inst.: 11293373 (ipc=455.3) sim_rate=33412 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 07:06:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1677,707835), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1678,707835)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(45,0,0) tid=(394,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1716,707835), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1717,707835)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1718,707835), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1719,707835)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1732,707835), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1733,707835)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1749,707835), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1750,707835)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1809,707835), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1810,707835)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1860,707835), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1861,707835)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1959,707835), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1960,707835)
GPGPU-Sim uArch: cycles simulated: 709835  inst.: 11403313 (ipc=168.8) sim_rate=33638 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 07:07:00 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2013,707835), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2014,707835)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2058,707835), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2059,707835)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2064,707835), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2065,707835)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2100,707835), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2101,707835)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2215,707835), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2216,707835)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2253,707835), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2254,707835)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2254,707835), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2255,707835)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2316,707835), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2317,707835)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2405,707835), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2406,707835)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(59,0,0) tid=(469,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2445,707835), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2446,707835)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2448,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2463,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2623,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2703,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2804,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2807,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2897,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2903,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2912,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2990,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3250,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3254,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3357,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3409,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3418,707835), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 711335  inst.: 11554439 (ipc=139.6) sim_rate=33983 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 07:07:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3524,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(39,0,0) tid=(306,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3602,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3617,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3656,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3764,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3824,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3833,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3902,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3953,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4007,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4025,707835), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4031,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4046,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4076,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4091,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4094,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4127,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4136,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4157,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4184,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4211,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4234,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4269,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4287,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4299,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4332,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4332,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4344,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4381,707835), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4510,707835), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 14.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4511
gpu_sim_insn = 507084
gpu_ipc =     112.4106
gpu_tot_sim_cycle = 712346
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      16.2460
gpu_tot_issued_cta = 630
gpu_stall_dramfull = 2527884
gpu_stall_icnt2sh    = 5469958
gpu_total_sim_rate=34037

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 630325
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 86408, Miss = 70062, Miss_rate = 0.811, Pending_hits = 5740, Reservation_fails = 563295
	L1D_cache_core[1]: Access = 72898, Miss = 58768, Miss_rate = 0.806, Pending_hits = 4941, Reservation_fails = 509959
	L1D_cache_core[2]: Access = 72919, Miss = 58666, Miss_rate = 0.805, Pending_hits = 4931, Reservation_fails = 507735
	L1D_cache_core[3]: Access = 73460, Miss = 59282, Miss_rate = 0.807, Pending_hits = 5024, Reservation_fails = 513327
	L1D_cache_core[4]: Access = 72605, Miss = 58831, Miss_rate = 0.810, Pending_hits = 4895, Reservation_fails = 512490
	L1D_cache_core[5]: Access = 75945, Miss = 61686, Miss_rate = 0.812, Pending_hits = 5284, Reservation_fails = 518330
	L1D_cache_core[6]: Access = 73517, Miss = 59218, Miss_rate = 0.806, Pending_hits = 5010, Reservation_fails = 509358
	L1D_cache_core[7]: Access = 74211, Miss = 59775, Miss_rate = 0.805, Pending_hits = 5083, Reservation_fails = 514777
	L1D_cache_core[8]: Access = 73436, Miss = 59088, Miss_rate = 0.805, Pending_hits = 4998, Reservation_fails = 511973
	L1D_cache_core[9]: Access = 73184, Miss = 59143, Miss_rate = 0.808, Pending_hits = 5016, Reservation_fails = 513269
	L1D_cache_core[10]: Access = 87449, Miss = 70933, Miss_rate = 0.811, Pending_hits = 5899, Reservation_fails = 569563
	L1D_cache_core[11]: Access = 73414, Miss = 59381, Miss_rate = 0.809, Pending_hits = 5057, Reservation_fails = 511809
	L1D_cache_core[12]: Access = 79455, Miss = 64452, Miss_rate = 0.811, Pending_hits = 5331, Reservation_fails = 536010
	L1D_cache_core[13]: Access = 72815, Miss = 58584, Miss_rate = 0.805, Pending_hits = 4920, Reservation_fails = 510619
	L1D_cache_core[14]: Access = 76901, Miss = 62130, Miss_rate = 0.808, Pending_hits = 5316, Reservation_fails = 524115
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 919999
	L1D_total_cache_miss_rate = 0.8080
	L1D_total_cache_pending_hits = 77445
	L1D_total_cache_reservation_fails = 7826629
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 138097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7154920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 671709
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 628303
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 2079, 3055, 2139, 2541, 2122, 2126, 2550, 2606, 2148, 2150, 2569, 2500, 2152, 1677, 2580, 1634, 1565, 1649, 2526, 1634, 1651, 1634, 2016, 1575, 2009, 2469, 1599, 1614, 1981, 1588, 1601, 1090, 1043, 1090, 1090, 1090, 1496, 1118, 1060, 1481, 1520, 647, 1103, 1019, 1105, 1522, 1090, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 8682069
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 688847
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8682069
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14232407	W0_Idle:2022179	W0_Scoreboard:1913643	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5510776 {8:688847,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93683192 {136:688847,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 357 
maxdqlatency = 0 
maxmflatency = 1163 
averagemflatency = 385 
max_icnt2mem_latency = 859 
max_icnt2sh_latency = 712345 
mrq_lat_table:72726 	3077 	2139 	7491 	15914 	2649 	430 	100 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150320 	622404 	150564 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182129 	60841 	96499 	212938 	252299 	117469 	1231 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20625 	352251 	296126 	19339 	520 	1 	0 	1 	6 	22 	452 	8705 	23084 	47706 	55039 	60819 	38620 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	203 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        11        31        28        32        32        27        25        47        27        23        53        12        19        20        17 
dram[1]:        15        11        47        40        31        31        28        33        46        29        35        31        10        23        21        19 
dram[2]:        13        12        31        27        31        29        40        25        43        56        51        31        19        13        19        17 
dram[3]:        12        11        43        53        34        29        24        23        46        55        53        46        20        19        17        16 
dram[4]:        11        11        22        34        33        28        26        28        40        56        52        50        21        12        19        18 
dram[5]:        20        12        44        49        33        28        30        29        45        36        45        46        24        21        18        18 
maximum service time to same row:
dram[0]:     29216     19016     38790     40855     18204     18144     20251     26907     16329     20434     32113     30044     26444     19606     16846     28225 
dram[1]:     41541     34172     28773     17759     30931     16336     22436     27033     24687     22519     28203     12025     15202     18119     26547     18096 
dram[2]:     31531     29940     28687     15672     12619     24303     20475     19147     28650     19147     14201     11650     28287     36420     18873     26559 
dram[3]:     22160     28803     17306     45392     22546     14164     24212     20363     20237     20089     30480     26770     25715     33250     16149     44042 
dram[4]:     31800     19853     23292     27509     25853     26099     17651     26691     29195      9444     15232     31822     18445     20927     22228     30529 
dram[5]:     52594     31429     35137     29195     29428     31956     29379     18926     22880     22725     14504     17030     38397     34598     32293     51959 
average row accesses per activate:
dram[0]:  2.246269  2.187328  2.211628  2.145985  2.104811  2.086275  2.064057  2.120229  2.168011  2.180575  2.134742  2.211783  2.346835  2.145985  2.299094  2.270186 
dram[1]:  2.165333  2.463519  2.366337  2.019093  2.133201  2.020243  2.059545  1.973422  2.209302  2.140575  2.153129  2.076607  2.137116  2.061576  2.227778  2.046997 
dram[2]:  1.974619  2.274011  2.203271  2.177130  2.052941  1.987719  2.149635  2.050162  2.121253  2.109804  2.111428  2.156658  2.159030  2.200000  2.253165  2.197297 
dram[3]:  2.079365  2.241477  2.171196  2.315136  1.979203  2.071429  1.940972  2.109228  2.173601  2.179063  2.072678  2.080107  2.073634  2.141531  2.167147  2.211268 
dram[4]:  2.186352  2.100000  2.133333  2.261682  2.102564  2.029940  2.093857  2.120209  2.099483  2.100865  2.225035  2.281792  2.182243  2.142061  2.284900  2.402941 
dram[5]:  2.378917  2.067847  2.238329  2.273210  2.223660  1.911817  2.173913  1.934959  2.250331  2.088798  2.091634  2.120448  2.115469  2.250689  2.327161  2.122507 
average row locality = 104528/48808 = 2.141616
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       903       794       853       795      1025       868       985       925      1257      1172      1196      1009       872       827       761       731 
dram[1]:       812       574       851       753       896       818       995      1000      1168      1041      1218      1148       846       789       802       784 
dram[2]:       778       805       860       891       859       937       988      1080      1145      1239      1111      1237       752       830       712       813 
dram[3]:       655       789       702       812       911       886       974       950      1131      1208      1162      1155       813       894       752       785 
dram[4]:       833       777       848       879       942       859      1044      1028      1250      1102      1185      1174       866       744       802       817 
dram[5]:       835       701       806       729       954       903       963      1010      1283      1172      1203      1145       915       790       754       745 
total reads: 89142
bank skew: 1283/574 = 2.24
chip skew: 15150/14495 = 1.05
number of total write accesses:
dram[0]:         0         0        98        87       200       196       175       186       356       422       420       380        55        55         0         0 
dram[1]:         0         0       105        93       177       180       181       188       352       299       399       370        58        48         0         0 
dram[2]:         0         0        83        80       188       196       190       187       412       375       367       415        49        28         0         0 
dram[3]:         0         0        97       121       231       187       144       170       384       374       378       403        60        29         0         0 
dram[4]:         0         0        80        89       206       158       183       189       375       356       397       405        68        25         0         0 
dram[5]:         0         0       105       128       249       181       187       180       416       357       372       369        56        27         0         0 
total reads: 15386
min_bank_accesses = 0!
chip skew: 2630/2450 = 1.07
average mf latency per bank:
dram[0]:       1432      1698      1441      1554      5501      6411      8354      8772      2083      1953      1901      2195      1798      1907      1818      1918
dram[1]:       1496      2452      1270      1746      5780      7956      7722      8917      1988      2516      1821      2190      1713      2146      1598      1949
dram[2]:       1627      1738      1446      1517      6426      6954      8171      8344      2093      2134      2073      1948      1984      3242      1870      1820
dram[3]:       1839      1692      1613      1499      5764      7359      8386      9261      2057      2222      2013      2102      1842      1850      1794      1784
dram[4]:       1629      1831      1558      1543      6056      8161      8057      8922      2062      2427      2000      2113      1804      2186      1765      1881
dram[5]:       1577      1992      1483      1657      5827      7449      8511      8757      1961      2296      2090      2265      1750      2047      1861      1885
maximum mf latency per bank:
dram[0]:        890       990       868       981       917       936       927      1056      1028      1026       957       927       889       889       900       946
dram[1]:        979       929       815       920       880      1074       953      1006       942      1037       978       917      1039       929       899       920
dram[2]:        849       932       845       930       940       990       905       991       977       978       895       940       998       931       969       992
dram[3]:        925       950       826       917       956      1055       872      1001       921       981       881       928       931       977       831      1044
dram[4]:        912      1101       927       940      1086      1038      1018      1039      1163      1106       985      1163       887       937       856       921
dram[5]:        884       957       912       943       920      1048       975       977       914      1014       925      1032       932      1068       927      1024

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940289 n_nop=890488 n_act=8103 n_pre=8087 n_req=17603 n_rd=29946 n_write=3665 bw_util=0.07149
n_activity=317899 dram_eff=0.2115
bk0: 1806a 925235i bk1: 1588a 926602i bk2: 1706a 923687i bk3: 1590a 924562i bk4: 2050a 916992i bk5: 1736a 919435i bk6: 1970a 917415i bk7: 1850a 917823i bk8: 2514a 909206i bk9: 2344a 908240i bk10: 2392a 907652i bk11: 2018a 911462i bk12: 1744a 923446i bk13: 1654a 923190i bk14: 1522a 927066i bk15: 1462a 927461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940289 n_nop=891986 n_act=7969 n_pre=7953 n_req=16945 n_rd=28990 n_write=3391 bw_util=0.06887
n_activity=314956 dram_eff=0.2056
bk0: 1624a 926190i bk1: 1148a 931129i bk2: 1702a 924740i bk3: 1506a 924900i bk4: 1792a 920438i bk5: 1636a 921199i bk6: 1990a 917638i bk7: 2000a 916761i bk8: 2336a 911686i bk9: 2082a 914084i bk10: 2436a 908408i bk11: 2296a 908980i bk12: 1692a 922553i bk13: 1578a 924086i bk14: 1604a 925870i bk15: 1568a 925782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940289 n_nop=890083 n_act=8280 n_pre=8264 n_req=17607 n_rd=30074 n_write=3588 bw_util=0.0716
n_activity=320941 dram_eff=0.2098
bk0: 1556a 926019i bk1: 1610a 926841i bk2: 1720a 924035i bk3: 1782a 923175i bk4: 1718a 919951i bk5: 1874a 917703i bk6: 1976a 917658i bk7: 2160a 915296i bk8: 2290a 909634i bk9: 2478a 907998i bk10: 2222a 910296i bk11: 2474a 906446i bk12: 1504a 924572i bk13: 1660a 924443i bk14: 1424a 927676i bk15: 1626a 926039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.14343
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940289 n_nop=891321 n_act=8109 n_pre=8093 n_req=17157 n_rd=29158 n_write=3608 bw_util=0.06969
n_activity=312824 dram_eff=0.2095
bk0: 1310a 928786i bk1: 1578a 927246i bk2: 1404a 926232i bk3: 1624a 924392i bk4: 1822a 917753i bk5: 1772a 919190i bk6: 1948a 918422i bk7: 1900a 918790i bk8: 2262a 911208i bk9: 2416a 909441i bk10: 2324a 908884i bk11: 2310a 907539i bk12: 1626a 922782i bk13: 1788a 922774i bk14: 1504a 926459i bk15: 1570a 926285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129752
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940289 n_nop=890135 n_act=8170 n_pre=8154 n_req=17681 n_rd=30300 n_write=3530 bw_util=0.07196
n_activity=320214 dram_eff=0.2113
bk0: 1666a 925853i bk1: 1554a 926763i bk2: 1696a 923434i bk3: 1758a 923295i bk4: 1884a 918627i bk5: 1718a 920370i bk6: 2088a 916992i bk7: 2056a 916327i bk8: 2500a 908508i bk9: 2204a 911001i bk10: 2370a 908923i bk11: 2348a 909271i bk12: 1732a 922131i bk13: 1488a 925692i bk14: 1604a 926194i bk15: 1634a 926473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.145698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=940289 n_nop=890465 n_act=8177 n_pre=8161 n_req=17535 n_rd=29816 n_write=3670 bw_util=0.07122
n_activity=317400 dram_eff=0.211
bk0: 1670a 926747i bk1: 1402a 928239i bk2: 1612a 924637i bk3: 1458a 925734i bk4: 1908a 918314i bk5: 1806a 918597i bk6: 1926a 918056i bk7: 2020a 916494i bk8: 2566a 908097i bk9: 2344a 909288i bk10: 2406a 908374i bk11: 2290a 908892i bk12: 1830a 920902i bk13: 1580a 925100i bk14: 1508a 927036i bk15: 1490a 926898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140861

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76035, Miss = 7852, Miss_rate = 0.103, Pending_hits = 64, Reservation_fails = 238
L2_cache_bank[1]: Access = 75859, Miss = 7121, Miss_rate = 0.094, Pending_hits = 56, Reservation_fails = 459
L2_cache_bank[2]: Access = 75315, Miss = 7588, Miss_rate = 0.101, Pending_hits = 79, Reservation_fails = 102
L2_cache_bank[3]: Access = 77372, Miss = 6907, Miss_rate = 0.089, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 76113, Miss = 7205, Miss_rate = 0.095, Pending_hits = 65, Reservation_fails = 334
L2_cache_bank[5]: Access = 80273, Miss = 7832, Miss_rate = 0.098, Pending_hits = 53, Reservation_fails = 251
L2_cache_bank[6]: Access = 75938, Miss = 7100, Miss_rate = 0.093, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[7]: Access = 77675, Miss = 7479, Miss_rate = 0.096, Pending_hits = 83, Reservation_fails = 1
L2_cache_bank[8]: Access = 76297, Miss = 7770, Miss_rate = 0.102, Pending_hits = 48, Reservation_fails = 348
L2_cache_bank[9]: Access = 77965, Miss = 7380, Miss_rate = 0.095, Pending_hits = 49, Reservation_fails = 266
L2_cache_bank[10]: Access = 76503, Miss = 7713, Miss_rate = 0.101, Pending_hits = 72, Reservation_fails = 5
L2_cache_bank[11]: Access = 78061, Miss = 7195, Miss_rate = 0.092, Pending_hits = 88, Reservation_fails = 2
L2_total_cache_accesses = 923406
L2_total_cache_misses = 89142
L2_total_cache_miss_rate = 0.0965
L2_total_cache_pending_hits = 773
L2_total_cache_reservation_fails = 2006
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 608281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1247
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 712
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8615
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 255
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.314
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=3679184
icnt_total_pkts_simt_to_mem=1158122
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.5379
	minimum = 6
	maximum = 446
Network latency average = 30.4998
	minimum = 6
	maximum = 312
Slowest packet = 1838697
Flit latency average = 34.7711
	minimum = 6
	maximum = 311
Slowest flit = 4824794
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0705436
	minimum = 0.0461095 (at node 7)
	maximum = 0.279761 (at node 20)
Accepted packet rate average = 0.0705436
	minimum = 0.0461095 (at node 7)
	maximum = 0.279761 (at node 20)
Injected flit rate average = 0.113697
	minimum = 0.0806916 (at node 24)
	maximum = 0.301042 (at node 20)
Accepted flit rate average= 0.113697
	minimum = 0.0602971 (at node 7)
	maximum = 0.554201 (at node 20)
Injected packet length average = 1.61173
Accepted packet length average = 1.61173
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1004 (10 samples)
	minimum = 6 (10 samples)
	maximum = 269.6 (10 samples)
Network latency average = 21.5344 (10 samples)
	minimum = 6 (10 samples)
	maximum = 205.9 (10 samples)
Flit latency average = 20.2105 (10 samples)
	minimum = 6 (10 samples)
	maximum = 204.2 (10 samples)
Fragmentation average = 0.0197576 (10 samples)
	minimum = 0 (10 samples)
	maximum = 80.9 (10 samples)
Injected packet rate average = 0.0577352 (10 samples)
	minimum = 0.0401088 (10 samples)
	maximum = 0.144548 (10 samples)
Accepted packet rate average = 0.0577352 (10 samples)
	minimum = 0.0401088 (10 samples)
	maximum = 0.144548 (10 samples)
Injected flit rate average = 0.118757 (10 samples)
	minimum = 0.0616932 (10 samples)
	maximum = 0.250517 (10 samples)
Accepted flit rate average = 0.118757 (10 samples)
	minimum = 0.0684669 (10 samples)
	maximum = 0.326838 (10 samples)
Injected packet size average = 2.05692 (10 samples)
Accepted packet size average = 2.05692 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 40 sec (340 sec)
gpgpu_simulation_rate = 34037 (inst/sec)
gpgpu_simulation_rate = 2095 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40158e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,712346)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,712346)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,712346)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,712346)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(22,0,0) tid=(495,0,0)
GPGPU-Sim uArch: cycles simulated: 712846  inst.: 11779416 (ipc=413.2) sim_rate=34543 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 07:07:02 2016
GPGPU-Sim uArch: cycles simulated: 714846  inst.: 11805174 (ipc=92.9) sim_rate=34518 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 07:07:03 2016
GPGPU-Sim uArch: cycles simulated: 716346  inst.: 11820098 (ipc=61.8) sim_rate=34460 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 07:07:04 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(17,0,0) tid=(86,0,0)
GPGPU-Sim uArch: cycles simulated: 718346  inst.: 11839162 (ipc=44.4) sim_rate=34416 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 07:07:05 2016
GPGPU-Sim uArch: cycles simulated: 720346  inst.: 11859274 (ipc=35.8) sim_rate=34374 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 07:07:06 2016
GPGPU-Sim uArch: cycles simulated: 722346  inst.: 11877797 (ipc=30.5) sim_rate=34328 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 07:07:07 2016
GPGPU-Sim uArch: cycles simulated: 724346  inst.: 11898645 (ipc=27.2) sim_rate=34290 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 07:07:08 2016
GPGPU-Sim uArch: cycles simulated: 726346  inst.: 11917581 (ipc=24.6) sim_rate=34245 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 07:07:09 2016
GPGPU-Sim uArch: cycles simulated: 727846  inst.: 11932727 (ipc=23.2) sim_rate=34191 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 07:07:10 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(12,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 729846  inst.: 11951630 (ipc=21.6) sim_rate=34147 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 07:07:11 2016
GPGPU-Sim uArch: cycles simulated: 731846  inst.: 11972975 (ipc=20.5) sim_rate=34111 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 07:07:12 2016
GPGPU-Sim uArch: cycles simulated: 733846  inst.: 11998341 (ipc=19.8) sim_rate=34086 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 07:07:13 2016
GPGPU-Sim uArch: cycles simulated: 735846  inst.: 12025972 (ipc=19.3) sim_rate=34067 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 07:07:14 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(25,0,0) tid=(469,0,0)
GPGPU-Sim uArch: cycles simulated: 737346  inst.: 12050764 (ipc=19.1) sim_rate=34041 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 07:07:15 2016
GPGPU-Sim uArch: cycles simulated: 739346  inst.: 12089169 (ipc=19.1) sim_rate=34053 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 07:07:16 2016
GPGPU-Sim uArch: cycles simulated: 741346  inst.: 12121391 (ipc=18.9) sim_rate=34048 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 07:07:17 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(9,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 743346  inst.: 12144039 (ipc=18.4) sim_rate=34016 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 07:07:18 2016
GPGPU-Sim uArch: cycles simulated: 745346  inst.: 12169100 (ipc=18.1) sim_rate=33991 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 07:07:19 2016
GPGPU-Sim uArch: cycles simulated: 747346  inst.: 12196685 (ipc=17.8) sim_rate=33974 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 07:07:20 2016
GPGPU-Sim uArch: cycles simulated: 749346  inst.: 12223067 (ipc=17.6) sim_rate=33952 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 07:07:21 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(17,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 751346  inst.: 12247107 (ipc=17.3) sim_rate=33925 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 07:07:22 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40283,712346), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(40284,712346)
GPGPU-Sim uArch: cycles simulated: 753346  inst.: 12271095 (ipc=17.0) sim_rate=33898 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 07:07:23 2016
GPGPU-Sim uArch: cycles simulated: 755346  inst.: 12294467 (ipc=16.8) sim_rate=33869 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 07:07:24 2016
GPGPU-Sim uArch: cycles simulated: 757346  inst.: 12316510 (ipc=16.5) sim_rate=33836 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 07:07:25 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45511,712346), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45512,712346)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45669,712346), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45670,712346)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(33,0,0) tid=(421,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46547,712346), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46548,712346)
GPGPU-Sim uArch: cycles simulated: 759346  inst.: 12347458 (ipc=16.5) sim_rate=33828 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 07:07:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48628,712346), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48629,712346)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48765,712346), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48766,712346)
GPGPU-Sim uArch: cycles simulated: 761346  inst.: 12377213 (ipc=16.4) sim_rate=33817 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 07:07:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49803,712346), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49804,712346)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50399,712346), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50400,712346)
GPGPU-Sim uArch: cycles simulated: 762846  inst.: 12406001 (ipc=16.5) sim_rate=33803 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 07:07:28 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(43,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 764846  inst.: 12437028 (ipc=16.5) sim_rate=33796 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 07:07:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (52669,712346), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(52670,712346)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52978,712346), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52979,712346)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54305,712346), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54306,712346)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54464,712346), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54465,712346)
GPGPU-Sim uArch: cycles simulated: 766846  inst.: 12474189 (ipc=16.5) sim_rate=33805 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 07:07:30 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55705,712346), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55706,712346)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55817,712346), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55818,712346)
GPGPU-Sim uArch: cycles simulated: 768846  inst.: 12513280 (ipc=16.6) sim_rate=33819 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 07:07:31 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(17,0,0) tid=(353,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57218,712346), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(57219,712346)
GPGPU-Sim uArch: cycles simulated: 770846  inst.: 12542562 (ipc=16.6) sim_rate=33807 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 07:07:32 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59480,712346), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(59481,712346)
GPGPU-Sim uArch: cycles simulated: 772346  inst.: 12564127 (ipc=16.5) sim_rate=33774 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 07:07:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (60007,712346), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(60008,712346)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60559,712346), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60560,712346)
GPGPU-Sim uArch: cycles simulated: 774346  inst.: 12600991 (ipc=16.6) sim_rate=33782 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 07:07:34 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (62177,712346), 2 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(53,0,0) tid=(302,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63175,712346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 776346  inst.: 12631619 (ipc=16.5) sim_rate=33774 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 07:07:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64872,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65855,712346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 778346  inst.: 12658541 (ipc=16.5) sim_rate=33756 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 07:07:36 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (66671,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (66993,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67876,712346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 780346  inst.: 12684565 (ipc=16.3) sim_rate=33735 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 07:07:37 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (68327,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69555,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (69842,712346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 782346  inst.: 12710554 (ipc=16.3) sim_rate=33714 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 07:07:38 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(47,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (70388,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70481,712346), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 784846  inst.: 12742714 (ipc=16.1) sim_rate=33710 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 07:07:39 2016
GPGPU-Sim uArch: cycles simulated: 786846  inst.: 12766231 (ipc=16.0) sim_rate=33683 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 07:07:40 2016
GPGPU-Sim uArch: cycles simulated: 788846  inst.: 12790576 (ipc=15.9) sim_rate=33659 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 07:07:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (77481,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77782,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (77981,712346), 1 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(59,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 791346  inst.: 12823896 (ipc=15.8) sim_rate=33658 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 07:07:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79221,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79574,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (79906,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (81064,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (81282,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (81403,712346), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 793846  inst.: 12856603 (ipc=15.8) sim_rate=33656 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 07:07:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (82436,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (82746,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82794,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82989,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (83124,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83710,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83766,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (83784,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (83941,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (84014,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (84321,712346), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 796846  inst.: 12889715 (ipc=15.6) sim_rate=33654 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 07:07:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (84673,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (85459,712346), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (85672,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (85816,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (85906,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (86453,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (87488,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87628,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (87813,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (91190,712346), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 804846  inst.: 12918930 (ipc=14.6) sim_rate=33643 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 07:07:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (92779,712346), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (92984,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (95048,712346), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x4016ca (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 95049
gpu_sim_insn = 1348629
gpu_ipc =      14.1888
gpu_tot_sim_cycle = 807395
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      16.0039
gpu_tot_issued_cta = 693
gpu_stall_dramfull = 2837449
gpu_stall_icnt2sh    = 6245020
gpu_total_sim_rate=33649

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 762292
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 96764, Miss = 77564, Miss_rate = 0.802, Pending_hits = 6086, Reservation_fails = 633949
	L1D_cache_core[1]: Access = 83030, Miss = 66116, Miss_rate = 0.796, Pending_hits = 5284, Reservation_fails = 578416
	L1D_cache_core[2]: Access = 84890, Miss = 67282, Miss_rate = 0.793, Pending_hits = 5310, Reservation_fails = 583285
	L1D_cache_core[3]: Access = 82959, Miss = 66190, Miss_rate = 0.798, Pending_hits = 5337, Reservation_fails = 579677
	L1D_cache_core[4]: Access = 82154, Miss = 65651, Miss_rate = 0.799, Pending_hits = 5219, Reservation_fails = 576619
	L1D_cache_core[5]: Access = 86759, Miss = 69499, Miss_rate = 0.801, Pending_hits = 5661, Reservation_fails = 591160
	L1D_cache_core[6]: Access = 83586, Miss = 66452, Miss_rate = 0.795, Pending_hits = 5358, Reservation_fails = 578640
	L1D_cache_core[7]: Access = 83871, Miss = 66704, Miss_rate = 0.795, Pending_hits = 5399, Reservation_fails = 580267
	L1D_cache_core[8]: Access = 83170, Miss = 66059, Miss_rate = 0.794, Pending_hits = 5318, Reservation_fails = 578348
	L1D_cache_core[9]: Access = 82751, Miss = 65926, Miss_rate = 0.797, Pending_hits = 5329, Reservation_fails = 577931
	L1D_cache_core[10]: Access = 96825, Miss = 77669, Miss_rate = 0.802, Pending_hits = 6190, Reservation_fails = 635531
	L1D_cache_core[11]: Access = 83167, Miss = 66452, Miss_rate = 0.799, Pending_hits = 5369, Reservation_fails = 580303
	L1D_cache_core[12]: Access = 89290, Miss = 71466, Miss_rate = 0.800, Pending_hits = 5661, Reservation_fails = 604246
	L1D_cache_core[13]: Access = 82654, Miss = 65743, Miss_rate = 0.795, Pending_hits = 5238, Reservation_fails = 580107
	L1D_cache_core[14]: Access = 89056, Miss = 70928, Miss_rate = 0.796, Pending_hits = 5761, Reservation_fails = 602400
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1029701
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 82520
	L1D_total_cache_reservation_fails = 8860879
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 82292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 797962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8187572
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 673307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 760270
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2584, 2504, 3491, 2575, 2966, 2547, 2551, 2986, 3042, 2584, 2564, 3005, 2936, 2588, 2113, 3016, 1852, 1772, 1867, 2744, 1841, 1858, 1852, 2234, 1793, 2227, 2676, 1817, 1832, 2199, 1806, 1819, 1308, 1261, 1308, 1297, 1308, 1714, 1336, 1278, 1699, 1738, 865, 1321, 1237, 1323, 1740, 1308, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 9831228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 797962
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9831228
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15922028	W0_Idle:2135957	W0_Scoreboard:2481607	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6383696 {8:797962,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108522832 {136:797962,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 357 
maxdqlatency = 0 
maxmflatency = 1163 
averagemflatency = 381 
max_icnt2mem_latency = 859 
max_icnt2sh_latency = 799343 
mrq_lat_table:79725 	3316 	2324 	7802 	16800 	2901 	549 	175 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	180905 	689071 	163421 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	228646 	68993 	106985 	231044 	272896 	123662 	1289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23631 	417276 	335475 	21051 	543 	1 	0 	1 	6 	22 	452 	8705 	23084 	47706 	55039 	60819 	39614 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	235 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        47        46        32        32        27        31        47        27        23        53        12        19        20        17 
dram[1]:        15        11        57        51        31        31        32        33        46        29        35        31        10        23        21        19 
dram[2]:        16        12        45        42        31        29        40        27        43        56        51        31        19        13        19        17 
dram[3]:        16        11        55        60        34        29        24        26        46        55        53        46        20        19        17        16 
dram[4]:        16        14        43        46        33        28        26        29        40        56        52        50        21        12        19        18 
dram[5]:        20        12        53        67        33        28        30        29        45        36        45        46        24        21        18        18 
maximum service time to same row:
dram[0]:     29216     19016     38790     40855     19922     18144     20251     26907     16329     20434     32113     30044     26444     19606     16846     28225 
dram[1]:     41541     34172     28773     17759     30931     16336     22436     27033     24687     22519     28203     12027     15202     18119     26547     18096 
dram[2]:     31531     29940     28687     15672     12619     24303     20475     19147     28650     19147     14201     18246     28287     36420     18873     26559 
dram[3]:     22160     28803     17306     45392     22546     14164     24212     20363     20237     20089     30480     26770     26581     33250     16149     44042 
dram[4]:     31800     19853     23292     27509     25853     26099     17651     26691     29195     11628     15232     31822     18445     20927     22228     30529 
dram[5]:     52594     31429     35137     29195     29428     31956     29379     18926     22880     22725     14504     17030     38397     34598     32293     51959 
average row accesses per activate:
dram[0]:  2.233100  2.152500  2.141963  2.101995  2.099200  2.038596  2.089552  2.128472  2.132262  2.165823  2.104116  2.158345  2.359629  2.166667  2.298387  2.257534 
dram[1]:  2.141464  2.396296  2.304545  1.986900  2.099638  1.980180  2.080775  1.992236  2.135659  2.092219  2.095411  2.034956  2.107368  2.037199  2.240409  2.044497 
dram[2]:  2.000000  2.263566  2.167024  2.137014  2.044092  1.969937  2.141431  2.057315  2.108040  2.103406  2.076623  2.148781  2.168704  2.209790  2.245810  2.166667 
dram[3]:  2.060345  2.246114  2.124088  2.232456  1.979233  2.059545  1.949527  2.065767  2.119845  2.149746  2.041821  2.048603  2.051173  2.153361  2.152455  2.193467 
dram[4]:  2.167464  2.081481  2.101053  2.233115  2.056291  1.994536  2.108453  2.123794  2.069130  2.106040  2.189677  2.221932  2.165254  2.099757  2.307087  2.367454 
dram[5]:  2.307692  2.053476  2.193764  2.164009  2.188776  1.925620  2.161840  1.941353  2.236025  2.047264  2.020166  2.081425  2.101191  2.207824  2.281081  2.116456 
average row locality = 113594/53627 = 2.118224
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       958       861       919       856      1095       944      1070      1025      1342      1258      1287      1103       958       929       855       824 
dram[1]:       878       647       901       811       963       899      1092      1084      1270      1125      1309      1235       939       879       876       873 
dram[2]:       856       876       923       959       946      1027      1081      1163      1235      1326      1203      1317       834       917       804       897 
dram[3]:       717       867       767       885       986       969      1077      1040      1233      1290      1254      1252       898       994       833       873 
dram[4]:       906       843       915       928      1016       921      1124      1118      1332      1187      1270      1267       950       837       879       902 
dram[5]:       900       768       871       811      1020       966      1066      1098      1357      1259      1301      1236       999       874       844       836 
total reads: 96965
bank skew: 1357/647 = 2.10
chip skew: 16395/15781 = 1.04
number of total write accesses:
dram[0]:         0         0       107        92       217       218       190       201       383       453       451       410        59        59         0         0 
dram[1]:         0         0       113        99       196       200       196       199       383       327       426       395        62        52         0         0 
dram[2]:         0         0        89        86       213       218       206       201       443       403       396       445        53        31         0         0 
dram[3]:         0         0       106       133       253       207       159       185       412       404       406       434        64        31         0         0 
dram[4]:         0         0        83        97       226       174       198       203       404       382       427       435        72        26         0         0 
dram[5]:         0         0       114       139       267       199       203       193       443       387       402       400        60        29         0         0 
total reads: 16629
min_bank_accesses = 0!
chip skew: 2840/2648 = 1.07
average mf latency per bank:
dram[0]:       1480      1834      1538      1689      5471      6374      8587      9163      2041      1949      1874      2184      1789      1943      1810      1936
dram[1]:       1623      2489      1370      1842      5754      7832      8131      9317      1973      2451      1834      2158      1772      2111      1684      2006
dram[2]:       1757      1886      1568      1644      6322      7014      8651      8918      2072      2131      2057      1958      2019      3193      1953      1905
dram[3]:       1910      1930      1704      1686      5694      7456      8656      9928      2015      2205      1985      2128      1828      1965      1812      1863
dram[4]:       1694      1903      1619      1597      5945      8081      8307      9136      2024      2360      1950      2061      1784      2161      1761      1874
dram[5]:       1655      2102      1557      1794      5775      7516      8654      9214      1921      2261      2045      2209      1774      2071      1844      1938
maximum mf latency per bank:
dram[0]:        890       990       868       981       917       938       927      1056      1028      1026       957       960       889       947       900       946
dram[1]:        979       929       815       920       880      1074       953      1006       942      1037       978       917      1039       929       899       920
dram[2]:        849       932       845       952       940       990       905       991       977       978       895       940       998       960       969       992
dram[3]:        925       950       826       917       956      1055       872      1001       921       981       881       928       931       977       831      1044
dram[4]:        912      1101       927       940      1086      1038      1018      1039      1163      1106       985      1163       887       937       856       921
dram[5]:        884       957       912       943       920      1048       975       977       914      1014       925      1032       932      1068       927      1024

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065753 n_nop=1011352 n_act=8883 n_pre=8867 n_req=19124 n_rd=32568 n_write=4083 bw_util=0.06878
n_activity=348687 dram_eff=0.2102
bk0: 1916a 1049635i bk1: 1722a 1050733i bk2: 1838a 1047419i bk3: 1712a 1048469i bk4: 2190a 1040752i bk5: 1888a 1042539i bk6: 2140a 1040368i bk7: 2050a 1040719i bk8: 2684a 1032275i bk9: 2516a 1030808i bk10: 2574a 1030205i bk11: 2206a 1033607i bk12: 1916a 1047103i bk13: 1858a 1046582i bk14: 1710a 1050696i bk15: 1648a 1050975i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148287
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065753 n_nop=1012830 n_act=8795 n_pre=8779 n_req=18429 n_rd=31562 n_write=3787 bw_util=0.06634
n_activity=347564 dram_eff=0.2034
bk0: 1756a 1050421i bk1: 1294a 1055284i bk2: 1802a 1048981i bk3: 1622a 1049012i bk4: 1926a 1043938i bk5: 1798a 1044473i bk6: 2184a 1041074i bk7: 2168a 1040245i bk8: 2540a 1033960i bk9: 2250a 1037000i bk10: 2618a 1030732i bk11: 2470a 1031827i bk12: 1878a 1046042i bk13: 1758a 1047651i bk14: 1752a 1050112i bk15: 1746a 1049664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.120078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065753 n_nop=1010921 n_act=9052 n_pre=9036 n_req=19148 n_rd=32728 n_write=4016 bw_util=0.06895
n_activity=353070 dram_eff=0.2081
bk0: 1712a 1050228i bk1: 1752a 1051078i bk2: 1846a 1048119i bk3: 1918a 1047135i bk4: 1892a 1043162i bk5: 2054a 1040876i bk6: 2162a 1040943i bk7: 2326a 1038444i bk8: 2470a 1032609i bk9: 2652a 1030953i bk10: 2406a 1032889i bk11: 2634a 1029147i bk12: 1668a 1048336i bk13: 1834a 1048117i bk14: 1608a 1051327i bk15: 1794a 1049697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142009
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065753 n_nop=1011949 n_act=8955 n_pre=8939 n_req=18729 n_rd=31870 n_write=4040 bw_util=0.06739
n_activity=346999 dram_eff=0.207
bk0: 1434a 1053084i bk1: 1734a 1051393i bk2: 1534a 1050203i bk3: 1770a 1047990i bk4: 1972a 1041233i bk5: 1938a 1042675i bk6: 2154a 1041504i bk7: 2080a 1041694i bk8: 2466a 1033859i bk9: 2580a 1032529i bk10: 2508a 1031661i bk11: 2504a 1030292i bk12: 1796a 1046367i bk13: 1988a 1046347i bk14: 1666a 1050425i bk15: 1746a 1050146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065753 n_nop=1011199 n_act=8929 n_pre=8913 n_req=19122 n_rd=32790 n_write=3922 bw_util=0.06889
n_activity=350181 dram_eff=0.2097
bk0: 1812a 1049946i bk1: 1686a 1050933i bk2: 1830a 1047461i bk3: 1856a 1047446i bk4: 2032a 1041877i bk5: 1842a 1044090i bk6: 2248a 1040308i bk7: 2236a 1039375i bk8: 2664a 1031305i bk9: 2374a 1034167i bk10: 2540a 1031393i bk11: 2534a 1031701i bk12: 1900a 1045824i bk13: 1674a 1049144i bk14: 1758a 1050316i bk15: 1804a 1050365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.143352
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1065753 n_nop=1011243 n_act=9013 n_pre=8997 n_req=19042 n_rd=32412 n_write=4088 bw_util=0.0685
n_activity=350774 dram_eff=0.2081
bk0: 1800a 1050896i bk1: 1536a 1052453i bk2: 1742a 1048597i bk3: 1622a 1049128i bk4: 2040a 1041979i bk5: 1932a 1042566i bk6: 2132a 1041265i bk7: 2196a 1039860i bk8: 2714a 1031478i bk9: 2518a 1032209i bk10: 2602a 1030670i bk11: 2472a 1031428i bk12: 1998a 1044582i bk13: 1748a 1048896i bk14: 1688a 1050897i bk15: 1672a 1050716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84940, Miss = 8484, Miss_rate = 0.100, Pending_hits = 65, Reservation_fails = 305
L2_cache_bank[1]: Access = 85111, Miss = 7800, Miss_rate = 0.092, Pending_hits = 56, Reservation_fails = 666
L2_cache_bank[2]: Access = 84398, Miss = 8228, Miss_rate = 0.097, Pending_hits = 79, Reservation_fails = 102
L2_cache_bank[3]: Access = 86644, Miss = 7553, Miss_rate = 0.087, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 85315, Miss = 7882, Miss_rate = 0.092, Pending_hits = 65, Reservation_fails = 522
L2_cache_bank[5]: Access = 89679, Miss = 8482, Miss_rate = 0.095, Pending_hits = 53, Reservation_fails = 550
L2_cache_bank[6]: Access = 84932, Miss = 7765, Miss_rate = 0.091, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[7]: Access = 87414, Miss = 8170, Miss_rate = 0.093, Pending_hits = 83, Reservation_fails = 1
L2_cache_bank[8]: Access = 85025, Miss = 8392, Miss_rate = 0.099, Pending_hits = 48, Reservation_fails = 364
L2_cache_bank[9]: Access = 87040, Miss = 8003, Miss_rate = 0.092, Pending_hits = 49, Reservation_fails = 414
L2_cache_bank[10]: Access = 85477, Miss = 8358, Miss_rate = 0.098, Pending_hits = 72, Reservation_fails = 5
L2_cache_bank[11]: Access = 87540, Miss = 7848, Miss_rate = 0.090, Pending_hits = 88, Reservation_fails = 2
L2_total_cache_accesses = 1033515
L2_total_cache_misses = 96965
L2_total_cache_miss_rate = 0.0938
L2_total_cache_pending_hits = 774
L2_total_cache_reservation_fails = 2931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 709574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2172
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 255
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.319
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=4225753
icnt_total_pkts_simt_to_mem=1269225
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.3894
	minimum = 6
	maximum = 486
Network latency average = 27.781
	minimum = 6
	maximum = 486
Slowest packet = 1859809
Flit latency average = 18.7215
	minimum = 6
	maximum = 486
Slowest flit = 4874150
Fragmentation average = 0.000744717
	minimum = 0
	maximum = 164
Injected packet rate average = 0.0858107
	minimum = 0.0711738 (at node 10)
	maximum = 0.102463 (at node 22)
Accepted packet rate average = 0.0858107
	minimum = 0.0711738 (at node 10)
	maximum = 0.102463 (at node 22)
Injected flit rate average = 0.25627
	minimum = 0.0718472 (at node 10)
	maximum = 0.508611 (at node 22)
Accepted flit rate average= 0.25627
	minimum = 0.092668 (at node 23)
	maximum = 0.461267 (at node 14)
Injected packet length average = 2.98646
Accepted packet length average = 2.98646
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3085 (11 samples)
	minimum = 6 (11 samples)
	maximum = 289.273 (11 samples)
Network latency average = 22.1023 (11 samples)
	minimum = 6 (11 samples)
	maximum = 231.364 (11 samples)
Flit latency average = 20.0752 (11 samples)
	minimum = 6 (11 samples)
	maximum = 229.818 (11 samples)
Fragmentation average = 0.0180291 (11 samples)
	minimum = 0 (11 samples)
	maximum = 88.4545 (11 samples)
Injected packet rate average = 0.0602875 (11 samples)
	minimum = 0.0429328 (11 samples)
	maximum = 0.140722 (11 samples)
Accepted packet rate average = 0.0602875 (11 samples)
	minimum = 0.0429328 (11 samples)
	maximum = 0.140722 (11 samples)
Injected flit rate average = 0.131258 (11 samples)
	minimum = 0.0626163 (11 samples)
	maximum = 0.27398 (11 samples)
Accepted flit rate average = 0.131258 (11 samples)
	minimum = 0.070667 (11 samples)
	maximum = 0.339059 (11 samples)
Injected packet size average = 2.1772 (11 samples)
Accepted packet size average = 2.1772 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 24 sec (384 sec)
gpgpu_simulation_rate = 33649 (inst/sec)
gpgpu_simulation_rate = 2102 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,807395)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,807395)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,807395)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,807395)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(27,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(42,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (479,807395), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(480,807395)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (483,807395), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(484,807395)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (486,807395), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(487,807395)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (491,807395), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(492,807395)
GPGPU-Sim uArch: cycles simulated: 807895  inst.: 13166614 (ipc=490.4) sim_rate=34198 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 07:07:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (506,807395), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(507,807395)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (507,807395), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(508,807395)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (508,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (508,807395), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(509,807395)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(509,807395)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (510,807395), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(511,807395)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (511,807395), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(512,807395)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (512,807395), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(513,807395)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(44,0,0) tid=(263,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (522,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (522,807395), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(523,807395)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(523,807395)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (524,807395), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(525,807395)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (538,807395), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(539,807395)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (540,807395), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(541,807395)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (542,807395), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(543,807395)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (559,807395), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(560,807395)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (571,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (572,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (577,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (583,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (583,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (587,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (588,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (594,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (596,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (600,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (605,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (608,807395), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(37,0,0) tid=(359,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (780,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (791,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (810,807395), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (827,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (858,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (863,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (870,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (872,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (891,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (907,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (915,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (920,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (926,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (926,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (932,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (938,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (946,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (952,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (955,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (961,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (967,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (970,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (971,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (973,807395), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (980,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (981,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (985,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (996,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1035,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1100,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1142,807395), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 1.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1143
gpu_sim_insn = 450048
gpu_ipc =     393.7428
gpu_tot_sim_cycle = 808538
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      16.5378
gpu_tot_issued_cta = 756
gpu_stall_dramfull = 2837449
gpu_stall_icnt2sh    = 6245021
gpu_total_sim_rate=34731

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 771332
	L1I_total_cache_misses = 2022
	L1I_total_cache_miss_rate = 0.0026
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 96828, Miss = 77580, Miss_rate = 0.801, Pending_hits = 6134, Reservation_fails = 633949
	L1D_cache_core[1]: Access = 83110, Miss = 66136, Miss_rate = 0.796, Pending_hits = 5344, Reservation_fails = 578416
	L1D_cache_core[2]: Access = 84954, Miss = 67298, Miss_rate = 0.792, Pending_hits = 5358, Reservation_fails = 583285
	L1D_cache_core[3]: Access = 83023, Miss = 66206, Miss_rate = 0.797, Pending_hits = 5385, Reservation_fails = 579677
	L1D_cache_core[4]: Access = 82226, Miss = 65669, Miss_rate = 0.799, Pending_hits = 5273, Reservation_fails = 576619
	L1D_cache_core[5]: Access = 86823, Miss = 69515, Miss_rate = 0.801, Pending_hits = 5709, Reservation_fails = 591160
	L1D_cache_core[6]: Access = 83650, Miss = 66468, Miss_rate = 0.795, Pending_hits = 5406, Reservation_fails = 578640
	L1D_cache_core[7]: Access = 83935, Miss = 66720, Miss_rate = 0.795, Pending_hits = 5447, Reservation_fails = 580267
	L1D_cache_core[8]: Access = 83234, Miss = 66075, Miss_rate = 0.794, Pending_hits = 5366, Reservation_fails = 578348
	L1D_cache_core[9]: Access = 82815, Miss = 65942, Miss_rate = 0.796, Pending_hits = 5377, Reservation_fails = 577931
	L1D_cache_core[10]: Access = 96905, Miss = 77689, Miss_rate = 0.802, Pending_hits = 6250, Reservation_fails = 635531
	L1D_cache_core[11]: Access = 83231, Miss = 66468, Miss_rate = 0.799, Pending_hits = 5417, Reservation_fails = 580303
	L1D_cache_core[12]: Access = 89354, Miss = 71482, Miss_rate = 0.800, Pending_hits = 5709, Reservation_fails = 604246
	L1D_cache_core[13]: Access = 82718, Miss = 65759, Miss_rate = 0.795, Pending_hits = 5286, Reservation_fails = 580107
	L1D_cache_core[14]: Access = 89120, Miss = 70944, Miss_rate = 0.796, Pending_hits = 5809, Reservation_fails = 602400
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1029951
	L1D_total_cache_miss_rate = 0.7972
	L1D_total_cache_pending_hits = 83270
	L1D_total_cache_reservation_fails = 8860879
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 798212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8187572
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231739
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 673307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 769310
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2022
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2614, 2534, 3521, 2605, 2996, 2577, 2581, 3016, 3072, 2614, 2594, 3035, 2966, 2618, 2143, 3046, 1867, 1787, 1882, 2759, 1856, 1873, 1867, 2249, 1808, 2242, 2691, 1832, 1847, 2214, 1821, 1834, 1323, 1276, 1323, 1312, 1323, 1729, 1351, 1293, 1714, 1753, 880, 1336, 1252, 1338, 1755, 1323, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 9831228
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 798212
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9831228
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15922481	W0_Idle:2136601	W0_Scoreboard:2495290	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6385696 {8:798212,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108556832 {136:798212,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 357 
maxdqlatency = 0 
maxmflatency = 1163 
averagemflatency = 381 
max_icnt2mem_latency = 859 
max_icnt2sh_latency = 799343 
mrq_lat_table:79868 	3332 	2342 	7815 	16817 	2907 	549 	175 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	180942 	689284 	163421 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	228894 	68995 	106985 	231044 	272896 	123662 	1289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23836 	417321 	335475 	21051 	543 	1 	0 	1 	6 	22 	452 	8705 	23084 	47706 	55039 	60819 	39614 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	238 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        14        47        46        32        32        27        31        47        27        23        53        12        19        20        17 
dram[1]:        15        11        57        51        31        31        32        33        46        29        35        31        10        23        21        19 
dram[2]:        16        12        45        42        31        29        40        27        43        56        51        31        19        13        19        17 
dram[3]:        16        11        55        60        34        29        24        26        46        55        53        46        20        19        17        16 
dram[4]:        16        14        43        46        33        28        26        29        40        56        52        50        21        12        19        18 
dram[5]:        20        12        53        67        33        28        30        29        45        36        45        46        24        21        18        18 
maximum service time to same row:
dram[0]:     29216     19016     38790     40855     19922     18144     20251     26907     16329     20434     32113     30044     26444     19606     16846     28225 
dram[1]:     41541     34172     28773     17759     30931     16336     22436     27033     24687     22519     28203     12027     15202     18119     26547     18096 
dram[2]:     31531     29940     28687     15672     12619     24303     20475     19147     28650     19147     14201     18246     28287     36420     18873     26559 
dram[3]:     22160     28803     17306     45392     22546     14164     24212     20363     20237     20089     30480     26770     26581     33250     16149     44042 
dram[4]:     31800     19853     23292     27509     25853     26099     17651     26691     29195     11628     15232     31822     18445     20927     22228     30529 
dram[5]:     52594     31429     35137     29195     29428     31956     29379     18926     22880     22725     14504     17030     38397     34598     32293     51959 
average row accesses per activate:
dram[0]:  2.233100  2.152500  2.141963  2.101995  2.118211  2.071930  2.089552  2.128472  2.132262  2.165823  2.104116  2.158345  2.359629  2.166667  2.298387  2.257534 
dram[1]:  2.141464  2.396296  2.304545  1.986900  2.128391  2.014414  2.080775  1.992236  2.135659  2.092219  2.095411  2.034956  2.107368  2.037199  2.240409  2.044497 
dram[2]:  2.000000  2.263566  2.167024  2.137014  2.081129  1.998418  2.141431  2.057315  2.108040  2.103406  2.076623  2.148781  2.168704  2.209790  2.245810  2.166667 
dram[3]:  2.060345  2.246114  2.124088  2.232456  2.009585  2.092820  1.949527  2.065767  2.119845  2.149746  2.041821  2.048603  2.051173  2.153361  2.152455  2.193467 
dram[4]:  2.167464  2.081481  2.101053  2.233115  2.086093  2.021858  2.108453  2.123794  2.069130  2.106040  2.189677  2.221932  2.165254  2.099757  2.307087  2.367454 
dram[5]:  2.307692  2.053476  2.193764  2.164009  2.213922  1.952066  2.161840  1.941353  2.236025  2.047264  2.020166  2.081425  2.101191  2.207824  2.281081  2.116456 
average row locality = 113807/53630 = 2.122077
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       958       861       919       856      1109       963      1070      1025      1342      1258      1287      1103       958       929       855       824 
dram[1]:       878       647       901       811       981       918      1092      1084      1270      1125      1309      1235       939       879       876       873 
dram[2]:       856       876       923       959       967      1045      1081      1163      1235      1326      1203      1317       834       917       804       897 
dram[3]:       717       867       767       885      1005       988      1077      1040      1233      1290      1254      1252       898       994       833       873 
dram[4]:       906       843       915       928      1034       936      1124      1118      1332      1187      1270      1267       950       837       879       902 
dram[5]:       900       768       871       811      1037       982      1066      1098      1357      1259      1301      1236       999       874       844       836 
total reads: 97178
bank skew: 1357/647 = 2.10
chip skew: 16428/15818 = 1.04
number of total write accesses:
dram[0]:         0         0       107        92       217       218       190       201       383       453       451       410        59        59         0         0 
dram[1]:         0         0       113        99       196       200       196       199       383       327       426       395        62        52         0         0 
dram[2]:         0         0        89        86       213       218       206       201       443       403       396       445        53        31         0         0 
dram[3]:         0         0       106       133       253       207       159       185       412       404       406       434        64        31         0         0 
dram[4]:         0         0        83        97       226       174       198       203       404       382       427       435        72        26         0         0 
dram[5]:         0         0       114       139       267       199       203       193       443       387       402       400        60        29         0         0 
total reads: 16629
min_bank_accesses = 0!
chip skew: 2840/2648 = 1.07
average mf latency per bank:
dram[0]:       1480      1834      1538      1689      5417      6277      8587      9163      2041      1949      1874      2184      1789      1943      1810      1936
dram[1]:       1623      2489      1370      1842      5671      7704      8131      9317      1973      2451      1834      2158      1772      2111      1684      2006
dram[2]:       1757      1886      1568      1644      6214      6918      8651      8918      2072      2131      2057      1958      2019      3193      1953      1905
dram[3]:       1910      1930      1704      1686      5613      7342      8656      9928      2015      2205      1985      2128      1828      1965      1812      1863
dram[4]:       1694      1903      1619      1597      5864      7976      8307      9136      2024      2360      1950      2061      1784      2161      1761      1874
dram[5]:       1655      2102      1557      1794      5703      7418      8654      9214      1921      2261      2045      2209      1774      2071      1844      1938
maximum mf latency per bank:
dram[0]:        890       990       868       981       917       938       927      1056      1028      1026       957       960       889       947       900       946
dram[1]:        979       929       815       920       880      1074       953      1006       942      1037       978       917      1039       929       899       920
dram[2]:        849       932       845       952       940       990       905       991       977       978       895       940       998       960       969       992
dram[3]:        925       950       826       917       956      1055       872      1001       921       981       881       928       931       977       831      1044
dram[4]:        912      1101       927       940      1086      1038      1018      1039      1163      1106       985      1163       887       937       856       921
dram[5]:        884       957       912       943       920      1048       975       977       914      1014       925      1032       932      1068       927      1024

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067261 n_nop=1012792 n_act=8884 n_pre=8868 n_req=19157 n_rd=32634 n_write=4083 bw_util=0.06881
n_activity=348977 dram_eff=0.2104
bk0: 1916a 1051143i bk1: 1722a 1052241i bk2: 1838a 1048927i bk3: 1712a 1049979i bk4: 2218a 1042167i bk5: 1926a 1043885i bk6: 2140a 1041874i bk7: 2050a 1042227i bk8: 2684a 1033783i bk9: 2516a 1032316i bk10: 2574a 1031713i bk11: 2206a 1035115i bk12: 1916a 1048611i bk13: 1858a 1048090i bk14: 1710a 1052204i bk15: 1648a 1052483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.148283
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067261 n_nop=1014262 n_act=8796 n_pre=8780 n_req=18466 n_rd=31636 n_write=3787 bw_util=0.06638
n_activity=347921 dram_eff=0.2036
bk0: 1756a 1051930i bk1: 1294a 1056793i bk2: 1802a 1050490i bk3: 1622a 1050522i bk4: 1962a 1045335i bk5: 1836a 1045834i bk6: 2184a 1042580i bk7: 2168a 1041752i bk8: 2540a 1035467i bk9: 2250a 1038507i bk10: 2618a 1032239i bk11: 2470a 1033334i bk12: 1878a 1047549i bk13: 1758a 1049160i bk14: 1752a 1051621i bk15: 1746a 1051173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.120051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067261 n_nop=1012351 n_act=9052 n_pre=9036 n_req=19187 n_rd=32806 n_write=4016 bw_util=0.069
n_activity=353418 dram_eff=0.2084
bk0: 1712a 1051736i bk1: 1752a 1052586i bk2: 1846a 1049627i bk3: 1918a 1048643i bk4: 1934a 1044559i bk5: 2090a 1042238i bk6: 2162a 1042451i bk7: 2326a 1039952i bk8: 2470a 1034117i bk9: 2652a 1032461i bk10: 2406a 1034397i bk11: 2634a 1030655i bk12: 1668a 1049844i bk13: 1834a 1049625i bk14: 1608a 1052835i bk15: 1794a 1051205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142065
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067261 n_nop=1013381 n_act=8955 n_pre=8939 n_req=18767 n_rd=31946 n_write=4040 bw_util=0.06744
n_activity=347315 dram_eff=0.2072
bk0: 1434a 1054592i bk1: 1734a 1052901i bk2: 1534a 1051711i bk3: 1770a 1049498i bk4: 2010a 1042646i bk5: 1976a 1044004i bk6: 2154a 1043012i bk7: 2080a 1043202i bk8: 2466a 1035367i bk9: 2580a 1034037i bk10: 2508a 1033169i bk11: 2504a 1031800i bk12: 1796a 1047875i bk13: 1988a 1047855i bk14: 1666a 1051933i bk15: 1746a 1051654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.122348
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067261 n_nop=1012641 n_act=8929 n_pre=8913 n_req=19155 n_rd=32856 n_write=3922 bw_util=0.06892
n_activity=350476 dram_eff=0.2099
bk0: 1812a 1051454i bk1: 1686a 1052441i bk2: 1830a 1048969i bk3: 1856a 1048954i bk4: 2068a 1043301i bk5: 1872a 1045484i bk6: 2248a 1041816i bk7: 2236a 1040883i bk8: 2664a 1032813i bk9: 2374a 1035675i bk10: 2540a 1032901i bk11: 2534a 1033209i bk12: 1900a 1047332i bk13: 1674a 1050652i bk14: 1758a 1051824i bk15: 1804a 1051873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.143301
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1067261 n_nop=1012683 n_act=9014 n_pre=8998 n_req=19075 n_rd=32478 n_write=4088 bw_util=0.06852
n_activity=351117 dram_eff=0.2083
bk0: 1800a 1052405i bk1: 1536a 1053962i bk2: 1742a 1050106i bk3: 1622a 1050638i bk4: 2074a 1043386i bk5: 1964a 1043958i bk6: 2132a 1042771i bk7: 2196a 1041367i bk8: 2714a 1032985i bk9: 2518a 1033716i bk10: 2602a 1032177i bk11: 2472a 1032935i bk12: 1998a 1046090i bk13: 1748a 1050404i bk14: 1688a 1052406i bk15: 1672a 1052225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84960, Miss = 8498, Miss_rate = 0.100, Pending_hits = 65, Reservation_fails = 305
L2_cache_bank[1]: Access = 85133, Miss = 7819, Miss_rate = 0.092, Pending_hits = 56, Reservation_fails = 666
L2_cache_bank[2]: Access = 84418, Miss = 8246, Miss_rate = 0.098, Pending_hits = 79, Reservation_fails = 102
L2_cache_bank[3]: Access = 86664, Miss = 7572, Miss_rate = 0.087, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 85337, Miss = 7903, Miss_rate = 0.093, Pending_hits = 65, Reservation_fails = 522
L2_cache_bank[5]: Access = 89699, Miss = 8500, Miss_rate = 0.095, Pending_hits = 53, Reservation_fails = 550
L2_cache_bank[6]: Access = 84954, Miss = 7784, Miss_rate = 0.092, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[7]: Access = 87434, Miss = 8189, Miss_rate = 0.094, Pending_hits = 83, Reservation_fails = 1
L2_cache_bank[8]: Access = 85047, Miss = 8410, Miss_rate = 0.099, Pending_hits = 48, Reservation_fails = 364
L2_cache_bank[9]: Access = 87060, Miss = 8018, Miss_rate = 0.092, Pending_hits = 49, Reservation_fails = 414
L2_cache_bank[10]: Access = 85499, Miss = 8375, Miss_rate = 0.098, Pending_hits = 72, Reservation_fails = 5
L2_cache_bank[11]: Access = 87560, Miss = 7864, Miss_rate = 0.090, Pending_hits = 88, Reservation_fails = 2
L2_total_cache_accesses = 1033765
L2_total_cache_misses = 97178
L2_total_cache_miss_rate = 0.0940
L2_total_cache_pending_hits = 774
L2_total_cache_reservation_fails = 2931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 709611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2172
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 713
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8616
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 255
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 397
L2_cache_data_port_util = 0.319
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=4227003
icnt_total_pkts_simt_to_mem=1269475
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.186
	minimum = 6
	maximum = 26
Network latency average = 8.99
	minimum = 6
	maximum = 23
Slowest packet = 2067229
Flit latency average = 7.13667
	minimum = 6
	maximum = 19
Slowest flit = 5496368
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162017
	minimum = 0.0139983 (at node 0)
	maximum = 0.0192476 (at node 16)
Accepted packet rate average = 0.0162017
	minimum = 0.0139983 (at node 0)
	maximum = 0.0192476 (at node 16)
Injected flit rate average = 0.048605
	minimum = 0.0139983 (at node 0)
	maximum = 0.096238 (at node 16)
Accepted flit rate average= 0.048605
	minimum = 0.0174978 (at node 15)
	maximum = 0.0874891 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2149 (12 samples)
	minimum = 6 (12 samples)
	maximum = 267.333 (12 samples)
Network latency average = 21.0096 (12 samples)
	minimum = 6 (12 samples)
	maximum = 214 (12 samples)
Flit latency average = 18.9969 (12 samples)
	minimum = 6 (12 samples)
	maximum = 212.25 (12 samples)
Fragmentation average = 0.0165267 (12 samples)
	minimum = 0 (12 samples)
	maximum = 81.0833 (12 samples)
Injected packet rate average = 0.0566137 (12 samples)
	minimum = 0.0405216 (12 samples)
	maximum = 0.130599 (12 samples)
Accepted packet rate average = 0.0566137 (12 samples)
	minimum = 0.0405216 (12 samples)
	maximum = 0.130599 (12 samples)
Injected flit rate average = 0.12437 (12 samples)
	minimum = 0.0585648 (12 samples)
	maximum = 0.259169 (12 samples)
Accepted flit rate average = 0.12437 (12 samples)
	minimum = 0.0662363 (12 samples)
	maximum = 0.318095 (12 samples)
Injected packet size average = 2.19682 (12 samples)
Accepted packet size average = 2.19682 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 34731 (inst/sec)
gpgpu_simulation_rate = 2100 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
