#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000201bf7abac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000201bf7abc50 .scope module, "tb_porta_and" "tb_porta_and" 3 1;
 .timescale 0 0;
v00000201bf7f5ce0_0 .var "a", 0 0;
v00000201bf7f5d80_0 .var "b", 0 0;
v00000201bf7f3190_0 .var "c", 0 0;
v00000201bf7f3230_0 .net "s", 0 0, v00000201bf7f5ba0_0;  1 drivers
v00000201bf7f32d0_0 .var "sel", 0 0;
S_00000201bf7f5a10 .scope module, "uut" "porta_and" 3 3, 4 1 0, S_00000201bf7abc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 1 "s";
v00000201bf7c2e10_0 .net "a", 0 0, v00000201bf7f5ce0_0;  1 drivers
v00000201bf7c2b20_0 .net "b", 0 0, v00000201bf7f5d80_0;  1 drivers
v00000201bf7abde0_0 .net "c", 0 0, v00000201bf7f3190_0;  1 drivers
v00000201bf7f5ba0_0 .var "s", 0 0;
v00000201bf7f5c40_0 .net "sel", 0 0, v00000201bf7f32d0_0;  1 drivers
E_00000201bf7a9600 .event anyedge, v00000201bf7f5c40_0, v00000201bf7c2e10_0, v00000201bf7c2b20_0, v00000201bf7abde0_0;
    .scope S_00000201bf7f5a10;
T_0 ;
Ewait_0 .event/or E_00000201bf7a9600, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000201bf7f5c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000201bf7c2e10_0;
    %load/vec4 v00000201bf7c2b20_0;
    %and;
    %store/vec4 v00000201bf7f5ba0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000201bf7abde0_0;
    %store/vec4 v00000201bf7f5ba0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000201bf7abc50;
T_1 ;
    %vpi_call/w 3 13 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000201bf7abc50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f3190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f32d0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f32d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f32d0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f5ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f5d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000201bf7f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f32d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f5ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f5d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f3190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000201bf7f32d0_0, 0, 1;
    %delay 10, 0;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_porta_and.sv";
    "and_port.sv";
