{
  "creator": "Yosys 0.9+4081 (git sha1 862e84eb, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2068.1-2352.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$253": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2163.2-2163.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$254": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2165.2-2165.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$255": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2167.2-2167.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$256": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2169.2-2169.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$257": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2171.2-2171.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$258": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2173.2-2173.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$259": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2175.2-2175.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$260": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2177.2-2177.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$261": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2179.2-2179.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$262": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2181.2-2181.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$263": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2183.2-2183.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$264": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2185.2-2185.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$265": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2187.2-2187.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$266": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2189.2-2189.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$267": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2191.2-2191.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$268": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2192.2-2192.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$269": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2193.2-2193.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$270": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2195.2-2195.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2197.2-2197.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2198.2-2198.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2199.2-2199.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2201.2-2201.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$275": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2203.2-2203.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$276": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2204.2-2204.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2205.2-2205.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2207.2-2207.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2209.2-2209.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$280": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2210.2-2210.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$281": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2211.2-2211.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2213.2-2213.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2215.2-2215.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2217.2-2217.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$285": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2219.2-2219.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$286": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2220.2-2220.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2221.2-2221.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.34-2069.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.24-2069.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.29-2069.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2072.9-2072.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.8-2069.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.12-2069.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.16-2069.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.20-2069.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2070.9-2070.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071.9-2071.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.39-2069.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3099.1-3434.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.135-3105.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.127-3105.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.54-3105.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.45-3105.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.36-3105.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.27-3105.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.18-3105.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.9-3105.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.119-3105.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.111-3105.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.103-3105.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.95-3105.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.87-3105.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.79-3105.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.71-3105.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3105.63-3105.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.100-3102.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.91-3102.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.9-3102.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.82-3102.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.73-3102.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.64-3102.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.55-3102.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.46-3102.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.37-3102.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.28-3102.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3102.19-3102.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3101.9-3101.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3101.15-3101.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.150-3100.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.141-3100.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.59-3100.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.49-3100.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.39-3100.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.29-3100.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.19-3100.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.9-3100.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.132-3100.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.123-3100.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.114-3100.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.105-3100.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.96-3100.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.87-3100.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.78-3100.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3100.69-3100.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3101.22-3101.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.100-3104.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.91-3104.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.9-3104.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.82-3104.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.73-3104.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.64-3104.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.55-3104.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.46-3104.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.37-3104.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.28-3104.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3104.19-3104.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3103.9-3103.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3103.15-3103.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.150-3106.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.141-3106.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.59-3106.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.49-3106.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.39-3106.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.29-3106.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.19-3106.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.9-3106.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.132-3106.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.123-3106.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.114-3106.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.105-3106.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.96-3106.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.87-3106.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.78-3106.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3106.69-3106.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3103.22-3103.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:265.1-298.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:301.1-341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.8-303.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.21-303.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.11-303.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:302.13-302.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:634.1-706.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.8-636.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.24-636.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.11-636.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:635.13-635.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:636.21-636.22"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:765.1-837.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.8-767.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.24-767.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.11-767.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:766.13-766.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:767.21-767.22"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:578.1-631.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.8-580.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.24-580.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.11-580.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:579.13-579.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:580.21-580.22"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:709.1-762.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.8-711.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.24-711.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.11-711.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:710.13-710.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:711.21-711.22"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:842.1-875.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:844.8-844.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:844.11-844.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:843.13-843.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:878.1-918.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:880.8-880.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:880.21-880.22"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:880.11-880.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:879.13-879.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1211.1-1283.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.8-1213.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.24-1213.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.11-1213.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212.13-1212.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1213.21-1213.22"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1342.1-1415.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.8-1344.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.24-1344.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.11-1344.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1343.13-1343.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.21-1344.22"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1155.1-1208.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.8-1157.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.24-1157.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.11-1157.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1156.13-1156.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1157.21-1157.22"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1286.1-1339.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.8-1288.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.24-1288.25"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.11-1288.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1287.13-1287.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1288.21-1288.22"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:969.1-1035.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:971.8-971.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:971.14-971.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:970.13-970.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:971.11-971.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1086.1-1152.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088.8-1088.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088.14-1088.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1087.13-1087.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088.11-1088.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:921.1-966.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:923.8-923.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:923.14-923.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922.13-922.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:923.11-923.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1038.1-1083.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1040.8-1040.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1040.14-1040.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1039.13-1039.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1040.11-1040.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:392.1-458.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:394.8-394.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:394.14-394.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:393.13-393.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:394.11-394.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:509.1-575.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:511.8-511.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:511.14-511.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:510.13-510.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:511.11-511.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:344.1-389.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:346.8-346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:346.14-346.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:345.13-345.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:346.11-346.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:461.1-506.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:463.8-463.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:463.14-463.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:462.13-462.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:463.11-463.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2788.1-2792.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2789.8-2789.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2790.9-2790.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2596.1-2613.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2609.9-2609.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2608.8-2608.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2607.8-2607.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2597.8-2597.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2598.8-2598.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2599.8-2599.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2600.8-2600.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2601.8-2601.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2602.8-2602.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2603.8-2603.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.8-2604.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2605.8-2605.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2606.8-2606.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2665.1-2705.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2696.9-2696.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2697.9-2697.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2695.9-2695.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2676.9-2676.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2675.9-2675.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2674.9-2674.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2673.9-2673.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2672.9-2672.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2671.9-2671.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2670.9-2670.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2669.9-2669.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2666.9-2666.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2684.9-2684.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2683.9-2683.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2682.9-2682.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2681.9-2681.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2680.9-2680.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2679.9-2679.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2678.9-2678.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2677.9-2677.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2694.9-2694.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2693.9-2693.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2692.9-2692.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2691.9-2691.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2690.9-2690.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2689.9-2689.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2688.9-2688.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2687.9-2687.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2667.9-2667.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2668.9-2668.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2685.9-2685.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2699.9-2699.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2686.9-2686.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2701.9-2701.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2794.1-2861.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2797.9-2797.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2803.9-2803.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2804.9-2804.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2798.9-2798.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2796.9-2796.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2799.9-2799.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2800.9-2800.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2795.9-2795.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2805.9-2805.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2806.9-2806.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2863.1-2925.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2866.9-2866.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2873.9-2873.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2872.9-2872.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2871.9-2871.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2870.9-2870.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2867.9-2867.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2865.9-2865.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2868.9-2868.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2869.9-2869.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2864.9-2864.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2762.1-2785.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2776.8-2776.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2775.8-2775.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2774.8-2774.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2773.8-2773.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2764.8-2764.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2763.8-2763.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2772.8-2772.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2771.8-2771.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2770.8-2770.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2769.8-2769.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2768.8-2768.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2767.8-2767.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2766.8-2766.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2765.8-2765.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2777.8-2777.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2778.8-2778.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2783.9-2783.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2779.8-2779.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2641.1-2645.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2642.8-2642.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2643.9-2643.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2616.1-2621.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2619.9-2619.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2618.8-2618.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2617.8-2617.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2928.1-3096.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.18-2930.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.12-2937.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.13-2939.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2935.19-2935.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2935.8-2935.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.8-2931.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.21-2930.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.15-2931.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.15-2930.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2929.13-2929.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.22-2931.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.8-2937.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2929.8-2929.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.9-2939.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2930.24-2930.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.29-2931.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2932.17-2932.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2932.8-2932.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2938.16-2938.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2936.18-2936.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2936.8-2936.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2934.18-2934.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2934.8-2934.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2933.17-2933.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2933.8-2933.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.21-2937.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.22-2939.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2453.1-2485.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2462.10-2462.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2460.16-2460.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2459.10-2459.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2464.10-2464.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2461.10-2461.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2455.10-2455.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2457.10-2457.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2456.10-2456.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2458.10-2458.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2454.10-2454.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2467.10-2467.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2465.10-2465.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2488.1-2520.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2495.16-2495.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2494.10-2494.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2499.10-2499.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2496.10-2496.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2489.10-2489.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2490.10-2490.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2492.10-2492.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2491.10-2491.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2493.10-2493.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2498.10-2498.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2502.10-2502.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2501.10-2501.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2419.1-2450.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2428.10-2428.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2426.16-2426.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2425.10-2425.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2430.10-2430.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2427.10-2427.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2420.10-2420.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2421.10-2421.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2423.10-2423.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2422.10-2422.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2424.10-2424.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2429.10-2429.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2433.10-2433.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2432.10-2432.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2431.10-2431.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2357.1-2385.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2364.10-2364.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2362.16-2362.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2361.10-2361.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2366.10-2366.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2363.10-2363.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2359.10-2359.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2360.10-2360.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2358.10-2358.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2365.10-2365.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2369.10-2369.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2368.10-2368.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2367.10-2367.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2388.1-2416.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2395.10-2395.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2393.16-2393.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2392.10-2392.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2397.10-2397.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2394.10-2394.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2389.10-2389.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2390.10-2390.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2391.10-2391.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2396.10-2396.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2400.10-2400.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2399.10-2399.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2398.10-2398.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1419.1-1656.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593$372": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595$373": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601$374": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605$375": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$217": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593.3-1593.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595.3-1595.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1597.3-1597.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$220": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1599.3-1599.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601.3-1601.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$222": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1603.3-1603.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$223": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605.3-1605.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$224": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1607.3-1607.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$225": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1609.3-1609.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593$372_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1593.33-1593.44"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595$373_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1595.34-1595.45"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601$374_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1601.34-1601.45"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605$375_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1605.34-1605.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1429.16-1429.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1424.16-1424.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1421.16-1421.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1422.16-1422.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1420.16-1420.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1423.16-1423.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1428.16-1428.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1425.16-1425.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1426.16-1426.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1430.16-1430.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1427.16-1427.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1658.1-1792.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729$376": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731$377": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737$378": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741$379": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$226": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.3-1729.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$227": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.3-1731.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$228": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1733.3-1733.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$229": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1735.3-1735.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$230": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.3-1737.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$231": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1739.3-1739.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$232": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741.3-1741.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$233": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1743.3-1743.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$234": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1745.3-1745.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729$376_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.33-1729.44"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731$377_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.35-1731.46"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737$378_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.34-1737.45"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741$379_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1741.34-1741.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1668.16-1668.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663.16-1663.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661.16-1661.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1660.16-1660.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1659.16-1659.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1662.16-1662.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1667.16-1667.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1664.16-1664.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1665.16-1665.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669.16-1669.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1666.16-1666.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1930.1-2064.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001$384": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003$385": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009$386": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013$387": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$244": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.3-2001.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$245": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.3-2003.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$246": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2005.3-2005.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$247": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2007.3-2007.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$248": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.3-2009.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$249": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2011.3-2011.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$250": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013.3-2013.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$251": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2015.3-2015.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$252": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2017.3-2017.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001$384_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.34-2001.45"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003$385_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.35-2003.46"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009$386_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.35-2009.46"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013$387_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2013.35-2013.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1940.16-1940.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935.16-1935.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933.16-1933.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1932.16-1932.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1931.16-1931.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1934.16-1934.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1939.16-1939.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1937.16-1937.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1936.16-1936.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941.16-1941.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1938.16-1938.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1794.1-1928.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865$380": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867$381": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873$382": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877$383": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$235": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.3-1865.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$236": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.3-1867.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$237": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1869.3-1869.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$238": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1871.3-1871.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$239": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.3-1873.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$240": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1875.3-1875.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$241": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877.3-1877.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$242": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1879.3-1879.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$243": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1881.3-1881.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865$380_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.34-1865.45"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867$381_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.34-1867.45"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873$382_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.35-1873.46"
          }
        },
        "$logic_and$/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877$383_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1877.35-1877.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1804.16-1804.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799.16-1799.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1796.16-1796.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797.16-1797.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1795.16-1795.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1798.16-1798.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1803.16-1803.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1801.16-1801.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1800.16-1800.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805.16-1805.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1802.16-1802.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2624.1-2638.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2625.8-2625.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2630.9-2630.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2627.8-2627.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2631.9-2631.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2628.8-2628.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2632.9-2632.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2629.8-2629.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2626.8-2626.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2648.1-2662.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2654.9-2654.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2650.8-2650.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2655.9-2655.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2651.8-2651.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2656.9-2656.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2652.8-2652.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2649.8-2649.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2653.8-2653.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2708.1-2759.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2752.9-2752.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2751.9-2751.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2750.9-2750.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2749.9-2749.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2754.9-2754.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2753.9-2753.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2728.9-2728.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2745.9-2745.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2746.9-2746.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2740.9-2740.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2719.9-2719.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2718.9-2718.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2717.9-2717.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2716.9-2716.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2715.9-2715.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2714.9-2714.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2713.9-2713.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2712.9-2712.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2709.9-2709.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2727.9-2727.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2726.9-2726.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2725.9-2725.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2724.9-2724.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2723.9-2723.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2722.9-2722.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2721.9-2721.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2720.9-2720.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2736.9-2736.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2735.9-2735.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2734.9-2734.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2733.9-2733.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2732.9-2732.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2710.9-2710.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2711.9-2711.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2730.9-2730.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2747.9-2747.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2748.9-2748.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2731.9-2731.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2729.9-2729.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2743.9-2743.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2744.9-2744.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2741.9-2741.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2532.1-2593.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2533.15-2533.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.14-2536.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.26-2536.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2534.15-2534.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2537.20-2537.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2535.14-2535.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.49-2536.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.42-2536.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.33-2536.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2536.8-2536.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2525.1-2530.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2526.8-2526.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2528.8-2528.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2527.8-2527.10"
          }
        }
      }
    },
    "memory": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "memory.v:1.1-3.10"
      },
      "ports": {
      },
      "cells": {
      },
      "netnames": {
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "top.v:2.1-157.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PIN_9": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "PIN_2": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PIN_7": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PIN_1": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "PIN_14": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "PIN_15": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "PIN_16": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "PIN_24": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "PIN_23": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PIN_22": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "PIN_21": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "PIN_20": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "PIN_19": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "PIN_18": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "PIN_17": {
          "direction": "output",
          "bits": [ 16 ]
        }
      },
      "cells": {
        "PIN_16_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 17 ],
            "O": [ 9 ]
          }
        },
        "PIN_16_SB_LUT4_O_I3_SB_DFFNE_Q": {
          "hide_name": 0,
          "type": "SB_DFFNE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:4.57-4.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 18 ],
            "E": [ 19 ],
            "Q": [ 17 ]
          }
        },
        "PIN_16_SB_LUT4_O_I3_SB_DFFNE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 21 ],
            "O": [ 19 ]
          }
        },
        "PIN_17_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 23 ],
            "O": [ 16 ]
          }
        },
        "PIN_18_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ 23 ],
            "I3": [ 24 ],
            "O": [ 15 ]
          }
        },
        "PIN_19_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 23 ],
            "I2": [ 24 ],
            "I3": [ 25 ],
            "O": [ 14 ]
          }
        },
        "PIN_20_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 26 ],
            "I3": [ 27 ],
            "O": [ 13 ]
          }
        },
        "PIN_20_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 22 ],
            "I1": [ 23 ],
            "I2": [ 24 ],
            "I3": [ 25 ],
            "O": [ 26 ]
          }
        },
        "PIN_21_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 26 ],
            "I2": [ 27 ],
            "I3": [ 28 ],
            "O": [ 12 ]
          }
        },
        "PIN_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 29 ],
            "O": [ 5 ]
          }
        },
        "PIN_7_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 30 ],
            "E": [ 31 ],
            "Q": [ 29 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 32 ],
            "E": [ 30 ],
            "Q": [ 33 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 34 ],
            "E": [ 30 ],
            "Q": [ 35 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 36 ],
            "E": [ 30 ],
            "Q": [ 37 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 38 ],
            "E": [ 30 ],
            "Q": [ 39 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 40 ],
            "E": [ 30 ],
            "Q": [ 41 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 42 ],
            "E": [ 30 ],
            "Q": [ 43 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 44 ],
            "E": [ 30 ],
            "Q": [ 45 ]
          }
        },
        "adc_spi.DATA_OUT_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 46 ],
            "E": [ 30 ],
            "Q": [ 47 ]
          }
        },
        "adc_spi.DV_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 30 ],
            "E": [ 48 ],
            "Q": [ 49 ]
          }
        },
        "adc_spi.DV_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 50 ],
            "I3": [ 31 ],
            "O": [ 48 ]
          }
        },
        "adc_spi.DV_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 49 ],
            "O": [ 18 ]
          }
        },
        "adc_spi.DV_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 6 ],
            "I1": [ 18 ],
            "I2": [ 21 ],
            "I3": [ 20 ],
            "O": [ 51 ]
          }
        },
        "adc_spi.DV_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 20 ],
            "I3": [ 21 ],
            "O": [ 52 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 53 ],
            "O": [ 4 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 4 ],
            "E": [ 54 ],
            "Q": [ 53 ],
            "S": [ 50 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 55 ],
            "I2": [ 50 ],
            "I3": [ 56 ],
            "O": [ 54 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 57 ],
            "CO": [ 55 ],
            "I0": [ "0" ],
            "I1": [ 58 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 57 ],
            "I0": [ "0" ],
            "I1": [ 60 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 61 ],
            "CO": [ 59 ],
            "I0": [ "0" ],
            "I1": [ 62 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 63 ],
            "CO": [ 61 ],
            "I0": [ "0" ],
            "I1": [ 64 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 65 ],
            "CO": [ 63 ],
            "I0": [ "0" ],
            "I1": [ 66 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 67 ],
            "CO": [ 65 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 69 ],
            "CO": [ 67 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 71 ],
            "O": [ 58 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 72 ],
            "O": [ 60 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 73 ],
            "O": [ 62 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 74 ],
            "O": [ 70 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 75 ],
            "O": [ 66 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 76 ],
            "O": [ 69 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 77 ],
            "O": [ 68 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 78 ],
            "O": [ 64 ]
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 10 ],
            "I3": [ 30 ],
            "O": [ 56 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 80 ],
            "E": [ 31 ],
            "Q": [ 71 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 82 ],
            "E": [ 31 ],
            "Q": [ 72 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 83 ],
            "E": [ 31 ],
            "Q": [ 73 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 84 ],
            "E": [ 31 ],
            "Q": [ 78 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 85 ],
            "E": [ 31 ],
            "Q": [ 75 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 86 ],
            "E": [ 31 ],
            "Q": [ 77 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 87 ],
            "E": [ 31 ],
            "Q": [ 74 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 88 ],
            "E": [ 31 ],
            "Q": [ 76 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 89 ],
            "E": [ 31 ],
            "Q": [ 79 ],
            "R": [ 81 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 79 ],
            "O": [ 89 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 90 ],
            "O": [ 80 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 91 ],
            "O": [ 82 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 92 ],
            "O": [ 83 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 78 ],
            "I3": [ 93 ],
            "O": [ 84 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 75 ],
            "I3": [ 94 ],
            "O": [ 85 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 77 ],
            "I3": [ 95 ],
            "O": [ 86 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 74 ],
            "I3": [ 96 ],
            "O": [ 87 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 76 ],
            "I3": [ 79 ],
            "O": [ 88 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 91 ],
            "CO": [ 90 ],
            "I0": [ "0" ],
            "I1": [ 72 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 92 ],
            "CO": [ 91 ],
            "I0": [ "0" ],
            "I1": [ 73 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 93 ],
            "CO": [ 92 ],
            "I0": [ "0" ],
            "I1": [ 78 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 93 ],
            "I0": [ "0" ],
            "I1": [ 75 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 95 ],
            "CO": [ 94 ],
            "I0": [ "0" ],
            "I1": [ 77 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 96 ],
            "CO": [ 95 ],
            "I0": [ "0" ],
            "I1": [ 74 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 79 ],
            "CO": [ 96 ],
            "I0": [ "0" ],
            "I1": [ 76 ]
          }
        },
        "adc_spi.count_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 30 ],
            "O": [ 81 ]
          }
        },
        "adc_spi.r_case_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:38.5-80.8|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 97 ],
            "Q": [ 30 ]
          }
        },
        "adc_spi.r_case_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 50 ],
            "I3": [ 31 ],
            "O": [ 97 ]
          }
        },
        "adc_spi.r_case_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 98 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 30 ],
            "O": [ 50 ]
          }
        },
        "adc_spi.r_case_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 74 ],
            "I2": [ 75 ],
            "I3": [ 73 ],
            "O": [ 100 ]
          }
        },
        "adc_spi.r_case_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 79 ],
            "I3": [ 78 ],
            "O": [ 99 ]
          }
        },
        "adc_spi.r_case_SB_LUT4_I3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 71 ],
            "I3": [ 77 ],
            "O": [ 98 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 34 ],
            "E": [ 29 ],
            "Q": [ 32 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 36 ],
            "E": [ 29 ],
            "Q": [ 34 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 38 ],
            "E": [ 29 ],
            "Q": [ 36 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 40 ],
            "E": [ 29 ],
            "Q": [ 38 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 42 ],
            "E": [ 29 ],
            "Q": [ 40 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 44 ],
            "E": [ 29 ],
            "Q": [ 42 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 46 ],
            "E": [ 29 ],
            "Q": [ 44 ]
          }
        },
        "adc_spi.shift_out.out_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|shift_reg.v:10.1-16.4|adc-spi.v:26.15-31.10|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 4 ],
            "D": [ 3 ],
            "E": [ 29 ],
            "Q": [ 46 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[0].genblk1.f.c_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:138.1-144.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 101 ],
            "E": [ 10 ],
            "Q": [ 22 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.x_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 22 ],
            "CO": [ 102 ],
            "I0": [ "0" ],
            "I1": [ 23 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.x_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:138.1-144.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 103 ],
            "E": [ 10 ],
            "Q": [ 23 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.x_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 102 ],
            "CO": [ 104 ],
            "I0": [ "0" ],
            "I1": [ 24 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.x_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:138.1-144.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 105 ],
            "E": [ 10 ],
            "Q": [ 24 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.x_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 104 ],
            "CO": [ 106 ],
            "I0": [ "0" ],
            "I1": [ 25 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.x_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:138.1-144.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 107 ],
            "E": [ 10 ],
            "Q": [ 25 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.x_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 108 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.x_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:138.1-144.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 109 ],
            "E": [ 10 ],
            "Q": [ 27 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:138.1-144.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 110 ],
            "E": [ 10 ],
            "Q": [ 28 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 28 ],
            "I3": [ 108 ],
            "O": [ 110 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 106 ],
            "O": [ 109 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 25 ],
            "I3": [ 104 ],
            "O": [ 107 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 102 ],
            "O": [ 105 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 23 ],
            "I3": [ 22 ],
            "O": [ 103 ]
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 22 ],
            "O": [ 101 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "E": [ 112 ],
            "Q": [ 113 ],
            "R": [ 114 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 115 ],
            "E": [ 112 ],
            "Q": [ 116 ],
            "R": [ 114 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 117 ],
            "E": [ 112 ],
            "Q": [ 118 ],
            "R": [ 114 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 119 ],
            "E": [ 112 ],
            "Q": [ 120 ],
            "R": [ 114 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 121 ],
            "E": [ 112 ],
            "Q": [ 122 ],
            "R": [ 114 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 113 ],
            "I3": [ 123 ],
            "O": [ 111 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 116 ],
            "I3": [ 124 ],
            "O": [ 115 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 125 ],
            "O": [ 117 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 120 ],
            "I3": [ 122 ],
            "O": [ 119 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 122 ],
            "O": [ 121 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 124 ],
            "CO": [ 123 ],
            "I0": [ "0" ],
            "I1": [ 116 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 124 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 122 ],
            "CO": [ 125 ],
            "I0": [ "0" ],
            "I1": [ 120 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.data_valid_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 126 ],
            "E": [ 127 ],
            "Q": [ 11 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.data_valid_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 128 ],
            "I3": [ 112 ],
            "O": [ 127 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:44.1-93.4|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 114 ],
            "E": [ 129 ],
            "Q": [ 126 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 10 ],
            "I3": [ 128 ],
            "O": [ 129 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 10 ],
            "O": [ 112 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 122 ],
            "I2": [ 126 ],
            "I3": [ 130 ],
            "O": [ 128 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_LUT4_I2_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 120 ],
            "I1": [ 118 ],
            "I2": [ 116 ],
            "I3": [ 113 ],
            "O": [ 130 ]
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 126 ],
            "O": [ 114 ]
          }
        },
        "sample.count_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 131 ],
            "CO": [ 132 ],
            "I0": [ "0" ],
            "I1": [ 133 ]
          }
        },
        "sample.count_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 134 ],
            "CO": [ 135 ],
            "I0": [ "0" ],
            "I1": [ 136 ]
          }
        },
        "sample.count_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 137 ],
            "CO": [ 134 ],
            "I0": [ "0" ],
            "I1": [ 138 ]
          }
        },
        "sample.count_SB_CARRY_I1_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 139 ],
            "CO": [ 137 ],
            "I0": [ "0" ],
            "I1": [ 140 ]
          }
        },
        "sample.count_SB_CARRY_I1_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 141 ],
            "CO": [ 139 ],
            "I0": [ "0" ],
            "I1": [ 142 ]
          }
        },
        "sample.count_SB_CARRY_I1_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 143 ],
            "CO": [ 141 ],
            "I0": [ "0" ],
            "I1": [ 144 ]
          }
        },
        "sample.count_SB_CARRY_I1_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 145 ],
            "CO": [ 143 ],
            "I0": [ "0" ],
            "I1": [ 146 ]
          }
        },
        "sample.count_SB_CARRY_I1_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 132 ],
            "CO": [ 145 ],
            "I0": [ "0" ],
            "I1": [ 147 ]
          }
        },
        "sample.count_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 148 ],
            "Q": [ 149 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 151 ],
            "Q": [ 136 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 152 ],
            "Q": [ 138 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 153 ],
            "Q": [ 140 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 154 ],
            "Q": [ 142 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 155 ],
            "Q": [ 144 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 156 ],
            "Q": [ 146 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 157 ],
            "Q": [ 147 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 158 ],
            "Q": [ 133 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 159 ],
            "Q": [ 131 ],
            "R": [ 150 ]
          }
        },
        "sample.count_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 138 ],
            "I3": [ 137 ],
            "O": [ 152 ]
          }
        },
        "sample.count_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 140 ],
            "I3": [ 139 ],
            "O": [ 153 ]
          }
        },
        "sample.count_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 142 ],
            "I3": [ 141 ],
            "O": [ 154 ]
          }
        },
        "sample.count_SB_LUT4_I2_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 144 ],
            "I3": [ 143 ],
            "O": [ 155 ]
          }
        },
        "sample.count_SB_LUT4_I2_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 146 ],
            "I3": [ 145 ],
            "O": [ 156 ]
          }
        },
        "sample.count_SB_LUT4_I2_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 147 ],
            "I3": [ 132 ],
            "O": [ 157 ]
          }
        },
        "sample.count_SB_LUT4_I2_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 133 ],
            "I3": [ 131 ],
            "O": [ 158 ]
          }
        },
        "sample.count_SB_LUT4_I2_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 149 ],
            "I3": [ 135 ],
            "O": [ 148 ]
          }
        },
        "sample.count_SB_LUT4_I2_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 136 ],
            "I3": [ 134 ],
            "O": [ 151 ]
          }
        },
        "sample.count_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 131 ],
            "O": [ 159 ]
          }
        },
        "sample.sample_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:13.1-25.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 150 ],
            "Q": [ 10 ]
          }
        },
        "sample.sample_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ 161 ],
            "I2": [ 140 ],
            "I3": [ 136 ],
            "O": [ 150 ]
          }
        },
        "sample.sample_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 131 ],
            "I1": [ 138 ],
            "I2": [ 149 ],
            "I3": [ 133 ],
            "O": [ 161 ]
          }
        },
        "sample.sample_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 146 ],
            "I2": [ 144 ],
            "I3": [ 142 ],
            "O": [ 160 ]
          }
        },
        "sample.sample_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 30 ],
            "I3": [ 10 ],
            "O": [ 31 ]
          }
        },
        "test.SPI_Master_Inst.i_TX_DV_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 6 ],
            "I2": [ 21 ],
            "I3": [ 49 ],
            "O": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_Clk_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:226.3-236.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 163 ],
            "Q": [ 7 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:164.3-190.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 164 ],
            "E": [ 165 ],
            "Q": [ 8 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 167 ],
            "I2": [ 168 ],
            "I3": [ 169 ],
            "O": [ 164 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 170 ],
            "I1": [ 171 ],
            "I2": [ 172 ],
            "I3": [ 173 ],
            "O": [ 166 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 175 ],
            "I2": [ 173 ],
            "I3": [ 172 ],
            "O": [ 167 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 176 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 174 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 180 ],
            "I3": [ 178 ],
            "O": [ 175 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 181 ],
            "I2": [ 182 ],
            "I3": [ 178 ],
            "O": [ 170 ]
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 168 ],
            "I3": [ 178 ],
            "O": [ 171 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 184 ],
            "Q": [ 6 ],
            "R": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 185 ],
            "CO": [ 184 ],
            "I0": [ "0" ],
            "I1": [ 186 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 187 ],
            "CO": [ 185 ],
            "I0": [ "0" ],
            "I1": [ 188 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 189 ],
            "CO": [ 187 ],
            "I0": [ "0" ],
            "I1": [ 190 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 191 ],
            "CO": [ 189 ],
            "I0": [ "0" ],
            "I1": [ 192 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 184 ],
            "I2": [ 193 ],
            "I3": [ 162 ],
            "O": [ 194 ]
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 162 ],
            "I3": [ 184 ],
            "O": [ 195 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 196 ],
            "E": [ 195 ],
            "Q": [ 197 ],
            "R": [ 198 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 199 ],
            "E": [ 195 ],
            "Q": [ 193 ],
            "R": [ 198 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 193 ],
            "O": [ 199 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 197 ],
            "I3": [ 193 ],
            "O": [ 196 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 200 ],
            "E": [ 194 ],
            "Q": [ 201 ],
            "R": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 202 ],
            "E": [ 194 ],
            "Q": [ 203 ],
            "R": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 204 ],
            "E": [ 194 ],
            "Q": [ 205 ],
            "R": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 191 ],
            "E": [ 194 ],
            "Q": [ 206 ],
            "R": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 205 ],
            "O": [ 192 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 206 ],
            "O": [ 191 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 203 ],
            "O": [ 190 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 201 ],
            "O": [ 188 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 207 ],
            "O": [ 186 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ "1" ],
            "I3": [ 208 ],
            "O": [ 209 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ "1" ],
            "I3": [ 210 ],
            "O": [ 200 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 203 ],
            "I2": [ "1" ],
            "I3": [ 211 ],
            "O": [ 202 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 205 ],
            "I2": [ "1" ],
            "I3": [ 206 ],
            "O": [ 204 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 210 ],
            "CO": [ 208 ],
            "I0": [ 201 ],
            "I1": [ "1" ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 211 ],
            "CO": [ 210 ],
            "I0": [ 203 ],
            "I1": [ "1" ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 206 ],
            "CO": [ 211 ],
            "I0": [ 205 ],
            "I1": [ "1" ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 209 ],
            "E": [ 194 ],
            "Q": [ 207 ],
            "S": [ 162 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 212 ],
            "E": [ 213 ],
            "Q": [ 163 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 195 ],
            "I3": [ 193 ],
            "O": [ 213 ]
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 163 ],
            "O": [ 212 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:164.3-190.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 214 ],
            "E": [ 215 ],
            "Q": [ 178 ],
            "S": [ 216 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:164.3-190.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 217 ],
            "E": [ 215 ],
            "Q": [ 173 ],
            "S": [ 216 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:164.3-190.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 218 ],
            "E": [ 215 ],
            "Q": [ 172 ],
            "S": [ 6 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 169 ],
            "I3": [ 172 ],
            "O": [ 218 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:186.27-186.48|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ "1" ],
            "I3": [ 219 ],
            "O": [ 214 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:186.27-186.48|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 173 ],
            "I2": [ "1" ],
            "I3": [ 172 ],
            "O": [ 217 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:186.27-186.48|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 172 ],
            "CO": [ 219 ],
            "I0": [ 173 ],
            "I1": [ "1" ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 6 ],
            "I3": [ 169 ],
            "O": [ 216 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 33 ],
            "E": [ 162 ],
            "Q": [ 168 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 35 ],
            "E": [ 162 ],
            "Q": [ 182 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 37 ],
            "E": [ 162 ],
            "Q": [ 180 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 39 ],
            "E": [ 162 ],
            "Q": [ 177 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 41 ],
            "E": [ 162 ],
            "Q": [ 183 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "E": [ 162 ],
            "Q": [ 181 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "E": [ 162 ],
            "Q": [ 179 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "E": [ 162 ],
            "Q": [ 176 ]
          }
        },
        "test.SPI_Master_Inst.r_TX_DV_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:144.3-159.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 162 ],
            "Q": [ 169 ]
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:86.3-139.6|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 198 ],
            "Q": [ 220 ],
            "R": [ 221 ]
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 197 ],
            "I3": [ 193 ],
            "O": [ 198 ]
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 195 ],
            "O": [ 221 ]
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 169 ],
            "I2": [ 220 ],
            "I3": [ 6 ],
            "O": [ 165 ]
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 216 ],
            "I3": [ 220 ],
            "O": [ 215 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 222 ],
            "E": [ 223 ],
            "Q": [ 224 ],
            "R": [ 52 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 225 ],
            "E": [ 223 ],
            "Q": [ 226 ],
            "R": [ 52 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 227 ],
            "E": [ 223 ],
            "Q": [ 228 ],
            "R": [ 52 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 229 ],
            "E": [ 223 ],
            "Q": [ 230 ],
            "R": [ 52 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 224 ],
            "O": [ 231 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 226 ],
            "O": [ 232 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 230 ],
            "O": [ 229 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 233 ],
            "O": [ 234 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 228 ],
            "O": [ 235 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 236 ],
            "O": [ 237 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 238 ],
            "E": [ 223 ],
            "Q": [ 236 ],
            "S": [ 52 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 239 ],
            "E": [ 223 ],
            "Q": [ 233 ],
            "S": [ 52 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ "1" ],
            "I3": [ 240 ],
            "O": [ 222 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 226 ],
            "I2": [ "1" ],
            "I3": [ 241 ],
            "O": [ 225 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 236 ],
            "I2": [ "1" ],
            "I3": [ 242 ],
            "O": [ 238 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 228 ],
            "I2": [ "1" ],
            "I3": [ 243 ],
            "O": [ 227 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 233 ],
            "I2": [ "1" ],
            "I3": [ 230 ],
            "O": [ 239 ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 241 ],
            "CO": [ 240 ],
            "I0": [ 226 ],
            "I1": [ "1" ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 242 ],
            "CO": [ 241 ],
            "I0": [ 236 ],
            "I1": [ "1" ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 243 ],
            "CO": [ 242 ],
            "I0": [ 228 ],
            "I1": [ "1" ]
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 230 ],
            "CO": [ 243 ],
            "I0": [ 233 ],
            "I1": [ "1" ]
          }
        },
        "test.r_SM_CS_SB_DFFNESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFNESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:22.66-22.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "E": [ 245 ],
            "Q": [ 21 ],
            "R": [ 246 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFNESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:106.1-141.4|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:23.66-23.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 244 ],
            "E": [ 245 ],
            "Q": [ 20 ],
            "S": [ 246 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 21 ],
            "I3": [ 20 ],
            "O": [ 244 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 52 ],
            "I3": [ 51 ],
            "O": [ 245 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 248 ],
            "CO": [ 247 ],
            "I0": [ "0" ],
            "I1": [ 231 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 249 ],
            "CO": [ 248 ],
            "I0": [ "0" ],
            "I1": [ 232 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 250 ],
            "CO": [ 249 ],
            "I0": [ "0" ],
            "I1": [ 237 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 251 ],
            "CO": [ 250 ],
            "I0": [ "0" ],
            "I1": [ 235 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 229 ],
            "CO": [ 251 ],
            "I0": [ "0" ],
            "I1": [ 234 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 247 ],
            "I1": [ 6 ],
            "I2": [ 21 ],
            "I3": [ 20 ],
            "O": [ 223 ]
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_S_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 20 ],
            "O": [ 246 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:4.11-4.14"
          }
        },
        "Im_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:52.11-52.17"
          }
        },
        "PIN_1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "top.v:8.12-8.17"
          }
        },
        "PIN_14": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "top.v:9.12-9.18"
          }
        },
        "PIN_15": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "top.v:10.12-10.18"
          }
        },
        "PIN_16": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "top.v:11.12-11.18"
          }
        },
        "PIN_16_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 17, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "PIN_16_SB_LUT4_O_I3_SB_DFFNE_Q_E": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "PIN_17": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "top.v:19.12-19.18"
          }
        },
        "PIN_18": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "top.v:18.12-18.18"
          }
        },
        "PIN_19": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "top.v:17.12-17.18"
          }
        },
        "PIN_2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top.v:6.12-6.17"
          }
        },
        "PIN_20": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "top.v:16.12-16.18"
          }
        },
        "PIN_20_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 26, 27, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "PIN_21": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "top.v:15.12-15.18"
          }
        },
        "PIN_22": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top.v:14.12-14.18"
          }
        },
        "PIN_23": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "top.v:13.12-13.18"
          }
        },
        "PIN_24": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "top.v:12.12-12.18"
          }
        },
        "PIN_7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "top.v:7.12-7.17"
          }
        },
        "PIN_7_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "PIN_9": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top.v:5.11-5.16"
          }
        },
        "Re_out": {
          "hide_name": 0,
          "bits": [ 16, 15, 14, 13, 12 ],
          "attributes": {
          }
        },
        "a_im": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:33.11-33.15"
          }
        },
        "a_re": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:32.11-32.15"
          }
        },
        "adc_data": {
          "hide_name": 0,
          "bits": [ 47, 45, 43, 41, 39, 37, 35, 33 ],
          "attributes": {
            "src": "top.v:48.11-48.19"
          }
        },
        "adc_spi.CLOCK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adc_spi CLOCK",
            "src": "top.v:73.9-82.10|adc-spi.v:5.11-5.16"
          }
        },
        "adc_spi.CS": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "adc_spi CS",
            "src": "top.v:73.9-82.10|adc-spi.v:8.16-8.18"
          }
        },
        "adc_spi.DATA_IN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "adc_spi DATA_IN",
            "src": "top.v:73.9-82.10|adc-spi.v:6.11-6.18"
          }
        },
        "adc_spi.DATA_OUT": {
          "hide_name": 0,
          "bits": [ 47, 45, 43, 41, 39, 37, 35, 33 ],
          "attributes": {
            "hdlname": "adc_spi DATA_OUT",
            "src": "top.v:73.9-82.10|adc-spi.v:10.37-10.45"
          }
        },
        "adc_spi.DV": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "adc_spi DV",
            "src": "top.v:73.9-82.10|adc-spi.v:11.16-11.18"
          }
        },
        "adc_spi.DV_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
          }
        },
        "adc_spi.DV_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 6, 18, 21, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc_spi.DV_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 247, 52, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc_spi.SAMPLE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "adc_spi SAMPLE",
            "src": "top.v:73.9-82.10|adc-spi.v:7.11-7.17"
          }
        },
        "adc_spi.SCLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "adc_spi SCLK",
            "src": "top.v:73.9-82.10|adc-spi.v:9.16-9.20"
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 69, 67, 65, 63, 61, 59, 57, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 69, 67, 65, 63, 61, 59, 57 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 69, 70, 68, 66, 64, 62, 60, 58 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:57.20-57.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "adc_spi.SCLK_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 55, 50, 56 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc_spi.count": {
          "hide_name": 0,
          "bits": [ 79, 76, 74, 77, 75, 78, 73, 72, 71 ],
          "attributes": {
            "hdlname": "adc_spi count",
            "src": "top.v:73.9-82.10|adc-spi.v:23.14-23.19"
          }
        },
        "adc_spi.count_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 89, 76, 74, 77, 75, 78, 73, 72, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 89, 88, 87, 86, 85, 84, 83, 82, 80 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "adc_spi.count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 79, 96, 95, 94, 93, 92, 91, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:70.26-70.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "adc_spi.count_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 30, 81 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:40.5-79.12|adc-spi.v:0.0-0.0|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "adc_spi.r_CS": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "adc_spi r_CS",
            "src": "top.v:73.9-82.10|adc-spi.v:21.9-21.13"
          }
        },
        "adc_spi.r_DV": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "adc_spi r_DV",
            "src": "top.v:73.9-82.10|adc-spi.v:20.9-20.13"
          }
        },
        "adc_spi.r_Data_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "adc_spi r_Data_in",
            "src": "top.v:73.9-82.10|adc-spi.v:19.9-19.18"
          }
        },
        "adc_spi.r_SPI_CLK": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "adc_spi r_SPI_CLK",
            "src": "top.v:73.9-82.10|adc-spi.v:18.9-18.18"
          }
        },
        "adc_spi.r_case": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "adc_spi r_case",
            "src": "top.v:73.9-82.10|adc-spi.v:22.9-22.15"
          }
        },
        "adc_spi.r_case_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:73.9-82.10|adc-spi.v:40.5-79.12|adc-spi.v:0.0-0.0|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "adc_spi.r_case_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 30 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "adc_spi.shift_out.clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "adc_spi shift_out clk",
            "src": "top.v:73.9-82.10|shift_reg.v:4.9-4.12|adc-spi.v:26.15-31.10"
          }
        },
        "adc_spi.shift_out.d": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "adc_spi shift_out d",
            "src": "top.v:73.9-82.10|shift_reg.v:3.9-3.10|adc-spi.v:26.15-31.10"
          }
        },
        "adc_spi.shift_out.en": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "adc_spi shift_out en",
            "src": "top.v:73.9-82.10|shift_reg.v:5.9-5.11|adc-spi.v:26.15-31.10"
          }
        },
        "adc_spi.shift_out.out": {
          "hide_name": 0,
          "bits": [ 46, 44, 42, 40, 38, 36, 34, 32 ],
          "attributes": {
            "hdlname": "adc_spi shift_out out",
            "src": "top.v:73.9-82.10|shift_reg.v:7.24-7.27|adc-spi.v:26.15-31.10"
          }
        },
        "adc_spi.w_data_o": {
          "hide_name": 0,
          "bits": [ 46, 44, 42, 40, 38, 36, 34, 32 ],
          "attributes": {
            "hdlname": "adc_spi w_data_o",
            "src": "top.v:73.9-82.10|adc-spi.v:24.31-24.39"
          }
        },
        "b_im": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:35.11-35.15"
          }
        },
        "b_re": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:34.11-34.15"
          }
        },
        "bf_test.A_im": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test A_im",
            "src": "top.v:56.13-70.6|bfprocessor.v:4.21-4.25"
          }
        },
        "bf_test.A_re": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 27, 28, 252, 253 ],
          "attributes": {
            "hdlname": "bf_test A_re",
            "src": "top.v:56.13-70.6|bfprocessor.v:4.15-4.19",
            "unused_bits": "6 7"
          }
        },
        "bf_test.B_im": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test B_im",
            "src": "top.v:56.13-70.6|bfprocessor.v:5.21-5.25"
          }
        },
        "bf_test.B_re": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test B_re",
            "src": "top.v:56.13-70.6|bfprocessor.v:5.15-5.19"
          }
        },
        "bf_test.C_minus_S": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test C_minus_S",
            "src": "top.v:56.13-70.6|bfprocessor.v:7.25-7.34"
          }
        },
        "bf_test.C_plus_S": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test C_plus_S",
            "src": "top.v:56.13-70.6|bfprocessor.v:7.15-7.23"
          }
        },
        "bf_test.D_im": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test D_im",
            "src": "top.v:56.13-70.6|bfprocessor.v:10.22-10.26"
          }
        },
        "bf_test.D_re": {
          "hide_name": 0,
          "bits": [ 16, 15, 14, 13, 12, "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test D_re",
            "src": "top.v:56.13-70.6|bfprocessor.v:10.16-10.20"
          }
        },
        "bf_test.adder_D_im.answer": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im answer",
            "src": "top.v:56.13-70.6|adder.v:6.18-6.24|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.carry": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im carry",
            "src": "top.v:56.13-70.6|adder.v:11.16-11.21|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.carry_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im carry_out",
            "src": "top.v:56.13-70.6|adder.v:7.11-7.20|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[0].genblk1.f.c": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[0].genblk1.f c",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.13-27.14|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[0].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[0].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.11-27.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[0].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[0].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.10-26.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[0].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.12-26.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[1].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[1].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[1].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[1].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[1].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[1].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[1].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[1].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[1].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[2].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[2].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[2].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[2].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[2].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[2].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[2].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[2].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[2].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[3].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[3].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[3].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[3].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[3].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[3].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[3].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[3].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[3].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[4].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[4].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[4].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[4].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[4].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[4].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[4].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[4].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[4].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[5].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[5].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[5].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[5].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[5].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[5].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[5].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[5].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[5].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[6].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[6].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[6].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[6].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[6].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[6].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[6].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[6].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[6].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[7].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[7].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[7].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[7].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[7].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[7].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[7].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[7].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[7].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[7].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[8].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[8].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[8].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[8].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[8].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[8].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[8].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.generate_N_bit_Adder[8].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im generate_N_bit_Adder[8].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.input1": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im input1",
            "src": "top.v:56.13-70.6|adder.v:4.17-4.23|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_im.input2": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_im input2",
            "src": "top.v:56.13-70.6|adder.v:5.17-5.23|bfprocessor.v:53.1-58.3"
          }
        },
        "bf_test.adder_D_re.answer": {
          "hide_name": 0,
          "bits": [ "x", 16, 15, 14, 13, 12, "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re answer",
            "src": "top.v:56.13-70.6|adder.v:6.18-6.24|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.carry": {
          "hide_name": 0,
          "bits": [ 22, 254, 255, 256, 257, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re carry",
            "src": "top.v:56.13-70.6|adder.v:11.16-11.21|bfprocessor.v:44.1-49.3",
            "unused_bits": "1 2 3 4"
          }
        },
        "bf_test.adder_D_re.carry_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re carry_out",
            "src": "top.v:56.13-70.6|adder.v:7.11-7.20|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[0].genblk1.f.c": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[0].genblk1.f c",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.13-27.14|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[0].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[0].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.11-27.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[0].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.10-26.11|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[0].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.12-26.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[1].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[1].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[1].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[1].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.x_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "0", 22, 102, 104, 106, 108, 258, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22",
            "unused_bits": "6 7"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[1].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[1].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[2].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[2].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[2].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[2].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[2].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[2].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[3].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[3].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[3].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[3].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[3].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[3].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[4].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[4].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[4].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[4].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[4].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[4].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[5].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[5].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[5].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[5].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 103, 105, 107, 109, 110, 260, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:142.18-142.29|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "6 7"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[5].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[5].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[6].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[6].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[6].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[6].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[6].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[6].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[6].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[6].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[6].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[7].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[7].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[7].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[7].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[7].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[7].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[7].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[7].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[7].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[7].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[8].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[8].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[8].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[8].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[8].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[8].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[8].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:44.1-49.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_D_re.generate_N_bit_Adder[8].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re generate_N_bit_Adder[8].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_D_re.input1": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 27, 28, 252, 253, 253 ],
          "attributes": {
            "hdlname": "bf_test adder_D_re input1",
            "src": "top.v:56.13-70.6|adder.v:4.17-4.23|bfprocessor.v:44.1-49.3",
            "unused_bits": "6 7 8"
          }
        },
        "bf_test.adder_D_re.input2": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_D_re input2",
            "src": "top.v:56.13-70.6|adder.v:5.17-5.23|bfprocessor.v:44.1-49.3"
          }
        },
        "bf_test.adder_E_im.answer": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im answer",
            "src": "top.v:56.13-70.6|adder.v:6.18-6.24|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.carry": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im carry",
            "src": "top.v:56.13-70.6|adder.v:11.16-11.21|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.carry_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im carry_out",
            "src": "top.v:56.13-70.6|adder.v:7.11-7.20|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[0].genblk1.f.c": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[0].genblk1.f c",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.13-27.14|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[0].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[0].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.11-27.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[0].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[0].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.10-26.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[0].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[0].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.12-26.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[1].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[1].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[1].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[1].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[1].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[1].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[1].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[1].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[1].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[2].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[2].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[2].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[2].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[2].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[2].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[2].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[2].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[2].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[3].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[3].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[3].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[3].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[3].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[3].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[3].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[3].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[4].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[4].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[4].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[4].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[4].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[4].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[4].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[4].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[4].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[4].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[5].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[5].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[5].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[5].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[5].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[5].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[5].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[5].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[6].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[6].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[6].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[6].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[6].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[6].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[6].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[6].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[6].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[7].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[7].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[7].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[7].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[7].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[7].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[7].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[7].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[7].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[8].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[8].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[8].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[8].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[8].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[8].genblk1.f s",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.11-34.12|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[8].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[8].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.generate_N_bit_Adder[8].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im generate_N_bit_Adder[8].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.input1": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im input1",
            "src": "top.v:56.13-70.6|adder.v:4.17-4.23|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_im.input2": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_im input2",
            "src": "top.v:56.13-70.6|adder.v:5.17-5.23|bfprocessor.v:61.1-66.3"
          }
        },
        "bf_test.adder_E_re.carry": {
          "hide_name": 0,
          "bits": [ 22, "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re carry",
            "src": "top.v:56.13-70.6|adder.v:11.16-11.21|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.carry_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re carry_out",
            "src": "top.v:56.13-70.6|adder.v:7.11-7.20|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[0].genblk1.f.c": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[0].genblk1.f c",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:27.13-27.14|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[0].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[0].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.10-26.11|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[0].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[0].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:17.14-17.55|adder.v:26.12-26.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[1].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[1].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[1].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[1].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[1].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[1].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[1].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[1].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[2].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[2].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[2].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[2].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[2].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[2].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[2].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[3].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[3].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[3].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[3].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[3].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[3].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[3].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[3].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[4].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[4].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[4].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[4].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[4].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[4].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[4].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[4].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[5].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[5].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[5].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[5].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[5].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[5].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[5].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[5].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[6].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[6].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[6].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[6].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[6].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[6].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[6].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[6].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[7].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[7].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[7].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[7].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[7].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[7].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[7].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[7].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[8].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[8].genblk1.f c_in",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.14-33.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[8].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[8].genblk1.f c_out",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:34.13-34.18|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[8].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[8].genblk1.f x",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.10-33.11|bfprocessor.v:69.1-74.3",
            "unused_bits": "0 "
          }
        },
        "bf_test.adder_E_re.generate_N_bit_Adder[8].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re generate_N_bit_Adder[8].genblk1.f y",
            "src": "top.v:56.13-70.6|adder.v:19.14-19.66|adder.v:33.12-33.13|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.adder_E_re.input1": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 27, 28, 252, 253, 253 ],
          "attributes": {
            "hdlname": "bf_test adder_E_re input1",
            "src": "top.v:56.13-70.6|adder.v:4.17-4.23|bfprocessor.v:69.1-74.3",
            "unused_bits": "6 7 8"
          }
        },
        "bf_test.adder_E_re.input2": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test adder_E_re input2",
            "src": "top.v:56.13-70.6|adder.v:5.17-5.23|bfprocessor.v:69.1-74.3"
          }
        },
        "bf_test.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "bf_test clk",
            "src": "top.v:56.13-70.6|bfprocessor.v:3.9-3.12"
          }
        },
        "bf_test.data_valid": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "bf_test data_valid",
            "src": "top.v:56.13-70.6|bfprocessor.v:9.10-9.20"
          }
        },
        "bf_test.i_C": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test i_C",
            "src": "top.v:56.13-70.6|bfprocessor.v:6.15-6.18"
          }
        },
        "bf_test.neg_b_im.neg": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test neg_b_im neg",
            "src": "top.v:56.13-70.6|adder.v:43.18-43.21|bfprocessor.v:84.1-88.3"
          }
        },
        "bf_test.neg_b_im.pos": {
          "hide_name": 0,
          "bits": [ "0", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test neg_b_im pos",
            "src": "top.v:56.13-70.6|adder.v:42.17-42.20|bfprocessor.v:84.1-88.3"
          }
        },
        "bf_test.neg_b_re.neg": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test neg_b_re neg",
            "src": "top.v:56.13-70.6|adder.v:43.18-43.21|bfprocessor.v:77.1-81.3"
          }
        },
        "bf_test.neg_b_re.pos": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test neg_b_re pos",
            "src": "top.v:56.13-70.6|adder.v:42.17-42.20|bfprocessor.v:77.1-81.3"
          }
        },
        "bf_test.r_D_re": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test r_D_re",
            "src": "top.v:56.13-70.6|bfprocessor.v:14.10-14.16"
          }
        },
        "bf_test.start_calc": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "bf_test start_calc",
            "src": "top.v:56.13-70.6|bfprocessor.v:8.9-8.19"
          }
        },
        "bf_test.twid_mult_test.adder_E.answer": {
          "hide_name": 0,
          "bits": [ 16, 15, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E answer",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:6.18-6.24|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.carry": {
          "hide_name": 0,
          "bits": [ "0", "0", 14, "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E carry",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:11.16-11.21|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.carry_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E carry_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:7.11-7.20|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[0].genblk1.f.c": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[0].genblk1.f c",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:27.13-27.14|adder.v:17.14-17.55|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[0].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[0].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:27.11-27.12|adder.v:17.14-17.55|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[0].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[0].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:26.10-26.11|adder.v:17.14-17.55|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[0].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[0].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:26.12-26.13|adder.v:17.14-17.55|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[1].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[1].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[1].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[1].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[1].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[1].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[2].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[2].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[2].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[2].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[2].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[2].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[3].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[3].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[3].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[3].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[3].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[3].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[4].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[4].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[4].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[4].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[4].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[4].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[4].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[4].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[4].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[4].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[5].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[5].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[5].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[5].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[5].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[5].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[5].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[5].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[5].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[5].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[6].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[6].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[6].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[6].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[6].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[6].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[6].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[6].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[6].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[6].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[7].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[7].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[7].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[7].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[7].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[7].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[7].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[7].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[7].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[7].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[8].genblk1.f.c_in": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[8].genblk1.f c_in",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.14-33.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[8].genblk1.f.c_out": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[8].genblk1.f c_out",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.13-34.18|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[8].genblk1.f.s": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[8].genblk1.f s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:34.11-34.12|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[8].genblk1.f.x": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[8].genblk1.f x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.10-33.11|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.generate_N_bit_Adder[8].genblk1.f.y": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E generate_N_bit_Adder[8].genblk1.f y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:33.12-33.13|adder.v:19.14-19.66|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.input1": {
          "hide_name": 0,
          "bits": [ 16, 15, 14, 13, 12, "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E input1",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:4.17-4.23|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.adder_E.input2": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test adder_E input2",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:32.1-36.3|adder.v:5.17-5.23|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test clk",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:3.8-3.11|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.data_valid": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test data_valid",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:12.9-12.19|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.i_c": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test i_c",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:7.13-7.16|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.i_c_minus_s": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test i_c_minus_s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:9.13-9.24|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.i_c_plus_s": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test i_c_plus_s",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:8.13-8.23|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.i_x": {
          "hide_name": 0,
          "bits": [ 16, 15, 14, 13, 12, "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test i_x",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:5.13-5.16|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.i_y": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test i_y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:6.13-6.16|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_I.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_I clk",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:66.19-73.3|mult.v:5.9-5.12|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_I.input_0": {
          "hide_name": 0,
          "bits": [ 16, 15, 14, 13, 12, "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_I input_0",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:66.19-73.3|mult.v:7.15-7.22|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_I.input_1": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_I input_1",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:66.19-73.3|mult.v:8.15-8.22|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_I.start": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_I start",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:66.19-73.3|mult.v:6.9-6.14|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_R.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_R clk",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:57.19-64.3|mult.v:5.9-5.12|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_R.input_0": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_R input_0",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:57.19-64.3|mult.v:7.15-7.22|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_R.input_1": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_R input_1",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:57.19-64.3|mult.v:8.15-8.22|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_R.start": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_R start",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:57.19-64.3|mult.v:6.9-6.14|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z clk",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:5.9-5.12|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count": {
          "hide_name": 0,
          "bits": [ 122, 120, 118, 116, 113 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z count",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:13.10-13.15|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 121, 119, 117, 115, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 122, 125, 124, 123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:89.13-89.25|bfprocessor.v:28.14-40.3|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.count_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 128, 112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.data_valid": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z data_valid",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:9.14-9.24|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.data_valid_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.input_0": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z input_0",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:7.15-7.22|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.input_1": {
          "hide_name": 0,
          "bits": [ 16, 15, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z input_1",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:8.15-8.22|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.start": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z start",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:6.9-6.14|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state": {
          "hide_name": 0,
          "bits": [ 126, "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test multiplier_Z state",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:76.19-84.3|mult.v:14.11-14.16|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 129 ],
          "attributes": {
          }
        },
        "bf_test.twid_mult_test.multiplier_Z.state_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 122, 126, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "bf_test.twid_mult_test.start": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test start",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:4.8-4.13|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.w_add_answer": {
          "hide_name": 0,
          "bits": [ 16, 15, "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test w_add_answer",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:15.12-15.24|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.w_mult_dv": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test w_mult_dv",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:28.6-28.15|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.w_neg_y": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test w_neg_y",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:25.12-25.19|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.y_neg.neg": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test y_neg neg",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:87.1-91.3|adder.v:43.18-43.21|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.twid_mult_test.y_neg.pos": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test twid_mult_test y_neg pos",
            "src": "top.v:56.13-70.6|twiddle_multiplier.v:87.1-91.3|adder.v:42.17-42.20|bfprocessor.v:28.14-40.3"
          }
        },
        "bf_test.w_d_im": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test w_d_im",
            "src": "top.v:56.13-70.6|bfprocessor.v:24.12-24.18"
          }
        },
        "bf_test.w_d_re": {
          "hide_name": 0,
          "bits": [ "x", 16, 15, 14, 13, 12, "x", "x", "x" ],
          "attributes": {
            "hdlname": "bf_test w_d_re",
            "src": "top.v:56.13-70.6|bfprocessor.v:23.12-23.18"
          }
        },
        "bf_test.w_e_im": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "bf_test w_e_im",
            "src": "top.v:56.13-70.6|bfprocessor.v:26.12-26.18"
          }
        },
        "bf_test.w_neg_b_im": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test w_neg_b_im",
            "src": "top.v:56.13-70.6|bfprocessor.v:21.12-21.22"
          }
        },
        "bf_test.w_neg_b_re": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "0", "1", "1", "1", "1" ],
          "attributes": {
            "hdlname": "bf_test w_neg_b_re",
            "src": "top.v:56.13-70.6|bfprocessor.v:20.12-20.22"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ "0", "1", "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:36.11-36.12"
          }
        },
        "c_minus_s": {
          "hide_name": 0,
          "bits": [ "1", "1", "0", "0", "1", "0", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:38.11-38.20"
          }
        },
        "c_plus_s": {
          "hide_name": 0,
          "bits": [ "1", "0", "0", "1", "0", "1", "0", "0", "0" ],
          "attributes": {
            "src": "top.v:37.11-37.19"
          }
        },
        "count": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 27, 28, 252, 253 ],
          "attributes": {
            "src": "top.v:41.11-41.16",
            "unused_bits": "6 7"
          }
        },
        "data_valid": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "top.v:46.6-46.16"
          }
        },
        "sample.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "sample clk",
            "src": "top.v:85.1-89.6|sampler.v:4.8-4.11"
          }
        },
        "sample.count": {
          "hide_name": 0,
          "bits": [ 131, 133, 147, 146, 144, 142, 140, 138, 136, 149 ],
          "attributes": {
            "hdlname": "sample count",
            "src": "top.v:85.1-89.6|sampler.v:8.26-8.31"
          }
        },
        "sample.count_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ "0", 131, 132, 145, 143, 141, 139, 137, 134, 135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "sample.count_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 159, 158, 157, 156, 155, 154, 153, 152, 151, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:85.1-89.6|sampler.v:15.11-15.23|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "sample.sample": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "sample sample",
            "src": "top.v:85.1-89.6|sampler.v:5.13-5.19"
          }
        },
        "sample.sample_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "sample.sample_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 160, 161, 140, 136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "sample.sample_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 50, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "shift_1.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "shift_1 clk",
            "src": "top.v:91.13-104.6|shift_8bit.v:4.9-4.12"
          }
        },
        "shift_1.data": {
          "hide_name": 0,
          "bits": [ 47, 45, 43, 41, 39, 37, 35, 33 ],
          "attributes": {
            "hdlname": "shift_1 data",
            "src": "top.v:91.13-104.6|shift_8bit.v:3.15-3.19"
          }
        },
        "shift_1.en": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "shift_1 en",
            "src": "top.v:91.13-104.6|shift_8bit.v:5.9-5.11"
          }
        },
        "test.SPI_Master_Inst.i_Clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst i_Clk",
            "src": "top.v:107.27-121.6|SPI_Master.v:39.17-39.22|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.i_Rst_L": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst i_Rst_L",
            "src": "top.v:107.27-121.6|SPI_Master.v:38.17-38.24|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.i_SPI_MISO": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst i_SPI_MISO",
            "src": "top.v:107.27-121.6|SPI_Master.v:52.15-52.25|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.i_TX_Byte": {
          "hide_name": 0,
          "bits": [ 47, 45, 43, 41, 39, 37, 35, 33 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst i_TX_Byte",
            "src": "top.v:107.27-121.6|SPI_Master.v:42.17-42.26|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.i_TX_DV": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst i_TX_DV",
            "src": "top.v:107.27-121.6|SPI_Master.v:43.17-43.24|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.o_SPI_Clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst o_SPI_Clk",
            "src": "top.v:107.27-121.6|SPI_Master.v:51.15-51.24|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst o_SPI_MOSI",
            "src": "top.v:107.27-121.6|SPI_Master.v:53.15-53.25|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 166, 167, 168, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 174, 175, 173, 172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 170, 171, 172, 173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst o_TX_Ready",
            "src": "top.v:107.27-121.6|SPI_Master.v:44.17-44.27|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 191, 189, 187, 185, 184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 191, 189, 187, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_SPI_Clk",
            "src": "top.v:107.27-121.6|SPI_Master.v:61.7-61.16|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count": {
          "hide_name": 0,
          "bits": [ 193, 197 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_SPI_Clk_Count",
            "src": "top.v:107.27-121.6|SPI_Master.v:60.41-60.56|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 199, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:124.30-124.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 199, 196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:124.30-124.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges": {
          "hide_name": 0,
          "bits": [ 206, 205, 203, 201, 207 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_SPI_Clk_Edges",
            "src": "top.v:107.27-121.6|SPI_Master.v:62.13-62.28|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 191, 192, 190, 188, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:109.16-109.35|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 191, 204, 202, 200, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 206, 211, 210, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:115.30-115.52|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "top.v:107.27-121.6|SPI_Master.v:118.30-118.40|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count": {
          "hide_name": 0,
          "bits": [ 172, 173, 178 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_TX_Bit_Count",
            "src": "top.v:107.27-121.6|SPI_Master.v:69.13-69.27|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 262, 217, 214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:186.27-186.48|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "0 "
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 172, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master.v:186.27-186.48|SPI_Master_With_Single_CS.v:84.9-103.5|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "test.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S": {
          "hide_name": 0,
          "bits": [ 216, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "test.SPI_Master_Inst.r_TX_Byte": {
          "hide_name": 0,
          "bits": [ 176, 179, 181, 183, 177, 180, 182, 168 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_TX_Byte",
            "src": "top.v:107.27-121.6|SPI_Master.v:66.13-66.22|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_TX_DV": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_TX_DV",
            "src": "top.v:107.27-121.6|SPI_Master.v:65.13-65.20|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst r_Trailing_Edge",
            "src": "top.v:107.27-121.6|SPI_Master.v:64.7-64.22|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "test.SPI_Master_Inst.w_CPHA": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst w_CPHA",
            "src": "top.v:107.27-121.6|SPI_Master.v:58.8-58.14|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.SPI_Master_Inst.w_CPOL": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "test SPI_Master_Inst w_CPOL",
            "src": "top.v:107.27-121.6|SPI_Master.v:57.8-57.14|SPI_Master_With_Single_CS.v:84.9-103.5"
          }
        },
        "test.count": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "test count",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:70.13-70.18"
          }
        },
        "test.i_Clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "test i_Clk",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:43.17-43.22"
          }
        },
        "test.i_Rst_L": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "test i_Rst_L",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:42.17-42.24"
          }
        },
        "test.i_SPI_MISO": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "test i_SPI_MISO",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:58.11-58.21"
          }
        },
        "test.i_TX_Byte": {
          "hide_name": 0,
          "bits": [ 47, 45, 43, 41, 39, 37, 35, 33 ],
          "attributes": {
            "hdlname": "test i_TX_Byte",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:47.17-47.26"
          }
        },
        "test.i_TX_DV": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "test i_TX_DV",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:48.17-48.24"
          }
        },
        "test.master_ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "test master_ready",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:55.11-55.23"
          }
        },
        "test.o_SPI_CS_n": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "test o_SPI_CS_n",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:60.11-60.21"
          }
        },
        "test.o_SPI_Clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "test o_SPI_Clk",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:57.11-57.20"
          }
        },
        "test.o_SPI_MOSI": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "test o_SPI_MOSI",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:59.11-59.21"
          }
        },
        "test.o_TX_Ready": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "hdlname": "test o_TX_Ready",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:49.17-49.27"
          }
        },
        "test.r_CS_Inactive_Count": {
          "hide_name": 0,
          "bits": [ 230, 233, 228, 236, 226, 224 ],
          "attributes": {
            "hdlname": "test r_CS_Inactive_Count",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:74.13-74.32"
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 229, 234, 235, 237, 232, 231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D": {
          "hide_name": 0,
          "bits": [ 229, 239, 227, 238, 225, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27"
          }
        },
        "test.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 230, 243, 242, 241, 240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:132.36-132.62|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "test.r_CS_n": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "test r_CS_n",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:72.7-72.13"
          }
        },
        "test.r_SM_CS": {
          "hide_name": 0,
          "bits": [ 21, 20 ],
          "attributes": {
            "hdlname": "test r_SM_CS",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:71.13-71.20"
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_D": {
          "hide_name": 0,
          "bits": [ "0", "0", 244, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:108.3-139.10|SPI_Master_With_Single_CS.v:0.0-0.0|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 229, 251, 250, 249, 248, 247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 229, 251, 250, 249, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:130.15-130.38|/home/misterdulister/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_E_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
          }
        },
        "test.r_SM_CS_SB_DFFNESS_Q_S": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "test.w_Master_Ready": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "test w_Master_Ready",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:76.8-76.22"
          }
        },
        "test.wait_idle": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "1" ],
          "attributes": {
            "hdlname": "test wait_idle",
            "src": "top.v:107.27-121.6|SPI_Master_With_Single_CS.v:73.13-73.22"
          }
        },
        "tx_ready": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
            "src": "top.v:47.6-47.14"
          }
        },
        "w_bf_valid": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "top.v:53.6-53.16"
          }
        },
        "w_count": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 27, 28, 252, 253 ],
          "attributes": {
            "src": "top.v:43.12-43.19",
            "unused_bits": "6 7"
          }
        },
        "w_sample": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "top.v:45.6-45.14"
          }
        }
      }
    }
  }
}
