
Exam22-12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008854  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  080089f8  080089f8  000189f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e78  08008e78  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08008e78  08008e78  00018e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e80  08008e80  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e80  08008e80  00018e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e84  08008e84  00018e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08008e88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000116c  200001f0  08009078  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000135c  08009078  0002135c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011672  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000243d  00000000  00000000  00031892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  00033cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000de0  00000000  00000000  00034b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018398  00000000  00000000  00035968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001108c  00000000  00000000  0004dd00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ad06  00000000  00000000  0005ed8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f9a92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005160  00000000  00000000  000f9ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080089dc 	.word	0x080089dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	080089dc 	.word	0x080089dc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <readCol>:
void setCol(uint8_t iCol);
void init_Keyboard();
void scanKeyboard();
void keyboardCallback();

uint8_t readCol() {
 8000eb0:	b598      	push	{r3, r4, r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) << 3)
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	4811      	ldr	r0, [pc, #68]	; (8000efc <readCol+0x4c>)
 8000eb8:	f002 fa92 	bl	80033e0 <HAL_GPIO_ReadPin>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	b2dc      	uxtb	r4, r3
			+ (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2) << 2)
 8000ec2:	2104      	movs	r1, #4
 8000ec4:	480d      	ldr	r0, [pc, #52]	; (8000efc <readCol+0x4c>)
 8000ec6:	f002 fa8b 	bl	80033e0 <HAL_GPIO_ReadPin>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	b2db      	uxtb	r3, r3
 8000ed0:	4423      	add	r3, r4
 8000ed2:	b2dc      	uxtb	r4, r3
			+ (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) << 1)
 8000ed4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ed8:	4808      	ldr	r0, [pc, #32]	; (8000efc <readCol+0x4c>)
 8000eda:	f002 fa81 	bl	80033e0 <HAL_GPIO_ReadPin>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	4423      	add	r3, r4
 8000ee6:	b2dc      	uxtb	r4, r3
			+ (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_12) << 0);
 8000ee8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000eec:	4803      	ldr	r0, [pc, #12]	; (8000efc <readCol+0x4c>)
 8000eee:	f002 fa77 	bl	80033e0 <HAL_GPIO_ReadPin>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	4423      	add	r3, r4
 8000ef6:	b2db      	uxtb	r3, r3
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	bd98      	pop	{r3, r4, r7, pc}
 8000efc:	40020800 	.word	0x40020800

08000f00 <setCol>:

void setCol(uint8_t iCol) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11,
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	2b03      	cmp	r3, #3
 8000f0e:	bf0c      	ite	eq
 8000f10:	2301      	moveq	r3, #1
 8000f12:	2300      	movne	r3, #0
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	461a      	mov	r2, r3
 8000f18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f1c:	4815      	ldr	r0, [pc, #84]	; (8000f74 <setCol+0x74>)
 8000f1e:	f002 fa77 	bl	8003410 <HAL_GPIO_WritePin>
			((iCol == 3) ? GPIO_PIN_SET : GPIO_PIN_RESET));
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10,
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	bf0c      	ite	eq
 8000f28:	2301      	moveq	r3, #1
 8000f2a:	2300      	movne	r3, #0
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	461a      	mov	r2, r3
 8000f30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f34:	480f      	ldr	r0, [pc, #60]	; (8000f74 <setCol+0x74>)
 8000f36:	f002 fa6b 	bl	8003410 <HAL_GPIO_WritePin>
			((iCol == 2) ? GPIO_PIN_SET : GPIO_PIN_RESET));
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	2b01      	cmp	r3, #1
 8000f3e:	bf0c      	ite	eq
 8000f40:	2301      	moveq	r3, #1
 8000f42:	2300      	movne	r3, #0
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	461a      	mov	r2, r3
 8000f48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f4c:	4809      	ldr	r0, [pc, #36]	; (8000f74 <setCol+0x74>)
 8000f4e:	f002 fa5f 	bl	8003410 <HAL_GPIO_WritePin>
			((iCol == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET));
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	bf0c      	ite	eq
 8000f58:	2301      	moveq	r3, #1
 8000f5a:	2300      	movne	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	461a      	mov	r2, r3
 8000f60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f64:	4803      	ldr	r0, [pc, #12]	; (8000f74 <setCol+0x74>)
 8000f66:	f002 fa53 	bl	8003410 <HAL_GPIO_WritePin>
			((iCol == 0) ? GPIO_PIN_SET : GPIO_PIN_RESET));

}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40020800 	.word	0x40020800

08000f78 <init_Keyboard>:

void init_Keyboard() {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
	// initialized the pressed matrix
	for (int i = 0; i < 4; i++)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	e00b      	b.n	8000f9c <init_Keyboard+0x24>
		memset(pressed[i], 0, 4);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	4a0b      	ldr	r2, [pc, #44]	; (8000fb8 <init_Keyboard+0x40>)
 8000f8a:	4413      	add	r3, r2
 8000f8c:	2204      	movs	r2, #4
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4618      	mov	r0, r3
 8000f92:	f003 fed3 	bl	8004d3c <memset>
	for (int i = 0; i < 4; i++)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3301      	adds	r3, #1
 8000f9a:	607b      	str	r3, [r7, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b03      	cmp	r3, #3
 8000fa0:	ddf0      	ble.n	8000f84 <init_Keyboard+0xc>

	// KEYBOARD
	setCol(iCol_Keyboard);
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <init_Keyboard+0x44>)
 8000fa4:	f993 3000 	ldrsb.w	r3, [r3]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff ffa8 	bl	8000f00 <setCol>
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000354 	.word	0x20000354
 8000fbc:	2000020c 	.word	0x2000020c

08000fc0 <keyboardCallback>:

void keyboardCallback(){
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
	//// KEYBOARD
	uint8_t row = readCol();
 8000fc6:	f7ff ff73 	bl	8000eb0 <readCol>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	70fb      	strb	r3, [r7, #3]

	// writing the letter for each button pressed in that column
	for (int iRow = 0; iRow < 4; iRow++) {
 8000fce:	2300      	movs	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]
 8000fd2:	e038      	b.n	8001046 <keyboardCallback+0x86>
		if (!(row & (1 << iRow))) {
 8000fd4:	78fa      	ldrb	r2, [r7, #3]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	fa42 f303 	asr.w	r3, r2, r3
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d122      	bne.n	800102a <keyboardCallback+0x6a>
			if (pressed[iRow][iCol_Keyboard] < 3) {
 8000fe4:	4b26      	ldr	r3, [pc, #152]	; (8001080 <keyboardCallback+0xc0>)
 8000fe6:	f993 3000 	ldrsb.w	r3, [r3]
 8000fea:	4619      	mov	r1, r3
 8000fec:	4a25      	ldr	r2, [pc, #148]	; (8001084 <keyboardCallback+0xc4>)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	f993 3000 	ldrsb.w	r3, [r3]
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	dc20      	bgt.n	8001040 <keyboardCallback+0x80>
				pressed[iRow][iCol_Keyboard]++;
 8000ffe:	4b20      	ldr	r3, [pc, #128]	; (8001080 <keyboardCallback+0xc0>)
 8001000:	f993 3000 	ldrsb.w	r3, [r3]
 8001004:	491f      	ldr	r1, [pc, #124]	; (8001084 <keyboardCallback+0xc4>)
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	0092      	lsls	r2, r2, #2
 800100a:	440a      	add	r2, r1
 800100c:	441a      	add	r2, r3
 800100e:	f992 2000 	ldrsb.w	r2, [r2]
 8001012:	b2d2      	uxtb	r2, r2
 8001014:	3201      	adds	r2, #1
 8001016:	b2d2      	uxtb	r2, r2
 8001018:	b250      	sxtb	r0, r2
 800101a:	491a      	ldr	r1, [pc, #104]	; (8001084 <keyboardCallback+0xc4>)
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	0092      	lsls	r2, r2, #2
 8001020:	440a      	add	r2, r1
 8001022:	4413      	add	r3, r2
 8001024:	4602      	mov	r2, r0
 8001026:	701a      	strb	r2, [r3, #0]
 8001028:	e00a      	b.n	8001040 <keyboardCallback+0x80>
			}
		} else {
			pressed[iRow][iCol_Keyboard] = 0;
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <keyboardCallback+0xc0>)
 800102c:	f993 3000 	ldrsb.w	r3, [r3]
 8001030:	4619      	mov	r1, r3
 8001032:	4a14      	ldr	r2, [pc, #80]	; (8001084 <keyboardCallback+0xc4>)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	4413      	add	r3, r2
 800103a:	440b      	add	r3, r1
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
	for (int iRow = 0; iRow < 4; iRow++) {
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3301      	adds	r3, #1
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2b03      	cmp	r3, #3
 800104a:	ddc3      	ble.n	8000fd4 <keyboardCallback+0x14>
		}
	}

	// changing the column
	iCol_Keyboard = (iCol_Keyboard + 1) % 4;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <keyboardCallback+0xc0>)
 800104e:	f993 3000 	ldrsb.w	r3, [r3]
 8001052:	3301      	adds	r3, #1
 8001054:	425a      	negs	r2, r3
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	f002 0203 	and.w	r2, r2, #3
 800105e:	bf58      	it	pl
 8001060:	4253      	negpl	r3, r2
 8001062:	b25a      	sxtb	r2, r3
 8001064:	4b06      	ldr	r3, [pc, #24]	; (8001080 <keyboardCallback+0xc0>)
 8001066:	701a      	strb	r2, [r3, #0]
	setCol(iCol_Keyboard);
 8001068:	4b05      	ldr	r3, [pc, #20]	; (8001080 <keyboardCallback+0xc0>)
 800106a:	f993 3000 	ldrsb.w	r3, [r3]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ff45 	bl	8000f00 <setCol>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2000020c 	.word	0x2000020c
 8001084:	20000354 	.word	0x20000354

08001088 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800108c:	f000 fdfe 	bl	8001c8c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001090:	f000 f828 	bl	80010e4 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	MX_DMA_Init();
 8001094:	f000 f980 	bl	8001398 <MX_DMA_Init>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001098:	f000 f99e 	bl	80013d8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 800109c:	f000 f952 	bl	8001344 <MX_USART2_UART_Init>
	MX_DMA_Init();
 80010a0:	f000 f97a 	bl	8001398 <MX_DMA_Init>
	MX_ADC1_Init();
 80010a4:	f000 f88a 	bl	80011bc <MX_ADC1_Init>
	MX_TIM3_Init();
 80010a8:	f000 f8da 	bl	8001260 <MX_TIM3_Init>
	MX_TIM11_Init();
 80010ac:	f000 f926 	bl	80012fc <MX_TIM11_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim3);
 80010b0:	4808      	ldr	r0, [pc, #32]	; (80010d4 <main+0x4c>)
 80010b2:	f002 fe8b 	bl	8003dcc <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim11);
 80010b6:	4808      	ldr	r0, [pc, #32]	; (80010d8 <main+0x50>)
 80010b8:	f002 ff0a 	bl	8003ed0 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) data, bufflen);
 80010bc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80010c0:	4906      	ldr	r1, [pc, #24]	; (80010dc <main+0x54>)
 80010c2:	4807      	ldr	r0, [pc, #28]	; (80010e0 <main+0x58>)
 80010c4:	f000 ffd8 	bl	8002078 <HAL_ADC_Start_DMA>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	init_Keyboard();
 80010c8:	f7ff ff56 	bl	8000f78 <init_Keyboard>
	while (1) {
		scanKeyboard();
 80010cc:	f000 fa06 	bl	80014dc <scanKeyboard>
 80010d0:	e7fc      	b.n	80010cc <main+0x44>
 80010d2:	bf00      	nop
 80010d4:	2000021c 	.word	0x2000021c
 80010d8:	200002ac 	.word	0x200002ac
 80010dc:	20000364 	.word	0x20000364
 80010e0:	20000264 	.word	0x20000264

080010e4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b094      	sub	sp, #80	; 0x50
 80010e8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80010ea:	f107 0320 	add.w	r3, r7, #32
 80010ee:	2230      	movs	r2, #48	; 0x30
 80010f0:	2100      	movs	r1, #0
 80010f2:	4618      	mov	r0, r3
 80010f4:	f003 fe22 	bl	8004d3c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001108:	2300      	movs	r3, #0
 800110a:	60bb      	str	r3, [r7, #8]
 800110c:	4b29      	ldr	r3, [pc, #164]	; (80011b4 <SystemClock_Config+0xd0>)
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	4a28      	ldr	r2, [pc, #160]	; (80011b4 <SystemClock_Config+0xd0>)
 8001112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001116:	6413      	str	r3, [r2, #64]	; 0x40
 8001118:	4b26      	ldr	r3, [pc, #152]	; (80011b4 <SystemClock_Config+0xd0>)
 800111a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001120:	60bb      	str	r3, [r7, #8]
 8001122:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <SystemClock_Config+0xd4>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001130:	4a21      	ldr	r2, [pc, #132]	; (80011b8 <SystemClock_Config+0xd4>)
 8001132:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b1f      	ldr	r3, [pc, #124]	; (80011b8 <SystemClock_Config+0xd4>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001144:	2302      	movs	r3, #2
 8001146:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001148:	2301      	movs	r3, #1
 800114a:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800114c:	2310      	movs	r3, #16
 800114e:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001150:	2302      	movs	r3, #2
 8001152:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001154:	2300      	movs	r3, #0
 8001156:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001158:	2310      	movs	r3, #16
 800115a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 800115c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001160:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001162:	2304      	movs	r3, #4
 8001164:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001166:	2307      	movs	r3, #7
 8001168:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800116a:	f107 0320 	add.w	r3, r7, #32
 800116e:	4618      	mov	r0, r3
 8001170:	f002 f968 	bl	8003444 <HAL_RCC_OscConfig>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <SystemClock_Config+0x9a>
		Error_Handler();
 800117a:	f000 faf7 	bl	800176c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800117e:	230f      	movs	r3, #15
 8001180:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001182:	2302      	movs	r3, #2
 8001184:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001186:	2300      	movs	r3, #0
 8001188:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800118a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800118e:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	2102      	movs	r1, #2
 800119a:	4618      	mov	r0, r3
 800119c:	f002 fbca 	bl	8003934 <HAL_RCC_ClockConfig>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <SystemClock_Config+0xc6>
		Error_Handler();
 80011a6:	f000 fae1 	bl	800176c <Error_Handler>
	}
}
 80011aa:	bf00      	nop
 80011ac:	3750      	adds	r7, #80	; 0x50
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40007000 	.word	0x40007000

080011bc <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80011c2:	463b      	mov	r3, r7
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80011ce:	4b22      	ldr	r3, [pc, #136]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011d0:	4a22      	ldr	r2, [pc, #136]	; (800125c <MX_ADC1_Init+0xa0>)
 80011d2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011d4:	4b20      	ldr	r3, [pc, #128]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011da:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011dc:	4b1e      	ldr	r3, [pc, #120]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80011e2:	4b1d      	ldr	r3, [pc, #116]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80011e8:	4b1b      	ldr	r3, [pc, #108]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ee:	4b1a      	ldr	r3, [pc, #104]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <MX_ADC1_Init+0x9c>)
 80011f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011fc:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 80011fe:	4b16      	ldr	r3, [pc, #88]	; (8001258 <MX_ADC1_Init+0x9c>)
 8001200:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001204:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001206:	4b14      	ldr	r3, [pc, #80]	; (8001258 <MX_ADC1_Init+0x9c>)
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 800120c:	4b12      	ldr	r3, [pc, #72]	; (8001258 <MX_ADC1_Init+0x9c>)
 800120e:	2201      	movs	r2, #1
 8001210:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001212:	4b11      	ldr	r3, [pc, #68]	; (8001258 <MX_ADC1_Init+0x9c>)
 8001214:	2201      	movs	r2, #1
 8001216:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800121a:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <MX_ADC1_Init+0x9c>)
 800121c:	2201      	movs	r2, #1
 800121e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001220:	480d      	ldr	r0, [pc, #52]	; (8001258 <MX_ADC1_Init+0x9c>)
 8001222:	f000 fda5 	bl	8001d70 <HAL_ADC_Init>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <MX_ADC1_Init+0x74>
		Error_Handler();
 800122c:	f000 fa9e 	bl	800176c <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8001230:	2300      	movs	r3, #0
 8001232:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001234:	2301      	movs	r3, #1
 8001236:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001238:	2307      	movs	r3, #7
 800123a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800123c:	463b      	mov	r3, r7
 800123e:	4619      	mov	r1, r3
 8001240:	4805      	ldr	r0, [pc, #20]	; (8001258 <MX_ADC1_Init+0x9c>)
 8001242:	f001 f81d 	bl	8002280 <HAL_ADC_ConfigChannel>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_ADC1_Init+0x94>
		Error_Handler();
 800124c:	f000 fa8e 	bl	800176c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001250:	bf00      	nop
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20000264 	.word	0x20000264
 800125c:	40012000 	.word	0x40012000

08001260 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001266:	f107 0308 	add.w	r3, r7, #8
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001274:	463b      	mov	r3, r7
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800127c:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <MX_TIM3_Init+0x94>)
 800127e:	4a1e      	ldr	r2, [pc, #120]	; (80012f8 <MX_TIM3_Init+0x98>)
 8001280:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 42 - 1;
 8001282:	4b1c      	ldr	r3, [pc, #112]	; (80012f4 <MX_TIM3_Init+0x94>)
 8001284:	2229      	movs	r2, #41	; 0x29
 8001286:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001288:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <MX_TIM3_Init+0x94>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 2000 - 1;
 800128e:	4b19      	ldr	r3, [pc, #100]	; (80012f4 <MX_TIM3_Init+0x94>)
 8001290:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001294:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001296:	4b17      	ldr	r3, [pc, #92]	; (80012f4 <MX_TIM3_Init+0x94>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800129c:	4b15      	ldr	r3, [pc, #84]	; (80012f4 <MX_TIM3_Init+0x94>)
 800129e:	2200      	movs	r2, #0
 80012a0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80012a2:	4814      	ldr	r0, [pc, #80]	; (80012f4 <MX_TIM3_Init+0x94>)
 80012a4:	f002 fd42 	bl	8003d2c <HAL_TIM_Base_Init>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM3_Init+0x52>
		Error_Handler();
 80012ae:	f000 fa5d 	bl	800176c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012b6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80012b8:	f107 0308 	add.w	r3, r7, #8
 80012bc:	4619      	mov	r1, r3
 80012be:	480d      	ldr	r0, [pc, #52]	; (80012f4 <MX_TIM3_Init+0x94>)
 80012c0:	f002 ff70 	bl	80041a4 <HAL_TIM_ConfigClockSource>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM3_Init+0x6e>
		Error_Handler();
 80012ca:	f000 fa4f 	bl	800176c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012ce:	2320      	movs	r3, #32
 80012d0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80012d6:	463b      	mov	r3, r7
 80012d8:	4619      	mov	r1, r3
 80012da:	4806      	ldr	r0, [pc, #24]	; (80012f4 <MX_TIM3_Init+0x94>)
 80012dc:	f003 f96c 	bl	80045b8 <HAL_TIMEx_MasterConfigSynchronization>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80012e6:	f000 fa41 	bl	800176c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80012ea:	bf00      	nop
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000021c 	.word	0x2000021c
 80012f8:	40000400 	.word	0x40000400

080012fc <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
	/* USER CODE END TIM11_Init 0 */

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8001300:	4b0e      	ldr	r3, [pc, #56]	; (800133c <MX_TIM11_Init+0x40>)
 8001302:	4a0f      	ldr	r2, [pc, #60]	; (8001340 <MX_TIM11_Init+0x44>)
 8001304:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 48 - 1;
 8001306:	4b0d      	ldr	r3, [pc, #52]	; (800133c <MX_TIM11_Init+0x40>)
 8001308:	222f      	movs	r2, #47	; 0x2f
 800130a:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130c:	4b0b      	ldr	r3, [pc, #44]	; (800133c <MX_TIM11_Init+0x40>)
 800130e:	2200      	movs	r2, #0
 8001310:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 1000 - 1;
 8001312:	4b0a      	ldr	r3, [pc, #40]	; (800133c <MX_TIM11_Init+0x40>)
 8001314:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001318:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131a:	4b08      	ldr	r3, [pc, #32]	; (800133c <MX_TIM11_Init+0x40>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b06      	ldr	r3, [pc, #24]	; (800133c <MX_TIM11_Init+0x40>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8001326:	4805      	ldr	r0, [pc, #20]	; (800133c <MX_TIM11_Init+0x40>)
 8001328:	f002 fd00 	bl	8003d2c <HAL_TIM_Base_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM11_Init+0x3a>
		Error_Handler();
 8001332:	f000 fa1b 	bl	800176c <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	200002ac 	.word	0x200002ac
 8001340:	40014800 	.word	0x40014800

08001344 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001348:	4b11      	ldr	r3, [pc, #68]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800134a:	4a12      	ldr	r2, [pc, #72]	; (8001394 <MX_USART2_UART_Init+0x50>)
 800134c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800134e:	4b10      	ldr	r3, [pc, #64]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001350:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001354:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001356:	4b0e      	ldr	r3, [pc, #56]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800135c:	4b0c      	ldr	r3, [pc, #48]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001362:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001368:	4b09      	ldr	r3, [pc, #36]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800136a:	220c      	movs	r2, #12
 800136c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <MX_USART2_UART_Init+0x4c>)
 800137c:	f003 f99e 	bl	80046bc <HAL_UART_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8001386:	f000 f9f1 	bl	800176c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20001304 	.word	0x20001304
 8001394:	40004400 	.word	0x40004400

08001398 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <MX_DMA_Init+0x3c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <MX_DMA_Init+0x3c>)
 80013a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_DMA_Init+0x3c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	2038      	movs	r0, #56	; 0x38
 80013c0:	f001 fae3 	bl	800298a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013c4:	2038      	movs	r0, #56	; 0x38
 80013c6:	f001 fafc 	bl	80029c2 <HAL_NVIC_EnableIRQ>

}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40023800 	.word	0x40023800

080013d8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08a      	sub	sp, #40	; 0x28
 80013dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	4b37      	ldr	r3, [pc, #220]	; (80014d0 <MX_GPIO_Init+0xf8>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	4a36      	ldr	r2, [pc, #216]	; (80014d0 <MX_GPIO_Init+0xf8>)
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	6313      	str	r3, [r2, #48]	; 0x30
 80013fe:	4b34      	ldr	r3, [pc, #208]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	f003 0304 	and.w	r3, r3, #4
 8001406:	613b      	str	r3, [r7, #16]
 8001408:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	4b30      	ldr	r3, [pc, #192]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	4a2f      	ldr	r2, [pc, #188]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001418:	6313      	str	r3, [r2, #48]	; 0x30
 800141a:	4b2d      	ldr	r3, [pc, #180]	; (80014d0 <MX_GPIO_Init+0xf8>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60bb      	str	r3, [r7, #8]
 800142a:	4b29      	ldr	r3, [pc, #164]	; (80014d0 <MX_GPIO_Init+0xf8>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	4a28      	ldr	r2, [pc, #160]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001430:	f043 0301 	orr.w	r3, r3, #1
 8001434:	6313      	str	r3, [r2, #48]	; 0x30
 8001436:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	60bb      	str	r3, [r7, #8]
 8001440:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	4b22      	ldr	r3, [pc, #136]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a21      	ldr	r2, [pc, #132]	; (80014d0 <MX_GPIO_Init+0xf8>)
 800144c:	f043 0302 	orr.w	r3, r3, #2
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b1f      	ldr	r3, [pc, #124]	; (80014d0 <MX_GPIO_Init+0xf8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	607b      	str	r3, [r7, #4]
 800145c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800145e:	2200      	movs	r2, #0
 8001460:	2120      	movs	r1, #32
 8001462:	481c      	ldr	r0, [pc, #112]	; (80014d4 <MX_GPIO_Init+0xfc>)
 8001464:	f001 ffd4 	bl	8003410 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8001468:	2200      	movs	r2, #0
 800146a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800146e:	481a      	ldr	r0, [pc, #104]	; (80014d8 <MX_GPIO_Init+0x100>)
 8001470:	f001 ffce 	bl	8003410 <HAL_GPIO_WritePin>
			GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PC13 PC2 PC3 PC12 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_12;
 8001474:	f243 030c 	movw	r3, #12300	; 0x300c
 8001478:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147a:	2300      	movs	r3, #0
 800147c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001482:	f107 0314 	add.w	r3, r7, #20
 8001486:	4619      	mov	r1, r3
 8001488:	4813      	ldr	r0, [pc, #76]	; (80014d8 <MX_GPIO_Init+0x100>)
 800148a:	f001 fe25 	bl	80030d8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 800148e:	2320      	movs	r3, #32
 8001490:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149a:	2300      	movs	r3, #0
 800149c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	480b      	ldr	r0, [pc, #44]	; (80014d4 <MX_GPIO_Init+0xfc>)
 80014a6:	f001 fe17 	bl	80030d8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC8 PC9 PC10 PC11 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 80014aa:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80014ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_GPIO_Init+0x100>)
 80014c4:	f001 fe08 	bl	80030d8 <HAL_GPIO_Init>
}
 80014c8:	bf00      	nop
 80014ca:	3728      	adds	r7, #40	; 0x28
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40020000 	.word	0x40020000
 80014d8:	40020800 	.word	0x40020800

080014dc <scanKeyboard>:

/* USER CODE BEGIN 4 */
void scanKeyboard() {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// scans all the keyboard
	for (uint8_t x = 0; x < 4; x++) {
 80014e2:	2300      	movs	r3, #0
 80014e4:	71fb      	strb	r3, [r7, #7]
 80014e6:	e04e      	b.n	8001586 <scanKeyboard+0xaa>
		for (uint8_t y = 0; y < 4; y++) {
 80014e8:	2300      	movs	r3, #0
 80014ea:	71bb      	strb	r3, [r7, #6]
 80014ec:	e045      	b.n	800157a <scanKeyboard+0x9e>
			if (pressed[x][y] == 3) {
 80014ee:	79fa      	ldrb	r2, [r7, #7]
 80014f0:	79bb      	ldrb	r3, [r7, #6]
 80014f2:	4929      	ldr	r1, [pc, #164]	; (8001598 <scanKeyboard+0xbc>)
 80014f4:	0092      	lsls	r2, r2, #2
 80014f6:	440a      	add	r2, r1
 80014f8:	4413      	add	r3, r2
 80014fa:	f993 3000 	ldrsb.w	r3, [r3]
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d138      	bne.n	8001574 <scanKeyboard+0x98>
				pressed[x][y]++;
 8001502:	79fa      	ldrb	r2, [r7, #7]
 8001504:	79bb      	ldrb	r3, [r7, #6]
 8001506:	4824      	ldr	r0, [pc, #144]	; (8001598 <scanKeyboard+0xbc>)
 8001508:	0091      	lsls	r1, r2, #2
 800150a:	4401      	add	r1, r0
 800150c:	4419      	add	r1, r3
 800150e:	f991 1000 	ldrsb.w	r1, [r1]
 8001512:	b2c9      	uxtb	r1, r1
 8001514:	3101      	adds	r1, #1
 8001516:	b2c9      	uxtb	r1, r1
 8001518:	b248      	sxtb	r0, r1
 800151a:	491f      	ldr	r1, [pc, #124]	; (8001598 <scanKeyboard+0xbc>)
 800151c:	0092      	lsls	r2, r2, #2
 800151e:	440a      	add	r2, r1
 8001520:	4413      	add	r3, r2
 8001522:	4602      	mov	r2, r0
 8001524:	701a      	strb	r2, [r3, #0]
				if (keyboard_mapping[x][y] == '0'
 8001526:	79fa      	ldrb	r2, [r7, #7]
 8001528:	79bb      	ldrb	r3, [r7, #6]
 800152a:	491c      	ldr	r1, [pc, #112]	; (800159c <scanKeyboard+0xc0>)
 800152c:	0092      	lsls	r2, r2, #2
 800152e:	440a      	add	r2, r1
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b30      	cmp	r3, #48	; 0x30
 8001536:	d01a      	beq.n	800156e <scanKeyboard+0x92>
						|| keyboard_mapping[x][y] == '3'
 8001538:	79fa      	ldrb	r2, [r7, #7]
 800153a:	79bb      	ldrb	r3, [r7, #6]
 800153c:	4917      	ldr	r1, [pc, #92]	; (800159c <scanKeyboard+0xc0>)
 800153e:	0092      	lsls	r2, r2, #2
 8001540:	440a      	add	r2, r1
 8001542:	4413      	add	r3, r2
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	2b33      	cmp	r3, #51	; 0x33
 8001548:	d011      	beq.n	800156e <scanKeyboard+0x92>
						|| keyboard_mapping[x][y] == 'C'
 800154a:	79fa      	ldrb	r2, [r7, #7]
 800154c:	79bb      	ldrb	r3, [r7, #6]
 800154e:	4913      	ldr	r1, [pc, #76]	; (800159c <scanKeyboard+0xc0>)
 8001550:	0092      	lsls	r2, r2, #2
 8001552:	440a      	add	r2, r1
 8001554:	4413      	add	r3, r2
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b43      	cmp	r3, #67	; 0x43
 800155a:	d008      	beq.n	800156e <scanKeyboard+0x92>
						|| keyboard_mapping[x][y] == 'F') {
 800155c:	79fa      	ldrb	r2, [r7, #7]
 800155e:	79bb      	ldrb	r3, [r7, #6]
 8001560:	490e      	ldr	r1, [pc, #56]	; (800159c <scanKeyboard+0xc0>)
 8001562:	0092      	lsls	r2, r2, #2
 8001564:	440a      	add	r2, r1
 8001566:	4413      	add	r3, r2
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	2b46      	cmp	r3, #70	; 0x46
 800156c:	d102      	bne.n	8001574 <scanKeyboard+0x98>
					HAL_TIM_Base_Stop(&htim3);
 800156e:	480c      	ldr	r0, [pc, #48]	; (80015a0 <scanKeyboard+0xc4>)
 8001570:	f002 fc86 	bl	8003e80 <HAL_TIM_Base_Stop>
		for (uint8_t y = 0; y < 4; y++) {
 8001574:	79bb      	ldrb	r3, [r7, #6]
 8001576:	3301      	adds	r3, #1
 8001578:	71bb      	strb	r3, [r7, #6]
 800157a:	79bb      	ldrb	r3, [r7, #6]
 800157c:	2b03      	cmp	r3, #3
 800157e:	d9b6      	bls.n	80014ee <scanKeyboard+0x12>
	for (uint8_t x = 0; x < 4; x++) {
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	3301      	adds	r3, #1
 8001584:	71fb      	strb	r3, [r7, #7]
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b03      	cmp	r3, #3
 800158a:	d9ad      	bls.n	80014e8 <scanKeyboard+0xc>
				}
			}
		}
	}
}
 800158c:	bf00      	nop
 800158e:	bf00      	nop
 8001590:	3708      	adds	r7, #8
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	20000354 	.word	0x20000354
 800159c:	20000000 	.word	0x20000000
 80015a0:	2000021c 	.word	0x2000021c

080015a4 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	calculateAvgAndSend(0);
 80015ac:	2000      	movs	r0, #0
 80015ae:	f000 f81f 	bl	80015f0 <calculateAvgAndSend>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
	calculateAvgAndSend(1);
 80015c2:	2001      	movs	r0, #1
 80015c4:	f000 f814 	bl	80015f0 <calculateAvgAndSend>
}
 80015c8:	bf00      	nop
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
	if (htim == &htim11) {
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a04      	ldr	r2, [pc, #16]	; (80015ec <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d101      	bne.n	80015e4 <HAL_TIM_PeriodElapsedCallback+0x14>
		keyboardCallback();
 80015e0:	f7ff fcee 	bl	8000fc0 <keyboardCallback>
	}
}
 80015e4:	bf00      	nop
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	200002ac 	.word	0x200002ac

080015f0 <calculateAvgAndSend>:

void calculateAvgAndSend(int half) {
 80015f0:	b5b0      	push	{r4, r5, r7, lr}
 80015f2:	b0b0      	sub	sp, #192	; 0xc0
 80015f4:	af04      	add	r7, sp, #16
 80015f6:	6078      	str	r0, [r7, #4]
	double average = 0.0;
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	f04f 0300 	mov.w	r3, #0
 8001600:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	for (int i = 0; i < 1000; i++) {
 8001604:	2300      	movs	r3, #0
 8001606:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800160a:	e021      	b.n	8001650 <calculateAvgAndSend+0x60>
		average += (double) data[i + half * NSAMPLES] / (double) NSAMPLES;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001612:	fb02 f203 	mul.w	r2, r2, r3
 8001616:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800161a:	4413      	add	r3, r2
 800161c:	4a4c      	ldr	r2, [pc, #304]	; (8001750 <calculateAvgAndSend+0x160>)
 800161e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001622:	4618      	mov	r0, r3
 8001624:	f7fe ff76 	bl	8000514 <__aeabi_ui2d>
 8001628:	f04f 0200 	mov.w	r2, #0
 800162c:	4b49      	ldr	r3, [pc, #292]	; (8001754 <calculateAvgAndSend+0x164>)
 800162e:	f7ff f915 	bl	800085c <__aeabi_ddiv>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800163a:	f7fe fe2f 	bl	800029c <__adddf3>
 800163e:	4602      	mov	r2, r0
 8001640:	460b      	mov	r3, r1
 8001642:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
	for (int i = 0; i < 1000; i++) {
 8001646:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800164a:	3301      	adds	r3, #1
 800164c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8001650:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001658:	dbd8      	blt.n	800160c <calculateAvgAndSend+0x1c>
	}

	average *= (3.3 / 4096.0);
 800165a:	a335      	add	r3, pc, #212	; (adr r3, 8001730 <calculateAvgAndSend+0x140>)
 800165c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001660:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8001664:	f7fe ffd0 	bl	8000608 <__aeabi_dmul>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8

	double resistance = average * 100000.0 / (3.3 - average);
 8001670:	a331      	add	r3, pc, #196	; (adr r3, 8001738 <calculateAvgAndSend+0x148>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800167a:	f7fe ffc5 	bl	8000608 <__aeabi_dmul>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4614      	mov	r4, r2
 8001684:	461d      	mov	r5, r3
 8001686:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800168a:	a12d      	add	r1, pc, #180	; (adr r1, 8001740 <calculateAvgAndSend+0x150>)
 800168c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001690:	f7fe fe02 	bl	8000298 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4620      	mov	r0, r4
 800169a:	4629      	mov	r1, r5
 800169c:	f7ff f8de 	bl	800085c <__aeabi_ddiv>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	double lux = 10 * pow(100000.0 / resistance, 1.25);
 80016a8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80016ac:	a122      	add	r1, pc, #136	; (adr r1, 8001738 <calculateAvgAndSend+0x148>)
 80016ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016b2:	f7ff f8d3 	bl	800085c <__aeabi_ddiv>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	ec43 2b17 	vmov	d7, r2, r3
 80016be:	ed9f 1b22 	vldr	d1, [pc, #136]	; 8001748 <calculateAvgAndSend+0x158>
 80016c2:	eeb0 0a47 	vmov.f32	s0, s14
 80016c6:	eef0 0a67 	vmov.f32	s1, s15
 80016ca:	f006 f9d3 	bl	8007a74 <pow>
 80016ce:	ec51 0b10 	vmov	r0, r1, d0
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b20      	ldr	r3, [pc, #128]	; (8001758 <calculateAvgAndSend+0x168>)
 80016d8:	f7fe ff96 	bl	8000608 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

	char string[128];
	int length = sprintf(string, "%s => resistance: %.3f - lux: %.3f\r\n",
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <calculateAvgAndSend+0xfe>
 80016ea:	491c      	ldr	r1, [pc, #112]	; (800175c <calculateAvgAndSend+0x16c>)
 80016ec:	e000      	b.n	80016f0 <calculateAvgAndSend+0x100>
 80016ee:	491c      	ldr	r1, [pc, #112]	; (8001760 <calculateAvgAndSend+0x170>)
 80016f0:	f107 000c 	add.w	r0, r7, #12
 80016f4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80016f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80016fc:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8001700:	e9cd 2300 	strd	r2, r3, [sp]
 8001704:	460a      	mov	r2, r1
 8001706:	4917      	ldr	r1, [pc, #92]	; (8001764 <calculateAvgAndSend+0x174>)
 8001708:	f003 ff8a 	bl	8005620 <siprintf>
 800170c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			(half ? "Full" : "Half"), resistance, lux);

	HAL_UART_Transmit(&huart2, string, length, 1000);
 8001710:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001714:	b29a      	uxth	r2, r3
 8001716:	f107 010c 	add.w	r1, r7, #12
 800171a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800171e:	4812      	ldr	r0, [pc, #72]	; (8001768 <calculateAvgAndSend+0x178>)
 8001720:	f003 f819 	bl	8004756 <HAL_UART_Transmit>
}
 8001724:	bf00      	nop
 8001726:	37b0      	adds	r7, #176	; 0xb0
 8001728:	46bd      	mov	sp, r7
 800172a:	bdb0      	pop	{r4, r5, r7, pc}
 800172c:	f3af 8000 	nop.w
 8001730:	66666666 	.word	0x66666666
 8001734:	3f4a6666 	.word	0x3f4a6666
 8001738:	00000000 	.word	0x00000000
 800173c:	40f86a00 	.word	0x40f86a00
 8001740:	66666666 	.word	0x66666666
 8001744:	400a6666 	.word	0x400a6666
 8001748:	00000000 	.word	0x00000000
 800174c:	3ff40000 	.word	0x3ff40000
 8001750:	20000364 	.word	0x20000364
 8001754:	408f4000 	.word	0x408f4000
 8001758:	40240000 	.word	0x40240000
 800175c:	080089f8 	.word	0x080089f8
 8001760:	08008a00 	.word	0x08008a00
 8001764:	08008a08 	.word	0x08008a08
 8001768:	20001304 	.word	0x20001304

0800176c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001770:	b672      	cpsid	i
}
 8001772:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001774:	e7fe      	b.n	8001774 <Error_Handler+0x8>
	...

08001778 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	4b10      	ldr	r3, [pc, #64]	; (80017c4 <HAL_MspInit+0x4c>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001786:	4a0f      	ldr	r2, [pc, #60]	; (80017c4 <HAL_MspInit+0x4c>)
 8001788:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800178c:	6453      	str	r3, [r2, #68]	; 0x44
 800178e:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <HAL_MspInit+0x4c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	603b      	str	r3, [r7, #0]
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <HAL_MspInit+0x4c>)
 80017a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <HAL_MspInit+0x4c>)
 80017a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017a8:	6413      	str	r3, [r2, #64]	; 0x40
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_MspInit+0x4c>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80017b6:	2007      	movs	r0, #7
 80017b8:	f001 f8dc 	bl	8002974 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40023800 	.word	0x40023800

080017c8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	; 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0314 	add.w	r3, r7, #20
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a33      	ldr	r2, [pc, #204]	; (80018b4 <HAL_ADC_MspInit+0xec>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d15f      	bne.n	80018aa <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b32      	ldr	r3, [pc, #200]	; (80018b8 <HAL_ADC_MspInit+0xf0>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	4a31      	ldr	r2, [pc, #196]	; (80018b8 <HAL_ADC_MspInit+0xf0>)
 80017f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f8:	6453      	str	r3, [r2, #68]	; 0x44
 80017fa:	4b2f      	ldr	r3, [pc, #188]	; (80018b8 <HAL_ADC_MspInit+0xf0>)
 80017fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b2b      	ldr	r3, [pc, #172]	; (80018b8 <HAL_ADC_MspInit+0xf0>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a2a      	ldr	r2, [pc, #168]	; (80018b8 <HAL_ADC_MspInit+0xf0>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b28      	ldr	r3, [pc, #160]	; (80018b8 <HAL_ADC_MspInit+0xf0>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001822:	2301      	movs	r3, #1
 8001824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001826:	2303      	movs	r3, #3
 8001828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4619      	mov	r1, r3
 8001834:	4821      	ldr	r0, [pc, #132]	; (80018bc <HAL_ADC_MspInit+0xf4>)
 8001836:	f001 fc4f 	bl	80030d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800183a:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 800183c:	4a21      	ldr	r2, [pc, #132]	; (80018c4 <HAL_ADC_MspInit+0xfc>)
 800183e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001840:	4b1f      	ldr	r3, [pc, #124]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001842:	2200      	movs	r2, #0
 8001844:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001846:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800184c:	4b1c      	ldr	r3, [pc, #112]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001852:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001854:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001858:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800185a:	4b19      	ldr	r3, [pc, #100]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 800185c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001860:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001864:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001868:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 800186c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001870:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001872:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001874:	2200      	movs	r2, #0
 8001876:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001878:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 800187a:	2200      	movs	r2, #0
 800187c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800187e:	4810      	ldr	r0, [pc, #64]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001880:	f001 f8ba 	bl	80029f8 <HAL_DMA_Init>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800188a:	f7ff ff6f 	bl	800176c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a0b      	ldr	r2, [pc, #44]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001892:	639a      	str	r2, [r3, #56]	; 0x38
 8001894:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <HAL_ADC_MspInit+0xf8>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	2012      	movs	r0, #18
 80018a0:	f001 f873 	bl	800298a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80018a4:	2012      	movs	r0, #18
 80018a6:	f001 f88c 	bl	80029c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018aa:	bf00      	nop
 80018ac:	3728      	adds	r7, #40	; 0x28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40012000 	.word	0x40012000
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40020000 	.word	0x40020000
 80018c0:	200002f4 	.word	0x200002f4
 80018c4:	40026410 	.word	0x40026410

080018c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a1c      	ldr	r2, [pc, #112]	; (8001948 <HAL_TIM_Base_MspInit+0x80>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d116      	bne.n	8001908 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	60fb      	str	r3, [r7, #12]
 80018de:	4b1b      	ldr	r3, [pc, #108]	; (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	4a1a      	ldr	r2, [pc, #104]	; (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ea:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_TIM_Base_MspInit+0x84>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	201d      	movs	r0, #29
 80018fc:	f001 f845 	bl	800298a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001900:	201d      	movs	r0, #29
 8001902:	f001 f85e 	bl	80029c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001906:	e01a      	b.n	800193e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM11)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a10      	ldr	r2, [pc, #64]	; (8001950 <HAL_TIM_Base_MspInit+0x88>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d115      	bne.n	800193e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	60bb      	str	r3, [r7, #8]
 8001916:	4b0d      	ldr	r3, [pc, #52]	; (800194c <HAL_TIM_Base_MspInit+0x84>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191a:	4a0c      	ldr	r2, [pc, #48]	; (800194c <HAL_TIM_Base_MspInit+0x84>)
 800191c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001920:	6453      	str	r3, [r2, #68]	; 0x44
 8001922:	4b0a      	ldr	r3, [pc, #40]	; (800194c <HAL_TIM_Base_MspInit+0x84>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800192a:	60bb      	str	r3, [r7, #8]
 800192c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2100      	movs	r1, #0
 8001932:	201a      	movs	r0, #26
 8001934:	f001 f829 	bl	800298a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001938:	201a      	movs	r0, #26
 800193a:	f001 f842 	bl	80029c2 <HAL_NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40000400 	.word	0x40000400
 800194c:	40023800 	.word	0x40023800
 8001950:	40014800 	.word	0x40014800

08001954 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08a      	sub	sp, #40	; 0x28
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a19      	ldr	r2, [pc, #100]	; (80019d8 <HAL_UART_MspInit+0x84>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d12b      	bne.n	80019ce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]
 800197a:	4b18      	ldr	r3, [pc, #96]	; (80019dc <HAL_UART_MspInit+0x88>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197e:	4a17      	ldr	r2, [pc, #92]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001984:	6413      	str	r3, [r2, #64]	; 0x40
 8001986:	4b15      	ldr	r3, [pc, #84]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	613b      	str	r3, [r7, #16]
 8001990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <HAL_UART_MspInit+0x88>)
 8001998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199a:	4a10      	ldr	r2, [pc, #64]	; (80019dc <HAL_UART_MspInit+0x88>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6313      	str	r3, [r2, #48]	; 0x30
 80019a2:	4b0e      	ldr	r3, [pc, #56]	; (80019dc <HAL_UART_MspInit+0x88>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019ae:	230c      	movs	r3, #12
 80019b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b2:	2302      	movs	r3, #2
 80019b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019be:	2307      	movs	r3, #7
 80019c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c2:	f107 0314 	add.w	r3, r7, #20
 80019c6:	4619      	mov	r1, r3
 80019c8:	4805      	ldr	r0, [pc, #20]	; (80019e0 <HAL_UART_MspInit+0x8c>)
 80019ca:	f001 fb85 	bl	80030d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019ce:	bf00      	nop
 80019d0:	3728      	adds	r7, #40	; 0x28
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40004400 	.word	0x40004400
 80019dc:	40023800 	.word	0x40023800
 80019e0:	40020000 	.word	0x40020000

080019e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019e8:	e7fe      	b.n	80019e8 <NMI_Handler+0x4>

080019ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ee:	e7fe      	b.n	80019ee <HardFault_Handler+0x4>

080019f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f0:	b480      	push	{r7}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f4:	e7fe      	b.n	80019f4 <MemManage_Handler+0x4>

080019f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019f6:	b480      	push	{r7}
 80019f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019fa:	e7fe      	b.n	80019fa <BusFault_Handler+0x4>

080019fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <UsageFault_Handler+0x4>

08001a02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a22:	bf00      	nop
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr

08001a2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a30:	f000 f97e 	bl	8001d30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a34:	bf00      	nop
 8001a36:	bd80      	pop	{r7, pc}

08001a38 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a3c:	4802      	ldr	r0, [pc, #8]	; (8001a48 <ADC_IRQHandler+0x10>)
 8001a3e:	f000 f9da 	bl	8001df6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000264 	.word	0x20000264

08001a4c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001a50:	4802      	ldr	r0, [pc, #8]	; (8001a5c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001a52:	f002 fa9f 	bl	8003f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	200002ac 	.word	0x200002ac

08001a60 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a64:	4802      	ldr	r0, [pc, #8]	; (8001a70 <TIM3_IRQHandler+0x10>)
 8001a66:	f002 fa95 	bl	8003f94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000021c 	.word	0x2000021c

08001a74 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001a78:	4802      	ldr	r0, [pc, #8]	; (8001a84 <DMA2_Stream0_IRQHandler+0x10>)
 8001a7a:	f001 f8c3 	bl	8002c04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200002f4 	.word	0x200002f4

08001a88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
	return 1;
 8001a8c:	2301      	movs	r3, #1
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_kill>:

int _kill(int pid, int sig)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001aa2:	f003 f921 	bl	8004ce8 <__errno>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2216      	movs	r2, #22
 8001aaa:	601a      	str	r2, [r3, #0]
	return -1;
 8001aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <_exit>:

void _exit (int status)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f7ff ffe7 	bl	8001a98 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001aca:	e7fe      	b.n	8001aca <_exit+0x12>

08001acc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
 8001adc:	e00a      	b.n	8001af4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ade:	f3af 8000 	nop.w
 8001ae2:	4601      	mov	r1, r0
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	1c5a      	adds	r2, r3, #1
 8001ae8:	60ba      	str	r2, [r7, #8]
 8001aea:	b2ca      	uxtb	r2, r1
 8001aec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	617b      	str	r3, [r7, #20]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dbf0      	blt.n	8001ade <_read+0x12>
	}

return len;
 8001afc:	687b      	ldr	r3, [r7, #4]
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3718      	adds	r7, #24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	b086      	sub	sp, #24
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b12:	2300      	movs	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	e009      	b.n	8001b2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	1c5a      	adds	r2, r3, #1
 8001b1c:	60ba      	str	r2, [r7, #8]
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	3301      	adds	r3, #1
 8001b2a:	617b      	str	r3, [r7, #20]
 8001b2c:	697a      	ldr	r2, [r7, #20]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	dbf1      	blt.n	8001b18 <_write+0x12>
	}
	return len;
 8001b34:	687b      	ldr	r3, [r7, #4]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3718      	adds	r7, #24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <_close>:

int _close(int file)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	b083      	sub	sp, #12
 8001b42:	af00      	add	r7, sp, #0
 8001b44:	6078      	str	r0, [r7, #4]
	return -1;
 8001b46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b66:	605a      	str	r2, [r3, #4]
	return 0;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <_isatty>:

int _isatty(int file)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b083      	sub	sp, #12
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	6078      	str	r0, [r7, #4]
	return 1;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
	return 0;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb0:	4a14      	ldr	r2, [pc, #80]	; (8001c04 <_sbrk+0x5c>)
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <_sbrk+0x60>)
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bbc:	4b13      	ldr	r3, [pc, #76]	; (8001c0c <_sbrk+0x64>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d102      	bne.n	8001bca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bc4:	4b11      	ldr	r3, [pc, #68]	; (8001c0c <_sbrk+0x64>)
 8001bc6:	4a12      	ldr	r2, [pc, #72]	; (8001c10 <_sbrk+0x68>)
 8001bc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bca:	4b10      	ldr	r3, [pc, #64]	; (8001c0c <_sbrk+0x64>)
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	693a      	ldr	r2, [r7, #16]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d207      	bcs.n	8001be8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bd8:	f003 f886 	bl	8004ce8 <__errno>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	220c      	movs	r2, #12
 8001be0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001be2:	f04f 33ff 	mov.w	r3, #4294967295
 8001be6:	e009      	b.n	8001bfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001be8:	4b08      	ldr	r3, [pc, #32]	; (8001c0c <_sbrk+0x64>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bee:	4b07      	ldr	r3, [pc, #28]	; (8001c0c <_sbrk+0x64>)
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	4a05      	ldr	r2, [pc, #20]	; (8001c0c <_sbrk+0x64>)
 8001bf8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	20018000 	.word	0x20018000
 8001c08:	00000400 	.word	0x00000400
 8001c0c:	20000210 	.word	0x20000210
 8001c10:	20001360 	.word	0x20001360

08001c14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c18:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <SystemInit+0x20>)
 8001c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c1e:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <SystemInit+0x20>)
 8001c20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c3c:	480d      	ldr	r0, [pc, #52]	; (8001c74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c3e:	490e      	ldr	r1, [pc, #56]	; (8001c78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c40:	4a0e      	ldr	r2, [pc, #56]	; (8001c7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c44:	e002      	b.n	8001c4c <LoopCopyDataInit>

08001c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c4a:	3304      	adds	r3, #4

08001c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c50:	d3f9      	bcc.n	8001c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c52:	4a0b      	ldr	r2, [pc, #44]	; (8001c80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c54:	4c0b      	ldr	r4, [pc, #44]	; (8001c84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c58:	e001      	b.n	8001c5e <LoopFillZerobss>

08001c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c5c:	3204      	adds	r2, #4

08001c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c60:	d3fb      	bcc.n	8001c5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c62:	f7ff ffd7 	bl	8001c14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c66:	f003 f845 	bl	8004cf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c6a:	f7ff fa0d 	bl	8001088 <main>
  bx  lr    
 8001c6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001c70:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c78:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8001c7c:	08008e88 	.word	0x08008e88
  ldr r2, =_sbss
 8001c80:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8001c84:	2000135c 	.word	0x2000135c

08001c88 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c88:	e7fe      	b.n	8001c88 <DMA1_Stream0_IRQHandler>
	...

08001c8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <HAL_Init+0x40>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a0d      	ldr	r2, [pc, #52]	; (8001ccc <HAL_Init+0x40>)
 8001c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_Init+0x40>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a0a      	ldr	r2, [pc, #40]	; (8001ccc <HAL_Init+0x40>)
 8001ca2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ca8:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <HAL_Init+0x40>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a07      	ldr	r2, [pc, #28]	; (8001ccc <HAL_Init+0x40>)
 8001cae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb4:	2003      	movs	r0, #3
 8001cb6:	f000 fe5d 	bl	8002974 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f000 f808 	bl	8001cd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc0:	f7ff fd5a 	bl	8001778 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc4:	2300      	movs	r3, #0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023c00 	.word	0x40023c00

08001cd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cd8:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <HAL_InitTick+0x54>)
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_InitTick+0x58>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ce6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 fe75 	bl	80029de <HAL_SYSTICK_Config>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e00e      	b.n	8001d1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b0f      	cmp	r3, #15
 8001d02:	d80a      	bhi.n	8001d1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d04:	2200      	movs	r2, #0
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295
 8001d0c:	f000 fe3d 	bl	800298a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d10:	4a06      	ldr	r2, [pc, #24]	; (8001d2c <HAL_InitTick+0x5c>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d16:	2300      	movs	r3, #0
 8001d18:	e000      	b.n	8001d1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	20000010 	.word	0x20000010
 8001d28:	20000018 	.word	0x20000018
 8001d2c:	20000014 	.word	0x20000014

08001d30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <HAL_IncTick+0x20>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b06      	ldr	r3, [pc, #24]	; (8001d54 <HAL_IncTick+0x24>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a04      	ldr	r2, [pc, #16]	; (8001d54 <HAL_IncTick+0x24>)
 8001d42:	6013      	str	r3, [r2, #0]
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	20000018 	.word	0x20000018
 8001d54:	20001348 	.word	0x20001348

08001d58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b03      	ldr	r3, [pc, #12]	; (8001d6c <HAL_GetTick+0x14>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	20001348 	.word	0x20001348

08001d70 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e033      	b.n	8001dee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d109      	bne.n	8001da2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f7ff fd1a 	bl	80017c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2200      	movs	r2, #0
 8001d98:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da6:	f003 0310 	and.w	r3, r3, #16
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d118      	bne.n	8001de0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001db6:	f023 0302 	bic.w	r3, r3, #2
 8001dba:	f043 0202 	orr.w	r2, r3, #2
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001dc2:	6878      	ldr	r0, [r7, #4]
 8001dc4:	f000 fb7e 	bl	80024c4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd2:	f023 0303 	bic.w	r3, r3, #3
 8001dd6:	f043 0201 	orr.w	r2, r3, #1
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	641a      	str	r2, [r3, #64]	; 0x40
 8001dde:	e001      	b.n	8001de4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b084      	sub	sp, #16
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	2300      	movs	r3, #0
 8001e04:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	bf0c      	ite	eq
 8001e14:	2301      	moveq	r3, #1
 8001e16:	2300      	movne	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f003 0320 	and.w	r3, r3, #32
 8001e26:	2b20      	cmp	r3, #32
 8001e28:	bf0c      	ite	eq
 8001e2a:	2301      	moveq	r3, #1
 8001e2c:	2300      	movne	r3, #0
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d049      	beq.n	8001ecc <HAL_ADC_IRQHandler+0xd6>
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d046      	beq.n	8001ecc <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e42:	f003 0310 	and.w	r3, r3, #16
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d105      	bne.n	8001e56 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d12b      	bne.n	8001ebc <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d127      	bne.n	8001ebc <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d006      	beq.n	8001e88 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d119      	bne.n	8001ebc <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 0220 	bic.w	r2, r2, #32
 8001e96:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d105      	bne.n	8001ebc <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	f043 0201 	orr.w	r2, r3, #1
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7ff fb7c 	bl	80015ba <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f06f 0212 	mvn.w	r2, #18
 8001eca:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0304 	and.w	r3, r3, #4
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	bf0c      	ite	eq
 8001eda:	2301      	moveq	r3, #1
 8001edc:	2300      	movne	r3, #0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eec:	2b80      	cmp	r3, #128	; 0x80
 8001eee:	bf0c      	ite	eq
 8001ef0:	2301      	moveq	r3, #1
 8001ef2:	2300      	movne	r3, #0
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d057      	beq.n	8001fae <HAL_ADC_IRQHandler+0x1b8>
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d054      	beq.n	8001fae <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f003 0310 	and.w	r3, r3, #16
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d105      	bne.n	8001f1c <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f14:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d139      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f30:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d006      	beq.n	8001f46 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d12b      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d124      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d11d      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d119      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f78:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d105      	bne.n	8001f9e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	f043 0201 	orr.w	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 fc0e 	bl	80027c0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f06f 020c 	mvn.w	r2, #12
 8001fac:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0301 	and.w	r3, r3, #1
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	bf0c      	ite	eq
 8001fbc:	2301      	moveq	r3, #1
 8001fbe:	2300      	movne	r3, #0
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fce:	2b40      	cmp	r3, #64	; 0x40
 8001fd0:	bf0c      	ite	eq
 8001fd2:	2301      	moveq	r3, #1
 8001fd4:	2300      	movne	r3, #0
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d017      	beq.n	8002010 <HAL_ADC_IRQHandler+0x21a>
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d014      	beq.n	8002010 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d10d      	bne.n	8002010 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002000:	6878      	ldr	r0, [r7, #4]
 8002002:	f000 f929 	bl	8002258 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f06f 0201 	mvn.w	r2, #1
 800200e:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0320 	and.w	r3, r3, #32
 800201a:	2b20      	cmp	r3, #32
 800201c:	bf0c      	ite	eq
 800201e:	2301      	moveq	r3, #1
 8002020:	2300      	movne	r3, #0
 8002022:	b2db      	uxtb	r3, r3
 8002024:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002030:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002034:	bf0c      	ite	eq
 8002036:	2301      	moveq	r3, #1
 8002038:	2300      	movne	r3, #0
 800203a:	b2db      	uxtb	r3, r3
 800203c:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d015      	beq.n	8002070 <HAL_ADC_IRQHandler+0x27a>
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d012      	beq.n	8002070 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800204e:	f043 0202 	orr.w	r2, r3, #2
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f06f 0220 	mvn.w	r2, #32
 800205e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f903 	bl	800226c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f06f 0220 	mvn.w	r2, #32
 800206e:	601a      	str	r2, [r3, #0]
  }
}
 8002070:	bf00      	nop
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b086      	sub	sp, #24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002084:	2300      	movs	r3, #0
 8002086:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800208e:	2b01      	cmp	r3, #1
 8002090:	d101      	bne.n	8002096 <HAL_ADC_Start_DMA+0x1e>
 8002092:	2302      	movs	r3, #2
 8002094:	e0ce      	b.n	8002234 <HAL_ADC_Start_DMA+0x1bc>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2201      	movs	r2, #1
 800209a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d018      	beq.n	80020de <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f042 0201 	orr.w	r2, r2, #1
 80020ba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80020bc:	4b5f      	ldr	r3, [pc, #380]	; (800223c <HAL_ADC_Start_DMA+0x1c4>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a5f      	ldr	r2, [pc, #380]	; (8002240 <HAL_ADC_Start_DMA+0x1c8>)
 80020c2:	fba2 2303 	umull	r2, r3, r2, r3
 80020c6:	0c9a      	lsrs	r2, r3, #18
 80020c8:	4613      	mov	r3, r2
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	4413      	add	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020d0:	e002      	b.n	80020d8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	3b01      	subs	r3, #1
 80020d6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1f9      	bne.n	80020d2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020ec:	d107      	bne.n	80020fe <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f003 0301 	and.w	r3, r3, #1
 8002108:	2b01      	cmp	r3, #1
 800210a:	f040 8086 	bne.w	800221a <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002116:	f023 0301 	bic.w	r3, r3, #1
 800211a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800212c:	2b00      	cmp	r3, #0
 800212e:	d007      	beq.n	8002140 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002138:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002144:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800214c:	d106      	bne.n	800215c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f023 0206 	bic.w	r2, r3, #6
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
 800215a:	e002      	b.n	8002162 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2200      	movs	r2, #0
 8002160:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800216a:	4b36      	ldr	r3, [pc, #216]	; (8002244 <HAL_ADC_Start_DMA+0x1cc>)
 800216c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002172:	4a35      	ldr	r2, [pc, #212]	; (8002248 <HAL_ADC_Start_DMA+0x1d0>)
 8002174:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217a:	4a34      	ldr	r2, [pc, #208]	; (800224c <HAL_ADC_Start_DMA+0x1d4>)
 800217c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002182:	4a33      	ldr	r2, [pc, #204]	; (8002250 <HAL_ADC_Start_DMA+0x1d8>)
 8002184:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800218e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	685a      	ldr	r2, [r3, #4]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800219e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021ae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	334c      	adds	r3, #76	; 0x4c
 80021ba:	4619      	mov	r1, r3
 80021bc:	68ba      	ldr	r2, [r7, #8]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f000 fcc8 	bl	8002b54 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 031f 	and.w	r3, r3, #31
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d10f      	bne.n	80021f0 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d129      	bne.n	8002232 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	e020      	b.n	8002232 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a17      	ldr	r2, [pc, #92]	; (8002254 <HAL_ADC_Start_DMA+0x1dc>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d11b      	bne.n	8002232 <HAL_ADC_Start_DMA+0x1ba>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d114      	bne.n	8002232 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	e00b      	b.n	8002232 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	f043 0210 	orr.w	r2, r3, #16
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	f043 0201 	orr.w	r2, r3, #1
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3718      	adds	r7, #24
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}
 800223c:	20000010 	.word	0x20000010
 8002240:	431bde83 	.word	0x431bde83
 8002244:	40012300 	.word	0x40012300
 8002248:	080026bd 	.word	0x080026bd
 800224c:	08002777 	.word	0x08002777
 8002250:	08002793 	.word	0x08002793
 8002254:	40012000 	.word	0x40012000

08002258 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002294:	2b01      	cmp	r3, #1
 8002296:	d101      	bne.n	800229c <HAL_ADC_ConfigChannel+0x1c>
 8002298:	2302      	movs	r3, #2
 800229a:	e105      	b.n	80024a8 <HAL_ADC_ConfigChannel+0x228>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2201      	movs	r2, #1
 80022a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2b09      	cmp	r3, #9
 80022aa:	d925      	bls.n	80022f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68d9      	ldr	r1, [r3, #12]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	461a      	mov	r2, r3
 80022ba:	4613      	mov	r3, r2
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	4413      	add	r3, r2
 80022c0:	3b1e      	subs	r3, #30
 80022c2:	2207      	movs	r2, #7
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43da      	mvns	r2, r3
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	400a      	ands	r2, r1
 80022d0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68d9      	ldr	r1, [r3, #12]
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	689a      	ldr	r2, [r3, #8]
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	4618      	mov	r0, r3
 80022e4:	4603      	mov	r3, r0
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	4403      	add	r3, r0
 80022ea:	3b1e      	subs	r3, #30
 80022ec:	409a      	lsls	r2, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	e022      	b.n	800233e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	6919      	ldr	r1, [r3, #16]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	b29b      	uxth	r3, r3
 8002304:	461a      	mov	r2, r3
 8002306:	4613      	mov	r3, r2
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	4413      	add	r3, r2
 800230c:	2207      	movs	r2, #7
 800230e:	fa02 f303 	lsl.w	r3, r2, r3
 8002312:	43da      	mvns	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	400a      	ands	r2, r1
 800231a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6919      	ldr	r1, [r3, #16]
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	689a      	ldr	r2, [r3, #8]
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	b29b      	uxth	r3, r3
 800232c:	4618      	mov	r0, r3
 800232e:	4603      	mov	r3, r0
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	4403      	add	r3, r0
 8002334:	409a      	lsls	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b06      	cmp	r3, #6
 8002344:	d824      	bhi.n	8002390 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	3b05      	subs	r3, #5
 8002358:	221f      	movs	r2, #31
 800235a:	fa02 f303 	lsl.w	r3, r2, r3
 800235e:	43da      	mvns	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	400a      	ands	r2, r1
 8002366:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b29b      	uxth	r3, r3
 8002374:	4618      	mov	r0, r3
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685a      	ldr	r2, [r3, #4]
 800237a:	4613      	mov	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	3b05      	subs	r3, #5
 8002382:	fa00 f203 	lsl.w	r2, r0, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	430a      	orrs	r2, r1
 800238c:	635a      	str	r2, [r3, #52]	; 0x34
 800238e:	e04c      	b.n	800242a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b0c      	cmp	r3, #12
 8002396:	d824      	bhi.n	80023e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	4613      	mov	r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	4413      	add	r3, r2
 80023a8:	3b23      	subs	r3, #35	; 0x23
 80023aa:	221f      	movs	r2, #31
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43da      	mvns	r2, r3
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	400a      	ands	r2, r1
 80023b8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	4618      	mov	r0, r3
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	3b23      	subs	r3, #35	; 0x23
 80023d4:	fa00 f203 	lsl.w	r2, r0, r3
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	631a      	str	r2, [r3, #48]	; 0x30
 80023e0:	e023      	b.n	800242a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	3b41      	subs	r3, #65	; 0x41
 80023f4:	221f      	movs	r2, #31
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43da      	mvns	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	400a      	ands	r2, r1
 8002402:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	b29b      	uxth	r3, r3
 8002410:	4618      	mov	r0, r3
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	685a      	ldr	r2, [r3, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	4413      	add	r3, r2
 800241c:	3b41      	subs	r3, #65	; 0x41
 800241e:	fa00 f203 	lsl.w	r2, r0, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800242a:	4b22      	ldr	r3, [pc, #136]	; (80024b4 <HAL_ADC_ConfigChannel+0x234>)
 800242c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a21      	ldr	r2, [pc, #132]	; (80024b8 <HAL_ADC_ConfigChannel+0x238>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d109      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1cc>
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2b12      	cmp	r3, #18
 800243e:	d105      	bne.n	800244c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a19      	ldr	r2, [pc, #100]	; (80024b8 <HAL_ADC_ConfigChannel+0x238>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d123      	bne.n	800249e <HAL_ADC_ConfigChannel+0x21e>
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2b10      	cmp	r3, #16
 800245c:	d003      	beq.n	8002466 <HAL_ADC_ConfigChannel+0x1e6>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2b11      	cmp	r3, #17
 8002464:	d11b      	bne.n	800249e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2b10      	cmp	r3, #16
 8002478:	d111      	bne.n	800249e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800247a:	4b10      	ldr	r3, [pc, #64]	; (80024bc <HAL_ADC_ConfigChannel+0x23c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a10      	ldr	r2, [pc, #64]	; (80024c0 <HAL_ADC_ConfigChannel+0x240>)
 8002480:	fba2 2303 	umull	r2, r3, r2, r3
 8002484:	0c9a      	lsrs	r2, r3, #18
 8002486:	4613      	mov	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	4413      	add	r3, r2
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002490:	e002      	b.n	8002498 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	3b01      	subs	r3, #1
 8002496:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d1f9      	bne.n	8002492 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	40012300 	.word	0x40012300
 80024b8:	40012000 	.word	0x40012000
 80024bc:	20000010 	.word	0x20000010
 80024c0:	431bde83 	.word	0x431bde83

080024c4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b085      	sub	sp, #20
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024cc:	4b79      	ldr	r3, [pc, #484]	; (80026b4 <ADC_Init+0x1f0>)
 80024ce:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	431a      	orrs	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	685a      	ldr	r2, [r3, #4]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6859      	ldr	r1, [r3, #4]
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	021a      	lsls	r2, r3, #8
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800251c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6859      	ldr	r1, [r3, #4]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689a      	ldr	r2, [r3, #8]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800253e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6899      	ldr	r1, [r3, #8]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68da      	ldr	r2, [r3, #12]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	430a      	orrs	r2, r1
 8002550:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002556:	4a58      	ldr	r2, [pc, #352]	; (80026b8 <ADC_Init+0x1f4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d022      	beq.n	80025a2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800256a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	6899      	ldr	r1, [r3, #8]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	430a      	orrs	r2, r1
 800257c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800258c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6899      	ldr	r1, [r3, #8]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	430a      	orrs	r2, r1
 800259e:	609a      	str	r2, [r3, #8]
 80025a0:	e00f      	b.n	80025c2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025c0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0202 	bic.w	r2, r2, #2
 80025d0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6899      	ldr	r1, [r3, #8]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	7e1b      	ldrb	r3, [r3, #24]
 80025dc:	005a      	lsls	r2, r3, #1
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d01b      	beq.n	8002628 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80025fe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800260e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6859      	ldr	r1, [r3, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	3b01      	subs	r3, #1
 800261c:	035a      	lsls	r2, r3, #13
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	430a      	orrs	r2, r1
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	e007      	b.n	8002638 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685a      	ldr	r2, [r3, #4]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002636:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002646:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	3b01      	subs	r3, #1
 8002654:	051a      	lsls	r2, r3, #20
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	430a      	orrs	r2, r1
 800265c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800266c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	6899      	ldr	r1, [r3, #8]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800267a:	025a      	lsls	r2, r3, #9
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689a      	ldr	r2, [r3, #8]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002692:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6899      	ldr	r1, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	029a      	lsls	r2, r3, #10
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	609a      	str	r2, [r3, #8]
}
 80026a8:	bf00      	nop
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	40012300 	.word	0x40012300
 80026b8:	0f000001 	.word	0x0f000001

080026bc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d13c      	bne.n	8002750 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d12b      	bne.n	8002748 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d127      	bne.n	8002748 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002702:	2b00      	cmp	r3, #0
 8002704:	d006      	beq.n	8002714 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002710:	2b00      	cmp	r3, #0
 8002712:	d119      	bne.n	8002748 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	685a      	ldr	r2, [r3, #4]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0220 	bic.w	r2, r2, #32
 8002722:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002728:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002734:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002738:	2b00      	cmp	r3, #0
 800273a:	d105      	bne.n	8002748 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002740:	f043 0201 	orr.w	r2, r3, #1
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f7fe ff36 	bl	80015ba <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800274e:	e00e      	b.n	800276e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	d003      	beq.n	8002764 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f7ff fd85 	bl	800226c <HAL_ADC_ErrorCallback>
}
 8002762:	e004      	b.n	800276e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	4798      	blx	r3
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b084      	sub	sp, #16
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002782:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f7fe ff0d 	bl	80015a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800278a:	bf00      	nop
 800278c:	3710      	adds	r7, #16
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}

08002792 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002792:	b580      	push	{r7, lr}
 8002794:	b084      	sub	sp, #16
 8002796:	af00      	add	r7, sp, #0
 8002798:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800279e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2240      	movs	r2, #64	; 0x40
 80027a4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027aa:	f043 0204 	orr.w	r2, r3, #4
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80027b2:	68f8      	ldr	r0, [r7, #12]
 80027b4:	f7ff fd5a 	bl	800226c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80027b8:	bf00      	nop
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f003 0307 	and.w	r3, r3, #7
 80027e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e4:	4b0c      	ldr	r3, [pc, #48]	; (8002818 <__NVIC_SetPriorityGrouping+0x44>)
 80027e6:	68db      	ldr	r3, [r3, #12]
 80027e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ea:	68ba      	ldr	r2, [r7, #8]
 80027ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027f0:	4013      	ands	r3, r2
 80027f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002806:	4a04      	ldr	r2, [pc, #16]	; (8002818 <__NVIC_SetPriorityGrouping+0x44>)
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	60d3      	str	r3, [r2, #12]
}
 800280c:	bf00      	nop
 800280e:	3714      	adds	r7, #20
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr
 8002818:	e000ed00 	.word	0xe000ed00

0800281c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002820:	4b04      	ldr	r3, [pc, #16]	; (8002834 <__NVIC_GetPriorityGrouping+0x18>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	0a1b      	lsrs	r3, r3, #8
 8002826:	f003 0307 	and.w	r3, r3, #7
}
 800282a:	4618      	mov	r0, r3
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	4603      	mov	r3, r0
 8002840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	2b00      	cmp	r3, #0
 8002848:	db0b      	blt.n	8002862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800284a:	79fb      	ldrb	r3, [r7, #7]
 800284c:	f003 021f 	and.w	r2, r3, #31
 8002850:	4907      	ldr	r1, [pc, #28]	; (8002870 <__NVIC_EnableIRQ+0x38>)
 8002852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002856:	095b      	lsrs	r3, r3, #5
 8002858:	2001      	movs	r0, #1
 800285a:	fa00 f202 	lsl.w	r2, r0, r2
 800285e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002862:	bf00      	nop
 8002864:	370c      	adds	r7, #12
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	e000e100 	.word	0xe000e100

08002874 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	6039      	str	r1, [r7, #0]
 800287e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002880:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002884:	2b00      	cmp	r3, #0
 8002886:	db0a      	blt.n	800289e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	b2da      	uxtb	r2, r3
 800288c:	490c      	ldr	r1, [pc, #48]	; (80028c0 <__NVIC_SetPriority+0x4c>)
 800288e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002892:	0112      	lsls	r2, r2, #4
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	440b      	add	r3, r1
 8002898:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800289c:	e00a      	b.n	80028b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	b2da      	uxtb	r2, r3
 80028a2:	4908      	ldr	r1, [pc, #32]	; (80028c4 <__NVIC_SetPriority+0x50>)
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	f003 030f 	and.w	r3, r3, #15
 80028aa:	3b04      	subs	r3, #4
 80028ac:	0112      	lsls	r2, r2, #4
 80028ae:	b2d2      	uxtb	r2, r2
 80028b0:	440b      	add	r3, r1
 80028b2:	761a      	strb	r2, [r3, #24]
}
 80028b4:	bf00      	nop
 80028b6:	370c      	adds	r7, #12
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000e100 	.word	0xe000e100
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b089      	sub	sp, #36	; 0x24
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	60f8      	str	r0, [r7, #12]
 80028d0:	60b9      	str	r1, [r7, #8]
 80028d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f1c3 0307 	rsb	r3, r3, #7
 80028e2:	2b04      	cmp	r3, #4
 80028e4:	bf28      	it	cs
 80028e6:	2304      	movcs	r3, #4
 80028e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	3304      	adds	r3, #4
 80028ee:	2b06      	cmp	r3, #6
 80028f0:	d902      	bls.n	80028f8 <NVIC_EncodePriority+0x30>
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	3b03      	subs	r3, #3
 80028f6:	e000      	b.n	80028fa <NVIC_EncodePriority+0x32>
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43da      	mvns	r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	401a      	ands	r2, r3
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002910:	f04f 31ff 	mov.w	r1, #4294967295
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa01 f303 	lsl.w	r3, r1, r3
 800291a:	43d9      	mvns	r1, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002920:	4313      	orrs	r3, r2
         );
}
 8002922:	4618      	mov	r0, r3
 8002924:	3724      	adds	r7, #36	; 0x24
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
	...

08002930 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b082      	sub	sp, #8
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3b01      	subs	r3, #1
 800293c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002940:	d301      	bcc.n	8002946 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002942:	2301      	movs	r3, #1
 8002944:	e00f      	b.n	8002966 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002946:	4a0a      	ldr	r2, [pc, #40]	; (8002970 <SysTick_Config+0x40>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3b01      	subs	r3, #1
 800294c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800294e:	210f      	movs	r1, #15
 8002950:	f04f 30ff 	mov.w	r0, #4294967295
 8002954:	f7ff ff8e 	bl	8002874 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002958:	4b05      	ldr	r3, [pc, #20]	; (8002970 <SysTick_Config+0x40>)
 800295a:	2200      	movs	r2, #0
 800295c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800295e:	4b04      	ldr	r3, [pc, #16]	; (8002970 <SysTick_Config+0x40>)
 8002960:	2207      	movs	r2, #7
 8002962:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002964:	2300      	movs	r3, #0
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	e000e010 	.word	0xe000e010

08002974 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f7ff ff29 	bl	80027d4 <__NVIC_SetPriorityGrouping>
}
 8002982:	bf00      	nop
 8002984:	3708      	adds	r7, #8
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}

0800298a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800298a:	b580      	push	{r7, lr}
 800298c:	b086      	sub	sp, #24
 800298e:	af00      	add	r7, sp, #0
 8002990:	4603      	mov	r3, r0
 8002992:	60b9      	str	r1, [r7, #8]
 8002994:	607a      	str	r2, [r7, #4]
 8002996:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800299c:	f7ff ff3e 	bl	800281c <__NVIC_GetPriorityGrouping>
 80029a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	68b9      	ldr	r1, [r7, #8]
 80029a6:	6978      	ldr	r0, [r7, #20]
 80029a8:	f7ff ff8e 	bl	80028c8 <NVIC_EncodePriority>
 80029ac:	4602      	mov	r2, r0
 80029ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029b2:	4611      	mov	r1, r2
 80029b4:	4618      	mov	r0, r3
 80029b6:	f7ff ff5d 	bl	8002874 <__NVIC_SetPriority>
}
 80029ba:	bf00      	nop
 80029bc:	3718      	adds	r7, #24
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b082      	sub	sp, #8
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	4603      	mov	r3, r0
 80029ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff31 	bl	8002838 <__NVIC_EnableIRQ>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b082      	sub	sp, #8
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f7ff ffa2 	bl	8002930 <SysTick_Config>
 80029ec:	4603      	mov	r3, r0
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
	...

080029f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a04:	f7ff f9a8 	bl	8001d58 <HAL_GetTick>
 8002a08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d101      	bne.n	8002a14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e099      	b.n	8002b48 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2202      	movs	r2, #2
 8002a18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f022 0201 	bic.w	r2, r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a34:	e00f      	b.n	8002a56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a36:	f7ff f98f 	bl	8001d58 <HAL_GetTick>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	1ad3      	subs	r3, r2, r3
 8002a40:	2b05      	cmp	r3, #5
 8002a42:	d908      	bls.n	8002a56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2220      	movs	r2, #32
 8002a48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e078      	b.n	8002b48 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e8      	bne.n	8002a36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	4b38      	ldr	r3, [pc, #224]	; (8002b50 <HAL_DMA_Init+0x158>)
 8002a70:	4013      	ands	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685a      	ldr	r2, [r3, #4]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aa2:	697a      	ldr	r2, [r7, #20]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d107      	bne.n	8002ac0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ad0:	697b      	ldr	r3, [r7, #20]
 8002ad2:	f023 0307 	bic.w	r3, r3, #7
 8002ad6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	d117      	bne.n	8002b1a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aee:	697a      	ldr	r2, [r7, #20]
 8002af0:	4313      	orrs	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00e      	beq.n	8002b1a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 fa6f 	bl	8002fe0 <DMA_CheckFifoParam>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d008      	beq.n	8002b1a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2240      	movs	r2, #64	; 0x40
 8002b0c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002b16:	2301      	movs	r3, #1
 8002b18:	e016      	b.n	8002b48 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f000 fa26 	bl	8002f74 <DMA_CalcBaseAndBitshift>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b30:	223f      	movs	r2, #63	; 0x3f
 8002b32:	409a      	lsls	r2, r3
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2201      	movs	r2, #1
 8002b42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3718      	adds	r7, #24
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	f010803f 	.word	0xf010803f

08002b54 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
 8002b60:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b62:	2300      	movs	r3, #0
 8002b64:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b6a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d101      	bne.n	8002b7a <HAL_DMA_Start_IT+0x26>
 8002b76:	2302      	movs	r3, #2
 8002b78:	e040      	b.n	8002bfc <HAL_DMA_Start_IT+0xa8>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d12f      	bne.n	8002bee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2202      	movs	r2, #2
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	68b9      	ldr	r1, [r7, #8]
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f9b8 	bl	8002f18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bac:	223f      	movs	r2, #63	; 0x3f
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f042 0216 	orr.w	r2, r2, #22
 8002bc2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d007      	beq.n	8002bdc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0208 	orr.w	r2, r2, #8
 8002bda:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0201 	orr.w	r2, r2, #1
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	e005      	b.n	8002bfa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3718      	adds	r7, #24
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c10:	4b92      	ldr	r3, [pc, #584]	; (8002e5c <HAL_DMA_IRQHandler+0x258>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a92      	ldr	r2, [pc, #584]	; (8002e60 <HAL_DMA_IRQHandler+0x25c>)
 8002c16:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1a:	0a9b      	lsrs	r3, r3, #10
 8002c1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c2e:	2208      	movs	r2, #8
 8002c30:	409a      	lsls	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d01a      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d013      	beq.n	8002c70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0204 	bic.w	r2, r2, #4
 8002c56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5c:	2208      	movs	r2, #8
 8002c5e:	409a      	lsls	r2, r3
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c68:	f043 0201 	orr.w	r2, r3, #1
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c74:	2201      	movs	r2, #1
 8002c76:	409a      	lsls	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d012      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d00b      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c92:	2201      	movs	r2, #1
 8002c94:	409a      	lsls	r2, r3
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c9e:	f043 0202 	orr.w	r2, r3, #2
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002caa:	2204      	movs	r2, #4
 8002cac:	409a      	lsls	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d012      	beq.n	8002cdc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d00b      	beq.n	8002cdc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cc8:	2204      	movs	r2, #4
 8002cca:	409a      	lsls	r2, r3
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd4:	f043 0204 	orr.w	r2, r3, #4
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce0:	2210      	movs	r2, #16
 8002ce2:	409a      	lsls	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d043      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d03c      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cfe:	2210      	movs	r2, #16
 8002d00:	409a      	lsls	r2, r3
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d018      	beq.n	8002d46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d108      	bne.n	8002d34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d024      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	4798      	blx	r3
 8002d32:	e01f      	b.n	8002d74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d01b      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
 8002d44:	e016      	b.n	8002d74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d107      	bne.n	8002d64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f022 0208 	bic.w	r2, r2, #8
 8002d62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d78:	2220      	movs	r2, #32
 8002d7a:	409a      	lsls	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f000 808e 	beq.w	8002ea2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0310 	and.w	r3, r3, #16
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 8086 	beq.w	8002ea2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2b05      	cmp	r3, #5
 8002dac:	d136      	bne.n	8002e1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0216 	bic.w	r2, r2, #22
 8002dbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	695a      	ldr	r2, [r3, #20]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dcc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d103      	bne.n	8002dde <HAL_DMA_IRQHandler+0x1da>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d007      	beq.n	8002dee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681a      	ldr	r2, [r3, #0]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f022 0208 	bic.w	r2, r2, #8
 8002dec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df2:	223f      	movs	r2, #63	; 0x3f
 8002df4:	409a      	lsls	r2, r3
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d07d      	beq.n	8002f0e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	4798      	blx	r3
        }
        return;
 8002e1a:	e078      	b.n	8002f0e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d01c      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d108      	bne.n	8002e4a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d030      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e44:	6878      	ldr	r0, [r7, #4]
 8002e46:	4798      	blx	r3
 8002e48:	e02b      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d027      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	4798      	blx	r3
 8002e5a:	e022      	b.n	8002ea2 <HAL_DMA_IRQHandler+0x29e>
 8002e5c:	20000010 	.word	0x20000010
 8002e60:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10f      	bne.n	8002e92 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f022 0210 	bic.w	r2, r2, #16
 8002e80:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2201      	movs	r2, #1
 8002e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d032      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d022      	beq.n	8002efc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2205      	movs	r2, #5
 8002eba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0201 	bic.w	r2, r2, #1
 8002ecc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d307      	bcc.n	8002eea <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1f2      	bne.n	8002ece <HAL_DMA_IRQHandler+0x2ca>
 8002ee8:	e000      	b.n	8002eec <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002eea:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f08:	6878      	ldr	r0, [r7, #4]
 8002f0a:	4798      	blx	r3
 8002f0c:	e000      	b.n	8002f10 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002f0e:	bf00      	nop
    }
  }
}
 8002f10:	3718      	adds	r7, #24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop

08002f18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	2b40      	cmp	r3, #64	; 0x40
 8002f44:	d108      	bne.n	8002f58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002f56:	e007      	b.n	8002f68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	60da      	str	r2, [r3, #12]
}
 8002f68:	bf00      	nop
 8002f6a:	3714      	adds	r7, #20
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	3b10      	subs	r3, #16
 8002f84:	4a14      	ldr	r2, [pc, #80]	; (8002fd8 <DMA_CalcBaseAndBitshift+0x64>)
 8002f86:	fba2 2303 	umull	r2, r3, r2, r3
 8002f8a:	091b      	lsrs	r3, r3, #4
 8002f8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f8e:	4a13      	ldr	r2, [pc, #76]	; (8002fdc <DMA_CalcBaseAndBitshift+0x68>)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4413      	add	r3, r2
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	461a      	mov	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b03      	cmp	r3, #3
 8002fa0:	d909      	bls.n	8002fb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002faa:	f023 0303 	bic.w	r3, r3, #3
 8002fae:	1d1a      	adds	r2, r3, #4
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	659a      	str	r2, [r3, #88]	; 0x58
 8002fb4:	e007      	b.n	8002fc6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002fbe:	f023 0303 	bic.w	r3, r3, #3
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	aaaaaaab 	.word	0xaaaaaaab
 8002fdc:	08008a48 	.word	0x08008a48

08002fe0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d11f      	bne.n	800303a <DMA_CheckFifoParam+0x5a>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d856      	bhi.n	80030ae <DMA_CheckFifoParam+0xce>
 8003000:	a201      	add	r2, pc, #4	; (adr r2, 8003008 <DMA_CheckFifoParam+0x28>)
 8003002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003006:	bf00      	nop
 8003008:	08003019 	.word	0x08003019
 800300c:	0800302b 	.word	0x0800302b
 8003010:	08003019 	.word	0x08003019
 8003014:	080030af 	.word	0x080030af
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d046      	beq.n	80030b2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003028:	e043      	b.n	80030b2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003032:	d140      	bne.n	80030b6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003038:	e03d      	b.n	80030b6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003042:	d121      	bne.n	8003088 <DMA_CheckFifoParam+0xa8>
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	2b03      	cmp	r3, #3
 8003048:	d837      	bhi.n	80030ba <DMA_CheckFifoParam+0xda>
 800304a:	a201      	add	r2, pc, #4	; (adr r2, 8003050 <DMA_CheckFifoParam+0x70>)
 800304c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003050:	08003061 	.word	0x08003061
 8003054:	08003067 	.word	0x08003067
 8003058:	08003061 	.word	0x08003061
 800305c:	08003079 	.word	0x08003079
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	73fb      	strb	r3, [r7, #15]
      break;
 8003064:	e030      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d025      	beq.n	80030be <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003076:	e022      	b.n	80030be <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003080:	d11f      	bne.n	80030c2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003086:	e01c      	b.n	80030c2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b02      	cmp	r3, #2
 800308c:	d903      	bls.n	8003096 <DMA_CheckFifoParam+0xb6>
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	2b03      	cmp	r3, #3
 8003092:	d003      	beq.n	800309c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003094:	e018      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	73fb      	strb	r3, [r7, #15]
      break;
 800309a:	e015      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d00e      	beq.n	80030c6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
      break;
 80030ac:	e00b      	b.n	80030c6 <DMA_CheckFifoParam+0xe6>
      break;
 80030ae:	bf00      	nop
 80030b0:	e00a      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      break;
 80030b2:	bf00      	nop
 80030b4:	e008      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      break;
 80030b6:	bf00      	nop
 80030b8:	e006      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      break;
 80030ba:	bf00      	nop
 80030bc:	e004      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      break;
 80030be:	bf00      	nop
 80030c0:	e002      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      break;   
 80030c2:	bf00      	nop
 80030c4:	e000      	b.n	80030c8 <DMA_CheckFifoParam+0xe8>
      break;
 80030c6:	bf00      	nop
    }
  } 
  
  return status; 
 80030c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3714      	adds	r7, #20
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop

080030d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030d8:	b480      	push	{r7}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030ea:	2300      	movs	r3, #0
 80030ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	e159      	b.n	80033a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030f4:	2201      	movs	r2, #1
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	fa02 f303 	lsl.w	r3, r2, r3
 80030fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	4013      	ands	r3, r2
 8003106:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	429a      	cmp	r2, r3
 800310e:	f040 8148 	bne.w	80033a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	2b01      	cmp	r3, #1
 800311c:	d005      	beq.n	800312a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003126:	2b02      	cmp	r3, #2
 8003128:	d130      	bne.n	800318c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	2203      	movs	r2, #3
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	43db      	mvns	r3, r3
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	4013      	ands	r3, r2
 8003140:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	68da      	ldr	r2, [r3, #12]
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	005b      	lsls	r3, r3, #1
 800314a:	fa02 f303 	lsl.w	r3, r2, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4313      	orrs	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003160:	2201      	movs	r2, #1
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	43db      	mvns	r3, r3
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	4013      	ands	r3, r2
 800316e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	091b      	lsrs	r3, r3, #4
 8003176:	f003 0201 	and.w	r2, r3, #1
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	69ba      	ldr	r2, [r7, #24]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	2b03      	cmp	r3, #3
 8003196:	d017      	beq.n	80031c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800319e:	69fb      	ldr	r3, [r7, #28]
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	2203      	movs	r2, #3
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4013      	ands	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	69fb      	ldr	r3, [r7, #28]
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	fa02 f303 	lsl.w	r3, r2, r3
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	4313      	orrs	r3, r2
 80031c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 0303 	and.w	r3, r3, #3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d123      	bne.n	800321c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031d4:	69fb      	ldr	r3, [r7, #28]
 80031d6:	08da      	lsrs	r2, r3, #3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3208      	adds	r2, #8
 80031dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031e2:	69fb      	ldr	r3, [r7, #28]
 80031e4:	f003 0307 	and.w	r3, r3, #7
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	220f      	movs	r2, #15
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	43db      	mvns	r3, r3
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	4013      	ands	r3, r2
 80031f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	08da      	lsrs	r2, r3, #3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	3208      	adds	r2, #8
 8003216:	69b9      	ldr	r1, [r7, #24]
 8003218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	005b      	lsls	r3, r3, #1
 8003226:	2203      	movs	r2, #3
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	69ba      	ldr	r2, [r7, #24]
 8003230:	4013      	ands	r3, r2
 8003232:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 0203 	and.w	r2, r3, #3
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4313      	orrs	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 80a2 	beq.w	80033a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800325e:	2300      	movs	r3, #0
 8003260:	60fb      	str	r3, [r7, #12]
 8003262:	4b57      	ldr	r3, [pc, #348]	; (80033c0 <HAL_GPIO_Init+0x2e8>)
 8003264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003266:	4a56      	ldr	r2, [pc, #344]	; (80033c0 <HAL_GPIO_Init+0x2e8>)
 8003268:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800326c:	6453      	str	r3, [r2, #68]	; 0x44
 800326e:	4b54      	ldr	r3, [pc, #336]	; (80033c0 <HAL_GPIO_Init+0x2e8>)
 8003270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003272:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800327a:	4a52      	ldr	r2, [pc, #328]	; (80033c4 <HAL_GPIO_Init+0x2ec>)
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	089b      	lsrs	r3, r3, #2
 8003280:	3302      	adds	r3, #2
 8003282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003286:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0303 	and.w	r3, r3, #3
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	220f      	movs	r2, #15
 8003292:	fa02 f303 	lsl.w	r3, r2, r3
 8003296:	43db      	mvns	r3, r3
 8003298:	69ba      	ldr	r2, [r7, #24]
 800329a:	4013      	ands	r3, r2
 800329c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a49      	ldr	r2, [pc, #292]	; (80033c8 <HAL_GPIO_Init+0x2f0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d019      	beq.n	80032da <HAL_GPIO_Init+0x202>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a48      	ldr	r2, [pc, #288]	; (80033cc <HAL_GPIO_Init+0x2f4>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d013      	beq.n	80032d6 <HAL_GPIO_Init+0x1fe>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	4a47      	ldr	r2, [pc, #284]	; (80033d0 <HAL_GPIO_Init+0x2f8>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d00d      	beq.n	80032d2 <HAL_GPIO_Init+0x1fa>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a46      	ldr	r2, [pc, #280]	; (80033d4 <HAL_GPIO_Init+0x2fc>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d007      	beq.n	80032ce <HAL_GPIO_Init+0x1f6>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a45      	ldr	r2, [pc, #276]	; (80033d8 <HAL_GPIO_Init+0x300>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d101      	bne.n	80032ca <HAL_GPIO_Init+0x1f2>
 80032c6:	2304      	movs	r3, #4
 80032c8:	e008      	b.n	80032dc <HAL_GPIO_Init+0x204>
 80032ca:	2307      	movs	r3, #7
 80032cc:	e006      	b.n	80032dc <HAL_GPIO_Init+0x204>
 80032ce:	2303      	movs	r3, #3
 80032d0:	e004      	b.n	80032dc <HAL_GPIO_Init+0x204>
 80032d2:	2302      	movs	r3, #2
 80032d4:	e002      	b.n	80032dc <HAL_GPIO_Init+0x204>
 80032d6:	2301      	movs	r3, #1
 80032d8:	e000      	b.n	80032dc <HAL_GPIO_Init+0x204>
 80032da:	2300      	movs	r3, #0
 80032dc:	69fa      	ldr	r2, [r7, #28]
 80032de:	f002 0203 	and.w	r2, r2, #3
 80032e2:	0092      	lsls	r2, r2, #2
 80032e4:	4093      	lsls	r3, r2
 80032e6:	69ba      	ldr	r2, [r7, #24]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032ec:	4935      	ldr	r1, [pc, #212]	; (80033c4 <HAL_GPIO_Init+0x2ec>)
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	089b      	lsrs	r3, r3, #2
 80032f2:	3302      	adds	r3, #2
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80032fa:	4b38      	ldr	r3, [pc, #224]	; (80033dc <HAL_GPIO_Init+0x304>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	43db      	mvns	r3, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4013      	ands	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800331e:	4a2f      	ldr	r2, [pc, #188]	; (80033dc <HAL_GPIO_Init+0x304>)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003324:	4b2d      	ldr	r3, [pc, #180]	; (80033dc <HAL_GPIO_Init+0x304>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	43db      	mvns	r3, r3
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4013      	ands	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333c:	2b00      	cmp	r3, #0
 800333e:	d003      	beq.n	8003348 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4313      	orrs	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003348:	4a24      	ldr	r2, [pc, #144]	; (80033dc <HAL_GPIO_Init+0x304>)
 800334a:	69bb      	ldr	r3, [r7, #24]
 800334c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800334e:	4b23      	ldr	r3, [pc, #140]	; (80033dc <HAL_GPIO_Init+0x304>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	43db      	mvns	r3, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4013      	ands	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003372:	4a1a      	ldr	r2, [pc, #104]	; (80033dc <HAL_GPIO_Init+0x304>)
 8003374:	69bb      	ldr	r3, [r7, #24]
 8003376:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003378:	4b18      	ldr	r3, [pc, #96]	; (80033dc <HAL_GPIO_Init+0x304>)
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d003      	beq.n	800339c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	4313      	orrs	r3, r2
 800339a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800339c:	4a0f      	ldr	r2, [pc, #60]	; (80033dc <HAL_GPIO_Init+0x304>)
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3301      	adds	r3, #1
 80033a6:	61fb      	str	r3, [r7, #28]
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	2b0f      	cmp	r3, #15
 80033ac:	f67f aea2 	bls.w	80030f4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033b0:	bf00      	nop
 80033b2:	bf00      	nop
 80033b4:	3724      	adds	r7, #36	; 0x24
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	40023800 	.word	0x40023800
 80033c4:	40013800 	.word	0x40013800
 80033c8:	40020000 	.word	0x40020000
 80033cc:	40020400 	.word	0x40020400
 80033d0:	40020800 	.word	0x40020800
 80033d4:	40020c00 	.word	0x40020c00
 80033d8:	40021000 	.word	0x40021000
 80033dc:	40013c00 	.word	0x40013c00

080033e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b085      	sub	sp, #20
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	460b      	mov	r3, r1
 80033ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691a      	ldr	r2, [r3, #16]
 80033f0:	887b      	ldrh	r3, [r7, #2]
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033f8:	2301      	movs	r3, #1
 80033fa:	73fb      	strb	r3, [r7, #15]
 80033fc:	e001      	b.n	8003402 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033fe:	2300      	movs	r3, #0
 8003400:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003402:	7bfb      	ldrb	r3, [r7, #15]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3714      	adds	r7, #20
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	807b      	strh	r3, [r7, #2]
 800341c:	4613      	mov	r3, r2
 800341e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003420:	787b      	ldrb	r3, [r7, #1]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003426:	887a      	ldrh	r2, [r7, #2]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800342c:	e003      	b.n	8003436 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800342e:	887b      	ldrh	r3, [r7, #2]
 8003430:	041a      	lsls	r2, r3, #16
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	619a      	str	r2, [r3, #24]
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
	...

08003444 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d101      	bne.n	8003456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e264      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d075      	beq.n	800354e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003462:	4ba3      	ldr	r3, [pc, #652]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 030c 	and.w	r3, r3, #12
 800346a:	2b04      	cmp	r3, #4
 800346c:	d00c      	beq.n	8003488 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800346e:	4ba0      	ldr	r3, [pc, #640]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003476:	2b08      	cmp	r3, #8
 8003478:	d112      	bne.n	80034a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800347a:	4b9d      	ldr	r3, [pc, #628]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003482:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003486:	d10b      	bne.n	80034a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003488:	4b99      	ldr	r3, [pc, #612]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d05b      	beq.n	800354c <HAL_RCC_OscConfig+0x108>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d157      	bne.n	800354c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e23f      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034a8:	d106      	bne.n	80034b8 <HAL_RCC_OscConfig+0x74>
 80034aa:	4b91      	ldr	r3, [pc, #580]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a90      	ldr	r2, [pc, #576]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e01d      	b.n	80034f4 <HAL_RCC_OscConfig+0xb0>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0x98>
 80034c2:	4b8b      	ldr	r3, [pc, #556]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a8a      	ldr	r2, [pc, #552]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b88      	ldr	r3, [pc, #544]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a87      	ldr	r2, [pc, #540]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e00b      	b.n	80034f4 <HAL_RCC_OscConfig+0xb0>
 80034dc:	4b84      	ldr	r3, [pc, #528]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a83      	ldr	r2, [pc, #524]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034e6:	6013      	str	r3, [r2, #0]
 80034e8:	4b81      	ldr	r3, [pc, #516]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a80      	ldr	r2, [pc, #512]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80034ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d013      	beq.n	8003524 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fe fc2c 	bl	8001d58 <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003504:	f7fe fc28 	bl	8001d58 <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b64      	cmp	r3, #100	; 0x64
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e204      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003516:	4b76      	ldr	r3, [pc, #472]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f0      	beq.n	8003504 <HAL_RCC_OscConfig+0xc0>
 8003522:	e014      	b.n	800354e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003524:	f7fe fc18 	bl	8001d58 <HAL_GetTick>
 8003528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352a:	e008      	b.n	800353e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800352c:	f7fe fc14 	bl	8001d58 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	; 0x64
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e1f0      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800353e:	4b6c      	ldr	r3, [pc, #432]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f0      	bne.n	800352c <HAL_RCC_OscConfig+0xe8>
 800354a:	e000      	b.n	800354e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800354c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d063      	beq.n	8003622 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800355a:	4b65      	ldr	r3, [pc, #404]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00b      	beq.n	800357e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003566:	4b62      	ldr	r3, [pc, #392]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800356e:	2b08      	cmp	r3, #8
 8003570:	d11c      	bne.n	80035ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003572:	4b5f      	ldr	r3, [pc, #380]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d116      	bne.n	80035ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357e:	4b5c      	ldr	r3, [pc, #368]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d005      	beq.n	8003596 <HAL_RCC_OscConfig+0x152>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	2b01      	cmp	r3, #1
 8003590:	d001      	beq.n	8003596 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e1c4      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003596:	4b56      	ldr	r3, [pc, #344]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	00db      	lsls	r3, r3, #3
 80035a4:	4952      	ldr	r1, [pc, #328]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035aa:	e03a      	b.n	8003622 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d020      	beq.n	80035f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b4:	4b4f      	ldr	r3, [pc, #316]	; (80036f4 <HAL_RCC_OscConfig+0x2b0>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ba:	f7fe fbcd 	bl	8001d58 <HAL_GetTick>
 80035be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c0:	e008      	b.n	80035d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035c2:	f7fe fbc9 	bl	8001d58 <HAL_GetTick>
 80035c6:	4602      	mov	r2, r0
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e1a5      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d4:	4b46      	ldr	r3, [pc, #280]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d0f0      	beq.n	80035c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e0:	4b43      	ldr	r3, [pc, #268]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	00db      	lsls	r3, r3, #3
 80035ee:	4940      	ldr	r1, [pc, #256]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80035f0:	4313      	orrs	r3, r2
 80035f2:	600b      	str	r3, [r1, #0]
 80035f4:	e015      	b.n	8003622 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035f6:	4b3f      	ldr	r3, [pc, #252]	; (80036f4 <HAL_RCC_OscConfig+0x2b0>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035fc:	f7fe fbac 	bl	8001d58 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003604:	f7fe fba8 	bl	8001d58 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e184      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003616:	4b36      	ldr	r3, [pc, #216]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0308 	and.w	r3, r3, #8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d030      	beq.n	8003690 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d016      	beq.n	8003664 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003636:	4b30      	ldr	r3, [pc, #192]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003638:	2201      	movs	r2, #1
 800363a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363c:	f7fe fb8c 	bl	8001d58 <HAL_GetTick>
 8003640:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003644:	f7fe fb88 	bl	8001d58 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e164      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003656:	4b26      	ldr	r3, [pc, #152]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b00      	cmp	r3, #0
 8003660:	d0f0      	beq.n	8003644 <HAL_RCC_OscConfig+0x200>
 8003662:	e015      	b.n	8003690 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003664:	4b24      	ldr	r3, [pc, #144]	; (80036f8 <HAL_RCC_OscConfig+0x2b4>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800366a:	f7fe fb75 	bl	8001d58 <HAL_GetTick>
 800366e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003672:	f7fe fb71 	bl	8001d58 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e14d      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003684:	4b1a      	ldr	r3, [pc, #104]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 8003686:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003688:	f003 0302 	and.w	r3, r3, #2
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1f0      	bne.n	8003672 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0304 	and.w	r3, r3, #4
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80a0 	beq.w	80037de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800369e:	2300      	movs	r3, #0
 80036a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036a2:	4b13      	ldr	r3, [pc, #76]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10f      	bne.n	80036ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	60bb      	str	r3, [r7, #8]
 80036b2:	4b0f      	ldr	r3, [pc, #60]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80036b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b6:	4a0e      	ldr	r2, [pc, #56]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80036b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036bc:	6413      	str	r3, [r2, #64]	; 0x40
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <HAL_RCC_OscConfig+0x2ac>)
 80036c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c6:	60bb      	str	r3, [r7, #8]
 80036c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036ca:	2301      	movs	r3, #1
 80036cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ce:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <HAL_RCC_OscConfig+0x2b8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d121      	bne.n	800371e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036da:	4b08      	ldr	r3, [pc, #32]	; (80036fc <HAL_RCC_OscConfig+0x2b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a07      	ldr	r2, [pc, #28]	; (80036fc <HAL_RCC_OscConfig+0x2b8>)
 80036e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036e6:	f7fe fb37 	bl	8001d58 <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ec:	e011      	b.n	8003712 <HAL_RCC_OscConfig+0x2ce>
 80036ee:	bf00      	nop
 80036f0:	40023800 	.word	0x40023800
 80036f4:	42470000 	.word	0x42470000
 80036f8:	42470e80 	.word	0x42470e80
 80036fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003700:	f7fe fb2a 	bl	8001d58 <HAL_GetTick>
 8003704:	4602      	mov	r2, r0
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	2b02      	cmp	r3, #2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e106      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003712:	4b85      	ldr	r3, [pc, #532]	; (8003928 <HAL_RCC_OscConfig+0x4e4>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f0      	beq.n	8003700 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d106      	bne.n	8003734 <HAL_RCC_OscConfig+0x2f0>
 8003726:	4b81      	ldr	r3, [pc, #516]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800372a:	4a80      	ldr	r2, [pc, #512]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800372c:	f043 0301 	orr.w	r3, r3, #1
 8003730:	6713      	str	r3, [r2, #112]	; 0x70
 8003732:	e01c      	b.n	800376e <HAL_RCC_OscConfig+0x32a>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	2b05      	cmp	r3, #5
 800373a:	d10c      	bne.n	8003756 <HAL_RCC_OscConfig+0x312>
 800373c:	4b7b      	ldr	r3, [pc, #492]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800373e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003740:	4a7a      	ldr	r2, [pc, #488]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003742:	f043 0304 	orr.w	r3, r3, #4
 8003746:	6713      	str	r3, [r2, #112]	; 0x70
 8003748:	4b78      	ldr	r3, [pc, #480]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800374a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800374c:	4a77      	ldr	r2, [pc, #476]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800374e:	f043 0301 	orr.w	r3, r3, #1
 8003752:	6713      	str	r3, [r2, #112]	; 0x70
 8003754:	e00b      	b.n	800376e <HAL_RCC_OscConfig+0x32a>
 8003756:	4b75      	ldr	r3, [pc, #468]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800375a:	4a74      	ldr	r2, [pc, #464]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800375c:	f023 0301 	bic.w	r3, r3, #1
 8003760:	6713      	str	r3, [r2, #112]	; 0x70
 8003762:	4b72      	ldr	r3, [pc, #456]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003766:	4a71      	ldr	r2, [pc, #452]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003768:	f023 0304 	bic.w	r3, r3, #4
 800376c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d015      	beq.n	80037a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003776:	f7fe faef 	bl	8001d58 <HAL_GetTick>
 800377a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800377c:	e00a      	b.n	8003794 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800377e:	f7fe faeb 	bl	8001d58 <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	f241 3288 	movw	r2, #5000	; 0x1388
 800378c:	4293      	cmp	r3, r2
 800378e:	d901      	bls.n	8003794 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003790:	2303      	movs	r3, #3
 8003792:	e0c5      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003794:	4b65      	ldr	r3, [pc, #404]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003798:	f003 0302 	and.w	r3, r3, #2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d0ee      	beq.n	800377e <HAL_RCC_OscConfig+0x33a>
 80037a0:	e014      	b.n	80037cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037a2:	f7fe fad9 	bl	8001d58 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a8:	e00a      	b.n	80037c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037aa:	f7fe fad5 	bl	8001d58 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d901      	bls.n	80037c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80037bc:	2303      	movs	r3, #3
 80037be:	e0af      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037c0:	4b5a      	ldr	r3, [pc, #360]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 80037c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d1ee      	bne.n	80037aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037cc:	7dfb      	ldrb	r3, [r7, #23]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	d105      	bne.n	80037de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037d2:	4b56      	ldr	r3, [pc, #344]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	4a55      	ldr	r2, [pc, #340]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 80037d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699b      	ldr	r3, [r3, #24]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	f000 809b 	beq.w	800391e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80037e8:	4b50      	ldr	r3, [pc, #320]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f003 030c 	and.w	r3, r3, #12
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d05c      	beq.n	80038ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d141      	bne.n	8003880 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037fc:	4b4c      	ldr	r3, [pc, #304]	; (8003930 <HAL_RCC_OscConfig+0x4ec>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003802:	f7fe faa9 	bl	8001d58 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003808:	e008      	b.n	800381c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800380a:	f7fe faa5 	bl	8001d58 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b02      	cmp	r3, #2
 8003816:	d901      	bls.n	800381c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e081      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800381c:	4b43      	ldr	r3, [pc, #268]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d1f0      	bne.n	800380a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	69da      	ldr	r2, [r3, #28]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	431a      	orrs	r2, r3
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	019b      	lsls	r3, r3, #6
 8003838:	431a      	orrs	r2, r3
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800383e:	085b      	lsrs	r3, r3, #1
 8003840:	3b01      	subs	r3, #1
 8003842:	041b      	lsls	r3, r3, #16
 8003844:	431a      	orrs	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384a:	061b      	lsls	r3, r3, #24
 800384c:	4937      	ldr	r1, [pc, #220]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 800384e:	4313      	orrs	r3, r2
 8003850:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003852:	4b37      	ldr	r3, [pc, #220]	; (8003930 <HAL_RCC_OscConfig+0x4ec>)
 8003854:	2201      	movs	r2, #1
 8003856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003858:	f7fe fa7e 	bl	8001d58 <HAL_GetTick>
 800385c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800385e:	e008      	b.n	8003872 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003860:	f7fe fa7a 	bl	8001d58 <HAL_GetTick>
 8003864:	4602      	mov	r2, r0
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	1ad3      	subs	r3, r2, r3
 800386a:	2b02      	cmp	r3, #2
 800386c:	d901      	bls.n	8003872 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e056      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003872:	4b2e      	ldr	r3, [pc, #184]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d0f0      	beq.n	8003860 <HAL_RCC_OscConfig+0x41c>
 800387e:	e04e      	b.n	800391e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003880:	4b2b      	ldr	r3, [pc, #172]	; (8003930 <HAL_RCC_OscConfig+0x4ec>)
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003886:	f7fe fa67 	bl	8001d58 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800388e:	f7fe fa63 	bl	8001d58 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e03f      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a0:	4b22      	ldr	r3, [pc, #136]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1f0      	bne.n	800388e <HAL_RCC_OscConfig+0x44a>
 80038ac:	e037      	b.n	800391e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d101      	bne.n	80038ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e032      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80038ba:	4b1c      	ldr	r3, [pc, #112]	; (800392c <HAL_RCC_OscConfig+0x4e8>)
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d028      	beq.n	800391a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d121      	bne.n	800391a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d11a      	bne.n	800391a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80038e4:	68fa      	ldr	r2, [r7, #12]
 80038e6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80038ea:	4013      	ands	r3, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80038f0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d111      	bne.n	800391a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003900:	085b      	lsrs	r3, r3, #1
 8003902:	3b01      	subs	r3, #1
 8003904:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003906:	429a      	cmp	r2, r3
 8003908:	d107      	bne.n	800391a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003914:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003916:	429a      	cmp	r2, r3
 8003918:	d001      	beq.n	800391e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e000      	b.n	8003920 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40007000 	.word	0x40007000
 800392c:	40023800 	.word	0x40023800
 8003930:	42470060 	.word	0x42470060

08003934 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0cc      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003948:	4b68      	ldr	r3, [pc, #416]	; (8003aec <HAL_RCC_ClockConfig+0x1b8>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0307 	and.w	r3, r3, #7
 8003950:	683a      	ldr	r2, [r7, #0]
 8003952:	429a      	cmp	r2, r3
 8003954:	d90c      	bls.n	8003970 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003956:	4b65      	ldr	r3, [pc, #404]	; (8003aec <HAL_RCC_ClockConfig+0x1b8>)
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	b2d2      	uxtb	r2, r2
 800395c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395e:	4b63      	ldr	r3, [pc, #396]	; (8003aec <HAL_RCC_ClockConfig+0x1b8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	683a      	ldr	r2, [r7, #0]
 8003968:	429a      	cmp	r2, r3
 800396a:	d001      	beq.n	8003970 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e0b8      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0302 	and.w	r3, r3, #2
 8003978:	2b00      	cmp	r3, #0
 800397a:	d020      	beq.n	80039be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	d005      	beq.n	8003994 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003988:	4b59      	ldr	r3, [pc, #356]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	4a58      	ldr	r2, [pc, #352]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 800398e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003992:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b00      	cmp	r3, #0
 800399e:	d005      	beq.n	80039ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039a0:	4b53      	ldr	r3, [pc, #332]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	4a52      	ldr	r2, [pc, #328]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 80039a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039ac:	4b50      	ldr	r3, [pc, #320]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	494d      	ldr	r1, [pc, #308]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d044      	beq.n	8003a54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d107      	bne.n	80039e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039d2:	4b47      	ldr	r3, [pc, #284]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d119      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e07f      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d003      	beq.n	80039f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80039ee:	2b03      	cmp	r3, #3
 80039f0:	d107      	bne.n	8003a02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039f2:	4b3f      	ldr	r3, [pc, #252]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d109      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e06f      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a02:	4b3b      	ldr	r3, [pc, #236]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0302 	and.w	r3, r3, #2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e067      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a12:	4b37      	ldr	r3, [pc, #220]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f023 0203 	bic.w	r2, r3, #3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	4934      	ldr	r1, [pc, #208]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a24:	f7fe f998 	bl	8001d58 <HAL_GetTick>
 8003a28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a2a:	e00a      	b.n	8003a42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a2c:	f7fe f994 	bl	8001d58 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e04f      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a42:	4b2b      	ldr	r3, [pc, #172]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f003 020c 	and.w	r2, r3, #12
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d1eb      	bne.n	8003a2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a54:	4b25      	ldr	r3, [pc, #148]	; (8003aec <HAL_RCC_ClockConfig+0x1b8>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d20c      	bcs.n	8003a7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a62:	4b22      	ldr	r3, [pc, #136]	; (8003aec <HAL_RCC_ClockConfig+0x1b8>)
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a6a:	4b20      	ldr	r3, [pc, #128]	; (8003aec <HAL_RCC_ClockConfig+0x1b8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d001      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e032      	b.n	8003ae2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0304 	and.w	r3, r3, #4
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d008      	beq.n	8003a9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a88:	4b19      	ldr	r3, [pc, #100]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	4916      	ldr	r1, [pc, #88]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 0308 	and.w	r3, r3, #8
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d009      	beq.n	8003aba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003aa6:	4b12      	ldr	r3, [pc, #72]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	490e      	ldr	r1, [pc, #56]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003aba:	f000 f821 	bl	8003b00 <HAL_RCC_GetSysClockFreq>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	4b0b      	ldr	r3, [pc, #44]	; (8003af0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	091b      	lsrs	r3, r3, #4
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	490a      	ldr	r1, [pc, #40]	; (8003af4 <HAL_RCC_ClockConfig+0x1c0>)
 8003acc:	5ccb      	ldrb	r3, [r1, r3]
 8003ace:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad2:	4a09      	ldr	r2, [pc, #36]	; (8003af8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003ad6:	4b09      	ldr	r3, [pc, #36]	; (8003afc <HAL_RCC_ClockConfig+0x1c8>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f7fe f8f8 	bl	8001cd0 <HAL_InitTick>

  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40023c00 	.word	0x40023c00
 8003af0:	40023800 	.word	0x40023800
 8003af4:	08008a30 	.word	0x08008a30
 8003af8:	20000010 	.word	0x20000010
 8003afc:	20000014 	.word	0x20000014

08003b00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003b04:	b084      	sub	sp, #16
 8003b06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	607b      	str	r3, [r7, #4]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	60fb      	str	r3, [r7, #12]
 8003b10:	2300      	movs	r3, #0
 8003b12:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b18:	4b67      	ldr	r3, [pc, #412]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 030c 	and.w	r3, r3, #12
 8003b20:	2b08      	cmp	r3, #8
 8003b22:	d00d      	beq.n	8003b40 <HAL_RCC_GetSysClockFreq+0x40>
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	f200 80bd 	bhi.w	8003ca4 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_RCC_GetSysClockFreq+0x34>
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d003      	beq.n	8003b3a <HAL_RCC_GetSysClockFreq+0x3a>
 8003b32:	e0b7      	b.n	8003ca4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b34:	4b61      	ldr	r3, [pc, #388]	; (8003cbc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003b36:	60bb      	str	r3, [r7, #8]
       break;
 8003b38:	e0b7      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b3a:	4b61      	ldr	r3, [pc, #388]	; (8003cc0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003b3c:	60bb      	str	r3, [r7, #8]
      break;
 8003b3e:	e0b4      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b40:	4b5d      	ldr	r3, [pc, #372]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b48:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b4a:	4b5b      	ldr	r3, [pc, #364]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d04d      	beq.n	8003bf2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b56:	4b58      	ldr	r3, [pc, #352]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	099b      	lsrs	r3, r3, #6
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	f04f 0300 	mov.w	r3, #0
 8003b62:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b66:	f04f 0100 	mov.w	r1, #0
 8003b6a:	ea02 0800 	and.w	r8, r2, r0
 8003b6e:	ea03 0901 	and.w	r9, r3, r1
 8003b72:	4640      	mov	r0, r8
 8003b74:	4649      	mov	r1, r9
 8003b76:	f04f 0200 	mov.w	r2, #0
 8003b7a:	f04f 0300 	mov.w	r3, #0
 8003b7e:	014b      	lsls	r3, r1, #5
 8003b80:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b84:	0142      	lsls	r2, r0, #5
 8003b86:	4610      	mov	r0, r2
 8003b88:	4619      	mov	r1, r3
 8003b8a:	ebb0 0008 	subs.w	r0, r0, r8
 8003b8e:	eb61 0109 	sbc.w	r1, r1, r9
 8003b92:	f04f 0200 	mov.w	r2, #0
 8003b96:	f04f 0300 	mov.w	r3, #0
 8003b9a:	018b      	lsls	r3, r1, #6
 8003b9c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ba0:	0182      	lsls	r2, r0, #6
 8003ba2:	1a12      	subs	r2, r2, r0
 8003ba4:	eb63 0301 	sbc.w	r3, r3, r1
 8003ba8:	f04f 0000 	mov.w	r0, #0
 8003bac:	f04f 0100 	mov.w	r1, #0
 8003bb0:	00d9      	lsls	r1, r3, #3
 8003bb2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003bb6:	00d0      	lsls	r0, r2, #3
 8003bb8:	4602      	mov	r2, r0
 8003bba:	460b      	mov	r3, r1
 8003bbc:	eb12 0208 	adds.w	r2, r2, r8
 8003bc0:	eb43 0309 	adc.w	r3, r3, r9
 8003bc4:	f04f 0000 	mov.w	r0, #0
 8003bc8:	f04f 0100 	mov.w	r1, #0
 8003bcc:	0259      	lsls	r1, r3, #9
 8003bce:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003bd2:	0250      	lsls	r0, r2, #9
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
 8003bd8:	4610      	mov	r0, r2
 8003bda:	4619      	mov	r1, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	461a      	mov	r2, r3
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	f7fc ffe8 	bl	8000bb8 <__aeabi_uldivmod>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4613      	mov	r3, r2
 8003bee:	60fb      	str	r3, [r7, #12]
 8003bf0:	e04a      	b.n	8003c88 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003bf2:	4b31      	ldr	r3, [pc, #196]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	099b      	lsrs	r3, r3, #6
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	f04f 0300 	mov.w	r3, #0
 8003bfe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c02:	f04f 0100 	mov.w	r1, #0
 8003c06:	ea02 0400 	and.w	r4, r2, r0
 8003c0a:	ea03 0501 	and.w	r5, r3, r1
 8003c0e:	4620      	mov	r0, r4
 8003c10:	4629      	mov	r1, r5
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	f04f 0300 	mov.w	r3, #0
 8003c1a:	014b      	lsls	r3, r1, #5
 8003c1c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c20:	0142      	lsls	r2, r0, #5
 8003c22:	4610      	mov	r0, r2
 8003c24:	4619      	mov	r1, r3
 8003c26:	1b00      	subs	r0, r0, r4
 8003c28:	eb61 0105 	sbc.w	r1, r1, r5
 8003c2c:	f04f 0200 	mov.w	r2, #0
 8003c30:	f04f 0300 	mov.w	r3, #0
 8003c34:	018b      	lsls	r3, r1, #6
 8003c36:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c3a:	0182      	lsls	r2, r0, #6
 8003c3c:	1a12      	subs	r2, r2, r0
 8003c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8003c42:	f04f 0000 	mov.w	r0, #0
 8003c46:	f04f 0100 	mov.w	r1, #0
 8003c4a:	00d9      	lsls	r1, r3, #3
 8003c4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003c50:	00d0      	lsls	r0, r2, #3
 8003c52:	4602      	mov	r2, r0
 8003c54:	460b      	mov	r3, r1
 8003c56:	1912      	adds	r2, r2, r4
 8003c58:	eb45 0303 	adc.w	r3, r5, r3
 8003c5c:	f04f 0000 	mov.w	r0, #0
 8003c60:	f04f 0100 	mov.w	r1, #0
 8003c64:	0299      	lsls	r1, r3, #10
 8003c66:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c6a:	0290      	lsls	r0, r2, #10
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4610      	mov	r0, r2
 8003c72:	4619      	mov	r1, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	461a      	mov	r2, r3
 8003c78:	f04f 0300 	mov.w	r3, #0
 8003c7c:	f7fc ff9c 	bl	8000bb8 <__aeabi_uldivmod>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4613      	mov	r3, r2
 8003c86:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c88:	4b0b      	ldr	r3, [pc, #44]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	0c1b      	lsrs	r3, r3, #16
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	3301      	adds	r3, #1
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca0:	60bb      	str	r3, [r7, #8]
      break;
 8003ca2:	e002      	b.n	8003caa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ca4:	4b05      	ldr	r3, [pc, #20]	; (8003cbc <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003ca6:	60bb      	str	r3, [r7, #8]
      break;
 8003ca8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003caa:	68bb      	ldr	r3, [r7, #8]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3710      	adds	r7, #16
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	00f42400 	.word	0x00f42400
 8003cc0:	007a1200 	.word	0x007a1200

08003cc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	20000010 	.word	0x20000010

08003cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ce0:	f7ff fff0 	bl	8003cc4 <HAL_RCC_GetHCLKFreq>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	4b05      	ldr	r3, [pc, #20]	; (8003cfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	0a9b      	lsrs	r3, r3, #10
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	4903      	ldr	r1, [pc, #12]	; (8003d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cf2:	5ccb      	ldrb	r3, [r1, r3]
 8003cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	08008a40 	.word	0x08008a40

08003d04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003d08:	f7ff ffdc 	bl	8003cc4 <HAL_RCC_GetHCLKFreq>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b05      	ldr	r3, [pc, #20]	; (8003d24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	0b5b      	lsrs	r3, r3, #13
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	4903      	ldr	r1, [pc, #12]	; (8003d28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d1a:	5ccb      	ldrb	r3, [r1, r3]
 8003d1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40023800 	.word	0x40023800
 8003d28:	08008a40 	.word	0x08008a40

08003d2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b082      	sub	sp, #8
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d101      	bne.n	8003d3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e041      	b.n	8003dc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d106      	bne.n	8003d58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f7fd fdb8 	bl	80018c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2202      	movs	r2, #2
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	3304      	adds	r3, #4
 8003d68:	4619      	mov	r1, r3
 8003d6a:	4610      	mov	r0, r2
 8003d6c:	f000 fb0a 	bl	8004384 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2201      	movs	r2, #1
 8003da4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3708      	adds	r7, #8
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d001      	beq.n	8003de4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e03c      	b.n	8003e5e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a1e      	ldr	r2, [pc, #120]	; (8003e6c <HAL_TIM_Base_Start+0xa0>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d018      	beq.n	8003e28 <HAL_TIM_Base_Start+0x5c>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dfe:	d013      	beq.n	8003e28 <HAL_TIM_Base_Start+0x5c>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a1a      	ldr	r2, [pc, #104]	; (8003e70 <HAL_TIM_Base_Start+0xa4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00e      	beq.n	8003e28 <HAL_TIM_Base_Start+0x5c>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a19      	ldr	r2, [pc, #100]	; (8003e74 <HAL_TIM_Base_Start+0xa8>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d009      	beq.n	8003e28 <HAL_TIM_Base_Start+0x5c>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a17      	ldr	r2, [pc, #92]	; (8003e78 <HAL_TIM_Base_Start+0xac>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d004      	beq.n	8003e28 <HAL_TIM_Base_Start+0x5c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a16      	ldr	r2, [pc, #88]	; (8003e7c <HAL_TIM_Base_Start+0xb0>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d111      	bne.n	8003e4c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f003 0307 	and.w	r3, r3, #7
 8003e32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b06      	cmp	r3, #6
 8003e38:	d010      	beq.n	8003e5c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f042 0201 	orr.w	r2, r2, #1
 8003e48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e4a:	e007      	b.n	8003e5c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0201 	orr.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3714      	adds	r7, #20
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	40010000 	.word	0x40010000
 8003e70:	40000400 	.word	0x40000400
 8003e74:	40000800 	.word	0x40000800
 8003e78:	40000c00 	.word	0x40000c00
 8003e7c:	40014000 	.word	0x40014000

08003e80 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6a1a      	ldr	r2, [r3, #32]
 8003e8e:	f241 1311 	movw	r3, #4369	; 0x1111
 8003e92:	4013      	ands	r3, r2
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d10f      	bne.n	8003eb8 <HAL_TIM_Base_Stop+0x38>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	6a1a      	ldr	r2, [r3, #32]
 8003e9e:	f240 4344 	movw	r3, #1092	; 0x444
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d107      	bne.n	8003eb8 <HAL_TIM_Base_Stop+0x38>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f022 0201 	bic.w	r2, r2, #1
 8003eb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
	...

08003ed0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d001      	beq.n	8003ee8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e044      	b.n	8003f72 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68da      	ldr	r2, [r3, #12]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f042 0201 	orr.w	r2, r2, #1
 8003efe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a1e      	ldr	r2, [pc, #120]	; (8003f80 <HAL_TIM_Base_Start_IT+0xb0>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d018      	beq.n	8003f3c <HAL_TIM_Base_Start_IT+0x6c>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f12:	d013      	beq.n	8003f3c <HAL_TIM_Base_Start_IT+0x6c>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a1a      	ldr	r2, [pc, #104]	; (8003f84 <HAL_TIM_Base_Start_IT+0xb4>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d00e      	beq.n	8003f3c <HAL_TIM_Base_Start_IT+0x6c>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a19      	ldr	r2, [pc, #100]	; (8003f88 <HAL_TIM_Base_Start_IT+0xb8>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d009      	beq.n	8003f3c <HAL_TIM_Base_Start_IT+0x6c>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <HAL_TIM_Base_Start_IT+0xbc>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d004      	beq.n	8003f3c <HAL_TIM_Base_Start_IT+0x6c>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a16      	ldr	r2, [pc, #88]	; (8003f90 <HAL_TIM_Base_Start_IT+0xc0>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d111      	bne.n	8003f60 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2b06      	cmp	r3, #6
 8003f4c:	d010      	beq.n	8003f70 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f042 0201 	orr.w	r2, r2, #1
 8003f5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f5e:	e007      	b.n	8003f70 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f042 0201 	orr.w	r2, r2, #1
 8003f6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40010000 	.word	0x40010000
 8003f84:	40000400 	.word	0x40000400
 8003f88:	40000800 	.word	0x40000800
 8003f8c:	40000c00 	.word	0x40000c00
 8003f90:	40014000 	.word	0x40014000

08003f94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f003 0302 	and.w	r3, r3, #2
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d122      	bne.n	8003ff0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d11b      	bne.n	8003ff0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0202 	mvn.w	r2, #2
 8003fc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	f003 0303 	and.w	r3, r3, #3
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 f9b5 	bl	8004346 <HAL_TIM_IC_CaptureCallback>
 8003fdc:	e005      	b.n	8003fea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f000 f9a7 	bl	8004332 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 f9b8 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	f003 0304 	and.w	r3, r3, #4
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d122      	bne.n	8004044 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b04      	cmp	r3, #4
 800400a:	d11b      	bne.n	8004044 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f06f 0204 	mvn.w	r2, #4
 8004014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2202      	movs	r2, #2
 800401a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004026:	2b00      	cmp	r3, #0
 8004028:	d003      	beq.n	8004032 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 f98b 	bl	8004346 <HAL_TIM_IC_CaptureCallback>
 8004030:	e005      	b.n	800403e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f97d 	bl	8004332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	f000 f98e 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	f003 0308 	and.w	r3, r3, #8
 800404e:	2b08      	cmp	r3, #8
 8004050:	d122      	bne.n	8004098 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b08      	cmp	r3, #8
 800405e:	d11b      	bne.n	8004098 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f06f 0208 	mvn.w	r2, #8
 8004068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2204      	movs	r2, #4
 800406e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f003 0303 	and.w	r3, r3, #3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f961 	bl	8004346 <HAL_TIM_IC_CaptureCallback>
 8004084:	e005      	b.n	8004092 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f953 	bl	8004332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f964 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	2b10      	cmp	r3, #16
 80040a4:	d122      	bne.n	80040ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f003 0310 	and.w	r3, r3, #16
 80040b0:	2b10      	cmp	r3, #16
 80040b2:	d11b      	bne.n	80040ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0210 	mvn.w	r2, #16
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2208      	movs	r2, #8
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f937 	bl	8004346 <HAL_TIM_IC_CaptureCallback>
 80040d8:	e005      	b.n	80040e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f929 	bl	8004332 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f93a 	bl	800435a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691b      	ldr	r3, [r3, #16]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d10e      	bne.n	8004118 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	2b01      	cmp	r3, #1
 8004106:	d107      	bne.n	8004118 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f06f 0201 	mvn.w	r2, #1
 8004110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fd fa5c 	bl	80015d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004122:	2b80      	cmp	r3, #128	; 0x80
 8004124:	d10e      	bne.n	8004144 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004130:	2b80      	cmp	r3, #128	; 0x80
 8004132:	d107      	bne.n	8004144 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800413c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fab2 	bl	80046a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800414e:	2b40      	cmp	r3, #64	; 0x40
 8004150:	d10e      	bne.n	8004170 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68db      	ldr	r3, [r3, #12]
 8004158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415c:	2b40      	cmp	r3, #64	; 0x40
 800415e:	d107      	bne.n	8004170 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004168:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 f8ff 	bl	800436e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0320 	and.w	r3, r3, #32
 800417a:	2b20      	cmp	r3, #32
 800417c:	d10e      	bne.n	800419c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f003 0320 	and.w	r3, r3, #32
 8004188:	2b20      	cmp	r3, #32
 800418a:	d107      	bne.n	800419c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f06f 0220 	mvn.w	r2, #32
 8004194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 fa7c 	bl	8004694 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800419c:	bf00      	nop
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ae:	2300      	movs	r3, #0
 80041b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d101      	bne.n	80041c0 <HAL_TIM_ConfigClockSource+0x1c>
 80041bc:	2302      	movs	r3, #2
 80041be:	e0b4      	b.n	800432a <HAL_TIM_ConfigClockSource+0x186>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f8:	d03e      	beq.n	8004278 <HAL_TIM_ConfigClockSource+0xd4>
 80041fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041fe:	f200 8087 	bhi.w	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004206:	f000 8086 	beq.w	8004316 <HAL_TIM_ConfigClockSource+0x172>
 800420a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800420e:	d87f      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004210:	2b70      	cmp	r3, #112	; 0x70
 8004212:	d01a      	beq.n	800424a <HAL_TIM_ConfigClockSource+0xa6>
 8004214:	2b70      	cmp	r3, #112	; 0x70
 8004216:	d87b      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004218:	2b60      	cmp	r3, #96	; 0x60
 800421a:	d050      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x11a>
 800421c:	2b60      	cmp	r3, #96	; 0x60
 800421e:	d877      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004220:	2b50      	cmp	r3, #80	; 0x50
 8004222:	d03c      	beq.n	800429e <HAL_TIM_ConfigClockSource+0xfa>
 8004224:	2b50      	cmp	r3, #80	; 0x50
 8004226:	d873      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004228:	2b40      	cmp	r3, #64	; 0x40
 800422a:	d058      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x13a>
 800422c:	2b40      	cmp	r3, #64	; 0x40
 800422e:	d86f      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004230:	2b30      	cmp	r3, #48	; 0x30
 8004232:	d064      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 8004234:	2b30      	cmp	r3, #48	; 0x30
 8004236:	d86b      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004238:	2b20      	cmp	r3, #32
 800423a:	d060      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 800423c:	2b20      	cmp	r3, #32
 800423e:	d867      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d05c      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 8004244:	2b10      	cmp	r3, #16
 8004246:	d05a      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x15a>
 8004248:	e062      	b.n	8004310 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6818      	ldr	r0, [r3, #0]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	6899      	ldr	r1, [r3, #8]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f000 f98d 	bl	8004578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800426c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68ba      	ldr	r2, [r7, #8]
 8004274:	609a      	str	r2, [r3, #8]
      break;
 8004276:	e04f      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6818      	ldr	r0, [r3, #0]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6899      	ldr	r1, [r3, #8]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f000 f976 	bl	8004578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800429a:	609a      	str	r2, [r3, #8]
      break;
 800429c:	e03c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 f8ea 	bl	8004484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2150      	movs	r1, #80	; 0x50
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 f943 	bl	8004542 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e02c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	6859      	ldr	r1, [r3, #4]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	461a      	mov	r2, r3
 80042cc:	f000 f909 	bl	80044e2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2160      	movs	r1, #96	; 0x60
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 f933 	bl	8004542 <TIM_ITRx_SetConfig>
      break;
 80042dc:	e01c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	6859      	ldr	r1, [r3, #4]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	461a      	mov	r2, r3
 80042ec:	f000 f8ca 	bl	8004484 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2140      	movs	r1, #64	; 0x40
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 f923 	bl	8004542 <TIM_ITRx_SetConfig>
      break;
 80042fc:	e00c      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4619      	mov	r1, r3
 8004308:	4610      	mov	r0, r2
 800430a:	f000 f91a 	bl	8004542 <TIM_ITRx_SetConfig>
      break;
 800430e:	e003      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	73fb      	strb	r3, [r7, #15]
      break;
 8004314:	e000      	b.n	8004318 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004316:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004328:	7bfb      	ldrb	r3, [r7, #15]
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004362:	bf00      	nop
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
	...

08004384 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004384:	b480      	push	{r7}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
 800438c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a34      	ldr	r2, [pc, #208]	; (8004468 <TIM_Base_SetConfig+0xe4>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d00f      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043a2:	d00b      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	4a31      	ldr	r2, [pc, #196]	; (800446c <TIM_Base_SetConfig+0xe8>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d007      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a30      	ldr	r2, [pc, #192]	; (8004470 <TIM_Base_SetConfig+0xec>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d003      	beq.n	80043bc <TIM_Base_SetConfig+0x38>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	4a2f      	ldr	r2, [pc, #188]	; (8004474 <TIM_Base_SetConfig+0xf0>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d108      	bne.n	80043ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a25      	ldr	r2, [pc, #148]	; (8004468 <TIM_Base_SetConfig+0xe4>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d01b      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043dc:	d017      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a22      	ldr	r2, [pc, #136]	; (800446c <TIM_Base_SetConfig+0xe8>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d013      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a21      	ldr	r2, [pc, #132]	; (8004470 <TIM_Base_SetConfig+0xec>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d00f      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a20      	ldr	r2, [pc, #128]	; (8004474 <TIM_Base_SetConfig+0xf0>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d00b      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a1f      	ldr	r2, [pc, #124]	; (8004478 <TIM_Base_SetConfig+0xf4>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d007      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a1e      	ldr	r2, [pc, #120]	; (800447c <TIM_Base_SetConfig+0xf8>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d003      	beq.n	800440e <TIM_Base_SetConfig+0x8a>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	4a1d      	ldr	r2, [pc, #116]	; (8004480 <TIM_Base_SetConfig+0xfc>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d108      	bne.n	8004420 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004414:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	4313      	orrs	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	4313      	orrs	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68fa      	ldr	r2, [r7, #12]
 8004432:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a08      	ldr	r2, [pc, #32]	; (8004468 <TIM_Base_SetConfig+0xe4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d103      	bne.n	8004454 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	615a      	str	r2, [r3, #20]
}
 800445a:	bf00      	nop
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40010000 	.word	0x40010000
 800446c:	40000400 	.word	0x40000400
 8004470:	40000800 	.word	0x40000800
 8004474:	40000c00 	.word	0x40000c00
 8004478:	40014000 	.word	0x40014000
 800447c:	40014400 	.word	0x40014400
 8004480:	40014800 	.word	0x40014800

08004484 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004484:	b480      	push	{r7}
 8004486:	b087      	sub	sp, #28
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a1b      	ldr	r3, [r3, #32]
 8004494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	f023 0201 	bic.w	r2, r3, #1
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	699b      	ldr	r3, [r3, #24]
 80044a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f023 030a 	bic.w	r3, r3, #10
 80044c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	621a      	str	r2, [r3, #32]
}
 80044d6:	bf00      	nop
 80044d8:	371c      	adds	r7, #28
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b087      	sub	sp, #28
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	60f8      	str	r0, [r7, #12]
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6a1b      	ldr	r3, [r3, #32]
 80044f2:	f023 0210 	bic.w	r2, r3, #16
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800450c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	031b      	lsls	r3, r3, #12
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	4313      	orrs	r3, r2
 8004516:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800451e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	693a      	ldr	r2, [r7, #16]
 8004526:	4313      	orrs	r3, r2
 8004528:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	697a      	ldr	r2, [r7, #20]
 800452e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	621a      	str	r2, [r3, #32]
}
 8004536:	bf00      	nop
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr

08004542 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004542:	b480      	push	{r7}
 8004544:	b085      	sub	sp, #20
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
 800454a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	4313      	orrs	r3, r2
 8004560:	f043 0307 	orr.w	r3, r3, #7
 8004564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	609a      	str	r2, [r3, #8]
}
 800456c:	bf00      	nop
 800456e:	3714      	adds	r7, #20
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004578:	b480      	push	{r7}
 800457a:	b087      	sub	sp, #28
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
 8004584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	021a      	lsls	r2, r3, #8
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	431a      	orrs	r2, r3
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	4313      	orrs	r3, r2
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	609a      	str	r2, [r3, #8]
}
 80045ac:	bf00      	nop
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b085      	sub	sp, #20
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d101      	bne.n	80045d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045cc:	2302      	movs	r3, #2
 80045ce:	e050      	b.n	8004672 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2202      	movs	r2, #2
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a1c      	ldr	r2, [pc, #112]	; (8004680 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d018      	beq.n	8004646 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800461c:	d013      	beq.n	8004646 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a18      	ldr	r2, [pc, #96]	; (8004684 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004624:	4293      	cmp	r3, r2
 8004626:	d00e      	beq.n	8004646 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a16      	ldr	r2, [pc, #88]	; (8004688 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d009      	beq.n	8004646 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a15      	ldr	r2, [pc, #84]	; (800468c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d004      	beq.n	8004646 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a13      	ldr	r2, [pc, #76]	; (8004690 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d10c      	bne.n	8004660 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800464c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	4313      	orrs	r3, r2
 8004656:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3714      	adds	r7, #20
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	40010000 	.word	0x40010000
 8004684:	40000400 	.word	0x40000400
 8004688:	40000800 	.word	0x40000800
 800468c:	40000c00 	.word	0x40000c00
 8004690:	40014000 	.word	0x40014000

08004694 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800469c:	bf00      	nop
 800469e:	370c      	adds	r7, #12
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr

080046a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ba:	4770      	bx	lr

080046bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e03f      	b.n	800474e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d106      	bne.n	80046e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f7fd f936 	bl	8001954 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2224      	movs	r2, #36	; 0x24
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68da      	ldr	r2, [r3, #12]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 f929 	bl	8004958 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004714:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	695a      	ldr	r2, [r3, #20]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004724:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	68da      	ldr	r2, [r3, #12]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004734:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2220      	movs	r2, #32
 8004740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2220      	movs	r2, #32
 8004748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3708      	adds	r7, #8
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b08a      	sub	sp, #40	; 0x28
 800475a:	af02      	add	r7, sp, #8
 800475c:	60f8      	str	r0, [r7, #12]
 800475e:	60b9      	str	r1, [r7, #8]
 8004760:	603b      	str	r3, [r7, #0]
 8004762:	4613      	mov	r3, r2
 8004764:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b20      	cmp	r3, #32
 8004774:	d17c      	bne.n	8004870 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_UART_Transmit+0x2c>
 800477c:	88fb      	ldrh	r3, [r7, #6]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e075      	b.n	8004872 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800478c:	2b01      	cmp	r3, #1
 800478e:	d101      	bne.n	8004794 <HAL_UART_Transmit+0x3e>
 8004790:	2302      	movs	r3, #2
 8004792:	e06e      	b.n	8004872 <HAL_UART_Transmit+0x11c>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2221      	movs	r2, #33	; 0x21
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80047aa:	f7fd fad5 	bl	8001d58 <HAL_GetTick>
 80047ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	88fa      	ldrh	r2, [r7, #6]
 80047b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	88fa      	ldrh	r2, [r7, #6]
 80047ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c4:	d108      	bne.n	80047d8 <HAL_UART_Transmit+0x82>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d104      	bne.n	80047d8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80047ce:	2300      	movs	r3, #0
 80047d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	61bb      	str	r3, [r7, #24]
 80047d6:	e003      	b.n	80047e0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80047dc:	2300      	movs	r3, #0
 80047de:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80047e8:	e02a      	b.n	8004840 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	9300      	str	r3, [sp, #0]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2200      	movs	r2, #0
 80047f2:	2180      	movs	r1, #128	; 0x80
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f000 f840 	bl	800487a <UART_WaitOnFlagUntilTimeout>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d001      	beq.n	8004804 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e036      	b.n	8004872 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d10b      	bne.n	8004822 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	881b      	ldrh	r3, [r3, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004818:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	3302      	adds	r3, #2
 800481e:	61bb      	str	r3, [r7, #24]
 8004820:	e007      	b.n	8004832 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	781a      	ldrb	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	3301      	adds	r3, #1
 8004830:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004836:	b29b      	uxth	r3, r3
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004844:	b29b      	uxth	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d1cf      	bne.n	80047ea <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2200      	movs	r2, #0
 8004852:	2140      	movs	r1, #64	; 0x40
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 f810 	bl	800487a <UART_WaitOnFlagUntilTimeout>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d001      	beq.n	8004864 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e006      	b.n	8004872 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2220      	movs	r2, #32
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	e000      	b.n	8004872 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004870:	2302      	movs	r3, #2
  }
}
 8004872:	4618      	mov	r0, r3
 8004874:	3720      	adds	r7, #32
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b090      	sub	sp, #64	; 0x40
 800487e:	af00      	add	r7, sp, #0
 8004880:	60f8      	str	r0, [r7, #12]
 8004882:	60b9      	str	r1, [r7, #8]
 8004884:	603b      	str	r3, [r7, #0]
 8004886:	4613      	mov	r3, r2
 8004888:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800488a:	e050      	b.n	800492e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800488c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800488e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004892:	d04c      	beq.n	800492e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004894:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004896:	2b00      	cmp	r3, #0
 8004898:	d007      	beq.n	80048aa <UART_WaitOnFlagUntilTimeout+0x30>
 800489a:	f7fd fa5d 	bl	8001d58 <HAL_GetTick>
 800489e:	4602      	mov	r2, r0
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d241      	bcs.n	800492e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	330c      	adds	r3, #12
 80048b0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b4:	e853 3f00 	ldrex	r3, [r3]
 80048b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80048c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	330c      	adds	r3, #12
 80048c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80048ca:	637a      	str	r2, [r7, #52]	; 0x34
 80048cc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80048d2:	e841 2300 	strex	r3, r2, [r1]
 80048d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80048d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1e5      	bne.n	80048aa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	3314      	adds	r3, #20
 80048e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	e853 3f00 	ldrex	r3, [r3]
 80048ec:	613b      	str	r3, [r7, #16]
   return(result);
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f023 0301 	bic.w	r3, r3, #1
 80048f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3314      	adds	r3, #20
 80048fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048fe:	623a      	str	r2, [r7, #32]
 8004900:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004902:	69f9      	ldr	r1, [r7, #28]
 8004904:	6a3a      	ldr	r2, [r7, #32]
 8004906:	e841 2300 	strex	r3, r2, [r1]
 800490a:	61bb      	str	r3, [r7, #24]
   return(result);
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1e5      	bne.n	80048de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2220      	movs	r2, #32
 8004916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2220      	movs	r2, #32
 800491e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e00f      	b.n	800494e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	4013      	ands	r3, r2
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	429a      	cmp	r2, r3
 800493c:	bf0c      	ite	eq
 800493e:	2301      	moveq	r3, #1
 8004940:	2300      	movne	r3, #0
 8004942:	b2db      	uxtb	r3, r3
 8004944:	461a      	mov	r2, r3
 8004946:	79fb      	ldrb	r3, [r7, #7]
 8004948:	429a      	cmp	r2, r3
 800494a:	d09f      	beq.n	800488c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3740      	adds	r7, #64	; 0x40
 8004952:	46bd      	mov	sp, r7
 8004954:	bd80      	pop	{r7, pc}
	...

08004958 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495c:	b09f      	sub	sp, #124	; 0x7c
 800495e:	af00      	add	r7, sp, #0
 8004960:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004962:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800496c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800496e:	68d9      	ldr	r1, [r3, #12]
 8004970:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	ea40 0301 	orr.w	r3, r0, r1
 8004978:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800497a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800497c:	689a      	ldr	r2, [r3, #8]
 800497e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	431a      	orrs	r2, r3
 8004984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	431a      	orrs	r2, r3
 800498a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800498c:	69db      	ldr	r3, [r3, #28]
 800498e:	4313      	orrs	r3, r2
 8004990:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800499c:	f021 010c 	bic.w	r1, r1, #12
 80049a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049a6:	430b      	orrs	r3, r1
 80049a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80049aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80049b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049b6:	6999      	ldr	r1, [r3, #24]
 80049b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	ea40 0301 	orr.w	r3, r0, r1
 80049c0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80049c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	4bc5      	ldr	r3, [pc, #788]	; (8004cdc <UART_SetConfig+0x384>)
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d004      	beq.n	80049d6 <UART_SetConfig+0x7e>
 80049cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	4bc3      	ldr	r3, [pc, #780]	; (8004ce0 <UART_SetConfig+0x388>)
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d103      	bne.n	80049de <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80049d6:	f7ff f995 	bl	8003d04 <HAL_RCC_GetPCLK2Freq>
 80049da:	6778      	str	r0, [r7, #116]	; 0x74
 80049dc:	e002      	b.n	80049e4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049de:	f7ff f97d 	bl	8003cdc <HAL_RCC_GetPCLK1Freq>
 80049e2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049e6:	69db      	ldr	r3, [r3, #28]
 80049e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049ec:	f040 80b6 	bne.w	8004b5c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80049f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049f2:	461c      	mov	r4, r3
 80049f4:	f04f 0500 	mov.w	r5, #0
 80049f8:	4622      	mov	r2, r4
 80049fa:	462b      	mov	r3, r5
 80049fc:	1891      	adds	r1, r2, r2
 80049fe:	6439      	str	r1, [r7, #64]	; 0x40
 8004a00:	415b      	adcs	r3, r3
 8004a02:	647b      	str	r3, [r7, #68]	; 0x44
 8004a04:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a08:	1912      	adds	r2, r2, r4
 8004a0a:	eb45 0303 	adc.w	r3, r5, r3
 8004a0e:	f04f 0000 	mov.w	r0, #0
 8004a12:	f04f 0100 	mov.w	r1, #0
 8004a16:	00d9      	lsls	r1, r3, #3
 8004a18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a1c:	00d0      	lsls	r0, r2, #3
 8004a1e:	4602      	mov	r2, r0
 8004a20:	460b      	mov	r3, r1
 8004a22:	1911      	adds	r1, r2, r4
 8004a24:	6639      	str	r1, [r7, #96]	; 0x60
 8004a26:	416b      	adcs	r3, r5
 8004a28:	667b      	str	r3, [r7, #100]	; 0x64
 8004a2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	f04f 0300 	mov.w	r3, #0
 8004a34:	1891      	adds	r1, r2, r2
 8004a36:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a38:	415b      	adcs	r3, r3
 8004a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a40:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004a44:	f7fc f8b8 	bl	8000bb8 <__aeabi_uldivmod>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4ba5      	ldr	r3, [pc, #660]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	011e      	lsls	r6, r3, #4
 8004a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a58:	461c      	mov	r4, r3
 8004a5a:	f04f 0500 	mov.w	r5, #0
 8004a5e:	4622      	mov	r2, r4
 8004a60:	462b      	mov	r3, r5
 8004a62:	1891      	adds	r1, r2, r2
 8004a64:	6339      	str	r1, [r7, #48]	; 0x30
 8004a66:	415b      	adcs	r3, r3
 8004a68:	637b      	str	r3, [r7, #52]	; 0x34
 8004a6a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004a6e:	1912      	adds	r2, r2, r4
 8004a70:	eb45 0303 	adc.w	r3, r5, r3
 8004a74:	f04f 0000 	mov.w	r0, #0
 8004a78:	f04f 0100 	mov.w	r1, #0
 8004a7c:	00d9      	lsls	r1, r3, #3
 8004a7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a82:	00d0      	lsls	r0, r2, #3
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	1911      	adds	r1, r2, r4
 8004a8a:	65b9      	str	r1, [r7, #88]	; 0x58
 8004a8c:	416b      	adcs	r3, r5
 8004a8e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	461a      	mov	r2, r3
 8004a96:	f04f 0300 	mov.w	r3, #0
 8004a9a:	1891      	adds	r1, r2, r2
 8004a9c:	62b9      	str	r1, [r7, #40]	; 0x28
 8004a9e:	415b      	adcs	r3, r3
 8004aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aa2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004aa6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004aaa:	f7fc f885 	bl	8000bb8 <__aeabi_uldivmod>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	4b8c      	ldr	r3, [pc, #560]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004ab4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ab8:	095b      	lsrs	r3, r3, #5
 8004aba:	2164      	movs	r1, #100	; 0x64
 8004abc:	fb01 f303 	mul.w	r3, r1, r3
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	00db      	lsls	r3, r3, #3
 8004ac4:	3332      	adds	r3, #50	; 0x32
 8004ac6:	4a87      	ldr	r2, [pc, #540]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8004acc:	095b      	lsrs	r3, r3, #5
 8004ace:	005b      	lsls	r3, r3, #1
 8004ad0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004ad4:	441e      	add	r6, r3
 8004ad6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f04f 0100 	mov.w	r1, #0
 8004ade:	4602      	mov	r2, r0
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	1894      	adds	r4, r2, r2
 8004ae4:	623c      	str	r4, [r7, #32]
 8004ae6:	415b      	adcs	r3, r3
 8004ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8004aea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004aee:	1812      	adds	r2, r2, r0
 8004af0:	eb41 0303 	adc.w	r3, r1, r3
 8004af4:	f04f 0400 	mov.w	r4, #0
 8004af8:	f04f 0500 	mov.w	r5, #0
 8004afc:	00dd      	lsls	r5, r3, #3
 8004afe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004b02:	00d4      	lsls	r4, r2, #3
 8004b04:	4622      	mov	r2, r4
 8004b06:	462b      	mov	r3, r5
 8004b08:	1814      	adds	r4, r2, r0
 8004b0a:	653c      	str	r4, [r7, #80]	; 0x50
 8004b0c:	414b      	adcs	r3, r1
 8004b0e:	657b      	str	r3, [r7, #84]	; 0x54
 8004b10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	461a      	mov	r2, r3
 8004b16:	f04f 0300 	mov.w	r3, #0
 8004b1a:	1891      	adds	r1, r2, r2
 8004b1c:	61b9      	str	r1, [r7, #24]
 8004b1e:	415b      	adcs	r3, r3
 8004b20:	61fb      	str	r3, [r7, #28]
 8004b22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b26:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004b2a:	f7fc f845 	bl	8000bb8 <__aeabi_uldivmod>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	4b6c      	ldr	r3, [pc, #432]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004b34:	fba3 1302 	umull	r1, r3, r3, r2
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	2164      	movs	r1, #100	; 0x64
 8004b3c:	fb01 f303 	mul.w	r3, r1, r3
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	3332      	adds	r3, #50	; 0x32
 8004b46:	4a67      	ldr	r2, [pc, #412]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	f003 0207 	and.w	r2, r3, #7
 8004b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4432      	add	r2, r6
 8004b58:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b5a:	e0b9      	b.n	8004cd0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b5e:	461c      	mov	r4, r3
 8004b60:	f04f 0500 	mov.w	r5, #0
 8004b64:	4622      	mov	r2, r4
 8004b66:	462b      	mov	r3, r5
 8004b68:	1891      	adds	r1, r2, r2
 8004b6a:	6139      	str	r1, [r7, #16]
 8004b6c:	415b      	adcs	r3, r3
 8004b6e:	617b      	str	r3, [r7, #20]
 8004b70:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004b74:	1912      	adds	r2, r2, r4
 8004b76:	eb45 0303 	adc.w	r3, r5, r3
 8004b7a:	f04f 0000 	mov.w	r0, #0
 8004b7e:	f04f 0100 	mov.w	r1, #0
 8004b82:	00d9      	lsls	r1, r3, #3
 8004b84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b88:	00d0      	lsls	r0, r2, #3
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	460b      	mov	r3, r1
 8004b8e:	eb12 0804 	adds.w	r8, r2, r4
 8004b92:	eb43 0905 	adc.w	r9, r3, r5
 8004b96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f04f 0100 	mov.w	r1, #0
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	008b      	lsls	r3, r1, #2
 8004baa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004bae:	0082      	lsls	r2, r0, #2
 8004bb0:	4640      	mov	r0, r8
 8004bb2:	4649      	mov	r1, r9
 8004bb4:	f7fc f800 	bl	8000bb8 <__aeabi_uldivmod>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	4b49      	ldr	r3, [pc, #292]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8004bc2:	095b      	lsrs	r3, r3, #5
 8004bc4:	011e      	lsls	r6, r3, #4
 8004bc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f04f 0100 	mov.w	r1, #0
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	1894      	adds	r4, r2, r2
 8004bd4:	60bc      	str	r4, [r7, #8]
 8004bd6:	415b      	adcs	r3, r3
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bde:	1812      	adds	r2, r2, r0
 8004be0:	eb41 0303 	adc.w	r3, r1, r3
 8004be4:	f04f 0400 	mov.w	r4, #0
 8004be8:	f04f 0500 	mov.w	r5, #0
 8004bec:	00dd      	lsls	r5, r3, #3
 8004bee:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004bf2:	00d4      	lsls	r4, r2, #3
 8004bf4:	4622      	mov	r2, r4
 8004bf6:	462b      	mov	r3, r5
 8004bf8:	1814      	adds	r4, r2, r0
 8004bfa:	64bc      	str	r4, [r7, #72]	; 0x48
 8004bfc:	414b      	adcs	r3, r1
 8004bfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	4618      	mov	r0, r3
 8004c06:	f04f 0100 	mov.w	r1, #0
 8004c0a:	f04f 0200 	mov.w	r2, #0
 8004c0e:	f04f 0300 	mov.w	r3, #0
 8004c12:	008b      	lsls	r3, r1, #2
 8004c14:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004c18:	0082      	lsls	r2, r0, #2
 8004c1a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004c1e:	f7fb ffcb 	bl	8000bb8 <__aeabi_uldivmod>
 8004c22:	4602      	mov	r2, r0
 8004c24:	460b      	mov	r3, r1
 8004c26:	4b2f      	ldr	r3, [pc, #188]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004c28:	fba3 1302 	umull	r1, r3, r3, r2
 8004c2c:	095b      	lsrs	r3, r3, #5
 8004c2e:	2164      	movs	r1, #100	; 0x64
 8004c30:	fb01 f303 	mul.w	r3, r1, r3
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	3332      	adds	r3, #50	; 0x32
 8004c3a:	4a2a      	ldr	r2, [pc, #168]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c40:	095b      	lsrs	r3, r3, #5
 8004c42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c46:	441e      	add	r6, r3
 8004c48:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f04f 0100 	mov.w	r1, #0
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	1894      	adds	r4, r2, r2
 8004c56:	603c      	str	r4, [r7, #0]
 8004c58:	415b      	adcs	r3, r3
 8004c5a:	607b      	str	r3, [r7, #4]
 8004c5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c60:	1812      	adds	r2, r2, r0
 8004c62:	eb41 0303 	adc.w	r3, r1, r3
 8004c66:	f04f 0400 	mov.w	r4, #0
 8004c6a:	f04f 0500 	mov.w	r5, #0
 8004c6e:	00dd      	lsls	r5, r3, #3
 8004c70:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004c74:	00d4      	lsls	r4, r2, #3
 8004c76:	4622      	mov	r2, r4
 8004c78:	462b      	mov	r3, r5
 8004c7a:	eb12 0a00 	adds.w	sl, r2, r0
 8004c7e:	eb43 0b01 	adc.w	fp, r3, r1
 8004c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f04f 0100 	mov.w	r1, #0
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	008b      	lsls	r3, r1, #2
 8004c96:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004c9a:	0082      	lsls	r2, r0, #2
 8004c9c:	4650      	mov	r0, sl
 8004c9e:	4659      	mov	r1, fp
 8004ca0:	f7fb ff8a 	bl	8000bb8 <__aeabi_uldivmod>
 8004ca4:	4602      	mov	r2, r0
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	4b0e      	ldr	r3, [pc, #56]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004caa:	fba3 1302 	umull	r1, r3, r3, r2
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	2164      	movs	r1, #100	; 0x64
 8004cb2:	fb01 f303 	mul.w	r3, r1, r3
 8004cb6:	1ad3      	subs	r3, r2, r3
 8004cb8:	011b      	lsls	r3, r3, #4
 8004cba:	3332      	adds	r3, #50	; 0x32
 8004cbc:	4a09      	ldr	r2, [pc, #36]	; (8004ce4 <UART_SetConfig+0x38c>)
 8004cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc2:	095b      	lsrs	r3, r3, #5
 8004cc4:	f003 020f 	and.w	r2, r3, #15
 8004cc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4432      	add	r2, r6
 8004cce:	609a      	str	r2, [r3, #8]
}
 8004cd0:	bf00      	nop
 8004cd2:	377c      	adds	r7, #124	; 0x7c
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cda:	bf00      	nop
 8004cdc:	40011000 	.word	0x40011000
 8004ce0:	40011400 	.word	0x40011400
 8004ce4:	51eb851f 	.word	0x51eb851f

08004ce8 <__errno>:
 8004ce8:	4b01      	ldr	r3, [pc, #4]	; (8004cf0 <__errno+0x8>)
 8004cea:	6818      	ldr	r0, [r3, #0]
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	2000001c 	.word	0x2000001c

08004cf4 <__libc_init_array>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	4d0d      	ldr	r5, [pc, #52]	; (8004d2c <__libc_init_array+0x38>)
 8004cf8:	4c0d      	ldr	r4, [pc, #52]	; (8004d30 <__libc_init_array+0x3c>)
 8004cfa:	1b64      	subs	r4, r4, r5
 8004cfc:	10a4      	asrs	r4, r4, #2
 8004cfe:	2600      	movs	r6, #0
 8004d00:	42a6      	cmp	r6, r4
 8004d02:	d109      	bne.n	8004d18 <__libc_init_array+0x24>
 8004d04:	4d0b      	ldr	r5, [pc, #44]	; (8004d34 <__libc_init_array+0x40>)
 8004d06:	4c0c      	ldr	r4, [pc, #48]	; (8004d38 <__libc_init_array+0x44>)
 8004d08:	f003 fe68 	bl	80089dc <_init>
 8004d0c:	1b64      	subs	r4, r4, r5
 8004d0e:	10a4      	asrs	r4, r4, #2
 8004d10:	2600      	movs	r6, #0
 8004d12:	42a6      	cmp	r6, r4
 8004d14:	d105      	bne.n	8004d22 <__libc_init_array+0x2e>
 8004d16:	bd70      	pop	{r4, r5, r6, pc}
 8004d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d1c:	4798      	blx	r3
 8004d1e:	3601      	adds	r6, #1
 8004d20:	e7ee      	b.n	8004d00 <__libc_init_array+0xc>
 8004d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d26:	4798      	blx	r3
 8004d28:	3601      	adds	r6, #1
 8004d2a:	e7f2      	b.n	8004d12 <__libc_init_array+0x1e>
 8004d2c:	08008e80 	.word	0x08008e80
 8004d30:	08008e80 	.word	0x08008e80
 8004d34:	08008e80 	.word	0x08008e80
 8004d38:	08008e84 	.word	0x08008e84

08004d3c <memset>:
 8004d3c:	4402      	add	r2, r0
 8004d3e:	4603      	mov	r3, r0
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d100      	bne.n	8004d46 <memset+0xa>
 8004d44:	4770      	bx	lr
 8004d46:	f803 1b01 	strb.w	r1, [r3], #1
 8004d4a:	e7f9      	b.n	8004d40 <memset+0x4>

08004d4c <__cvt>:
 8004d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d50:	ec55 4b10 	vmov	r4, r5, d0
 8004d54:	2d00      	cmp	r5, #0
 8004d56:	460e      	mov	r6, r1
 8004d58:	4619      	mov	r1, r3
 8004d5a:	462b      	mov	r3, r5
 8004d5c:	bfbb      	ittet	lt
 8004d5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004d62:	461d      	movlt	r5, r3
 8004d64:	2300      	movge	r3, #0
 8004d66:	232d      	movlt	r3, #45	; 0x2d
 8004d68:	700b      	strb	r3, [r1, #0]
 8004d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004d70:	4691      	mov	r9, r2
 8004d72:	f023 0820 	bic.w	r8, r3, #32
 8004d76:	bfbc      	itt	lt
 8004d78:	4622      	movlt	r2, r4
 8004d7a:	4614      	movlt	r4, r2
 8004d7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004d80:	d005      	beq.n	8004d8e <__cvt+0x42>
 8004d82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004d86:	d100      	bne.n	8004d8a <__cvt+0x3e>
 8004d88:	3601      	adds	r6, #1
 8004d8a:	2102      	movs	r1, #2
 8004d8c:	e000      	b.n	8004d90 <__cvt+0x44>
 8004d8e:	2103      	movs	r1, #3
 8004d90:	ab03      	add	r3, sp, #12
 8004d92:	9301      	str	r3, [sp, #4]
 8004d94:	ab02      	add	r3, sp, #8
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	ec45 4b10 	vmov	d0, r4, r5
 8004d9c:	4653      	mov	r3, sl
 8004d9e:	4632      	mov	r2, r6
 8004da0:	f000 fcea 	bl	8005778 <_dtoa_r>
 8004da4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004da8:	4607      	mov	r7, r0
 8004daa:	d102      	bne.n	8004db2 <__cvt+0x66>
 8004dac:	f019 0f01 	tst.w	r9, #1
 8004db0:	d022      	beq.n	8004df8 <__cvt+0xac>
 8004db2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004db6:	eb07 0906 	add.w	r9, r7, r6
 8004dba:	d110      	bne.n	8004dde <__cvt+0x92>
 8004dbc:	783b      	ldrb	r3, [r7, #0]
 8004dbe:	2b30      	cmp	r3, #48	; 0x30
 8004dc0:	d10a      	bne.n	8004dd8 <__cvt+0x8c>
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	4629      	mov	r1, r5
 8004dca:	f7fb fe85 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dce:	b918      	cbnz	r0, 8004dd8 <__cvt+0x8c>
 8004dd0:	f1c6 0601 	rsb	r6, r6, #1
 8004dd4:	f8ca 6000 	str.w	r6, [sl]
 8004dd8:	f8da 3000 	ldr.w	r3, [sl]
 8004ddc:	4499      	add	r9, r3
 8004dde:	2200      	movs	r2, #0
 8004de0:	2300      	movs	r3, #0
 8004de2:	4620      	mov	r0, r4
 8004de4:	4629      	mov	r1, r5
 8004de6:	f7fb fe77 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dea:	b108      	cbz	r0, 8004df0 <__cvt+0xa4>
 8004dec:	f8cd 900c 	str.w	r9, [sp, #12]
 8004df0:	2230      	movs	r2, #48	; 0x30
 8004df2:	9b03      	ldr	r3, [sp, #12]
 8004df4:	454b      	cmp	r3, r9
 8004df6:	d307      	bcc.n	8004e08 <__cvt+0xbc>
 8004df8:	9b03      	ldr	r3, [sp, #12]
 8004dfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004dfc:	1bdb      	subs	r3, r3, r7
 8004dfe:	4638      	mov	r0, r7
 8004e00:	6013      	str	r3, [r2, #0]
 8004e02:	b004      	add	sp, #16
 8004e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e08:	1c59      	adds	r1, r3, #1
 8004e0a:	9103      	str	r1, [sp, #12]
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	e7f0      	b.n	8004df2 <__cvt+0xa6>

08004e10 <__exponent>:
 8004e10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e12:	4603      	mov	r3, r0
 8004e14:	2900      	cmp	r1, #0
 8004e16:	bfb8      	it	lt
 8004e18:	4249      	neglt	r1, r1
 8004e1a:	f803 2b02 	strb.w	r2, [r3], #2
 8004e1e:	bfb4      	ite	lt
 8004e20:	222d      	movlt	r2, #45	; 0x2d
 8004e22:	222b      	movge	r2, #43	; 0x2b
 8004e24:	2909      	cmp	r1, #9
 8004e26:	7042      	strb	r2, [r0, #1]
 8004e28:	dd2a      	ble.n	8004e80 <__exponent+0x70>
 8004e2a:	f10d 0407 	add.w	r4, sp, #7
 8004e2e:	46a4      	mov	ip, r4
 8004e30:	270a      	movs	r7, #10
 8004e32:	46a6      	mov	lr, r4
 8004e34:	460a      	mov	r2, r1
 8004e36:	fb91 f6f7 	sdiv	r6, r1, r7
 8004e3a:	fb07 1516 	mls	r5, r7, r6, r1
 8004e3e:	3530      	adds	r5, #48	; 0x30
 8004e40:	2a63      	cmp	r2, #99	; 0x63
 8004e42:	f104 34ff 	add.w	r4, r4, #4294967295
 8004e46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004e4a:	4631      	mov	r1, r6
 8004e4c:	dcf1      	bgt.n	8004e32 <__exponent+0x22>
 8004e4e:	3130      	adds	r1, #48	; 0x30
 8004e50:	f1ae 0502 	sub.w	r5, lr, #2
 8004e54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004e58:	1c44      	adds	r4, r0, #1
 8004e5a:	4629      	mov	r1, r5
 8004e5c:	4561      	cmp	r1, ip
 8004e5e:	d30a      	bcc.n	8004e76 <__exponent+0x66>
 8004e60:	f10d 0209 	add.w	r2, sp, #9
 8004e64:	eba2 020e 	sub.w	r2, r2, lr
 8004e68:	4565      	cmp	r5, ip
 8004e6a:	bf88      	it	hi
 8004e6c:	2200      	movhi	r2, #0
 8004e6e:	4413      	add	r3, r2
 8004e70:	1a18      	subs	r0, r3, r0
 8004e72:	b003      	add	sp, #12
 8004e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004e7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004e7e:	e7ed      	b.n	8004e5c <__exponent+0x4c>
 8004e80:	2330      	movs	r3, #48	; 0x30
 8004e82:	3130      	adds	r1, #48	; 0x30
 8004e84:	7083      	strb	r3, [r0, #2]
 8004e86:	70c1      	strb	r1, [r0, #3]
 8004e88:	1d03      	adds	r3, r0, #4
 8004e8a:	e7f1      	b.n	8004e70 <__exponent+0x60>

08004e8c <_printf_float>:
 8004e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e90:	ed2d 8b02 	vpush	{d8}
 8004e94:	b08d      	sub	sp, #52	; 0x34
 8004e96:	460c      	mov	r4, r1
 8004e98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004e9c:	4616      	mov	r6, r2
 8004e9e:	461f      	mov	r7, r3
 8004ea0:	4605      	mov	r5, r0
 8004ea2:	f001 fa55 	bl	8006350 <_localeconv_r>
 8004ea6:	f8d0 a000 	ldr.w	sl, [r0]
 8004eaa:	4650      	mov	r0, sl
 8004eac:	f7fb f998 	bl	80001e0 <strlen>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	930a      	str	r3, [sp, #40]	; 0x28
 8004eb4:	6823      	ldr	r3, [r4, #0]
 8004eb6:	9305      	str	r3, [sp, #20]
 8004eb8:	f8d8 3000 	ldr.w	r3, [r8]
 8004ebc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004ec0:	3307      	adds	r3, #7
 8004ec2:	f023 0307 	bic.w	r3, r3, #7
 8004ec6:	f103 0208 	add.w	r2, r3, #8
 8004eca:	f8c8 2000 	str.w	r2, [r8]
 8004ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004ed6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004eda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004ede:	9307      	str	r3, [sp, #28]
 8004ee0:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ee4:	ee08 0a10 	vmov	s16, r0
 8004ee8:	4b9f      	ldr	r3, [pc, #636]	; (8005168 <_printf_float+0x2dc>)
 8004eea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004eee:	f04f 32ff 	mov.w	r2, #4294967295
 8004ef2:	f7fb fe23 	bl	8000b3c <__aeabi_dcmpun>
 8004ef6:	bb88      	cbnz	r0, 8004f5c <_printf_float+0xd0>
 8004ef8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004efc:	4b9a      	ldr	r3, [pc, #616]	; (8005168 <_printf_float+0x2dc>)
 8004efe:	f04f 32ff 	mov.w	r2, #4294967295
 8004f02:	f7fb fdfd 	bl	8000b00 <__aeabi_dcmple>
 8004f06:	bb48      	cbnz	r0, 8004f5c <_printf_float+0xd0>
 8004f08:	2200      	movs	r2, #0
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	4640      	mov	r0, r8
 8004f0e:	4649      	mov	r1, r9
 8004f10:	f7fb fdec 	bl	8000aec <__aeabi_dcmplt>
 8004f14:	b110      	cbz	r0, 8004f1c <_printf_float+0x90>
 8004f16:	232d      	movs	r3, #45	; 0x2d
 8004f18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f1c:	4b93      	ldr	r3, [pc, #588]	; (800516c <_printf_float+0x2e0>)
 8004f1e:	4894      	ldr	r0, [pc, #592]	; (8005170 <_printf_float+0x2e4>)
 8004f20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004f24:	bf94      	ite	ls
 8004f26:	4698      	movls	r8, r3
 8004f28:	4680      	movhi	r8, r0
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	6123      	str	r3, [r4, #16]
 8004f2e:	9b05      	ldr	r3, [sp, #20]
 8004f30:	f023 0204 	bic.w	r2, r3, #4
 8004f34:	6022      	str	r2, [r4, #0]
 8004f36:	f04f 0900 	mov.w	r9, #0
 8004f3a:	9700      	str	r7, [sp, #0]
 8004f3c:	4633      	mov	r3, r6
 8004f3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004f40:	4621      	mov	r1, r4
 8004f42:	4628      	mov	r0, r5
 8004f44:	f000 f9d8 	bl	80052f8 <_printf_common>
 8004f48:	3001      	adds	r0, #1
 8004f4a:	f040 8090 	bne.w	800506e <_printf_float+0x1e2>
 8004f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f52:	b00d      	add	sp, #52	; 0x34
 8004f54:	ecbd 8b02 	vpop	{d8}
 8004f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f5c:	4642      	mov	r2, r8
 8004f5e:	464b      	mov	r3, r9
 8004f60:	4640      	mov	r0, r8
 8004f62:	4649      	mov	r1, r9
 8004f64:	f7fb fdea 	bl	8000b3c <__aeabi_dcmpun>
 8004f68:	b140      	cbz	r0, 8004f7c <_printf_float+0xf0>
 8004f6a:	464b      	mov	r3, r9
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	bfbc      	itt	lt
 8004f70:	232d      	movlt	r3, #45	; 0x2d
 8004f72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004f76:	487f      	ldr	r0, [pc, #508]	; (8005174 <_printf_float+0x2e8>)
 8004f78:	4b7f      	ldr	r3, [pc, #508]	; (8005178 <_printf_float+0x2ec>)
 8004f7a:	e7d1      	b.n	8004f20 <_printf_float+0x94>
 8004f7c:	6863      	ldr	r3, [r4, #4]
 8004f7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004f82:	9206      	str	r2, [sp, #24]
 8004f84:	1c5a      	adds	r2, r3, #1
 8004f86:	d13f      	bne.n	8005008 <_printf_float+0x17c>
 8004f88:	2306      	movs	r3, #6
 8004f8a:	6063      	str	r3, [r4, #4]
 8004f8c:	9b05      	ldr	r3, [sp, #20]
 8004f8e:	6861      	ldr	r1, [r4, #4]
 8004f90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004f94:	2300      	movs	r3, #0
 8004f96:	9303      	str	r3, [sp, #12]
 8004f98:	ab0a      	add	r3, sp, #40	; 0x28
 8004f9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004f9e:	ab09      	add	r3, sp, #36	; 0x24
 8004fa0:	ec49 8b10 	vmov	d0, r8, r9
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	6022      	str	r2, [r4, #0]
 8004fa8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004fac:	4628      	mov	r0, r5
 8004fae:	f7ff fecd 	bl	8004d4c <__cvt>
 8004fb2:	9b06      	ldr	r3, [sp, #24]
 8004fb4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004fb6:	2b47      	cmp	r3, #71	; 0x47
 8004fb8:	4680      	mov	r8, r0
 8004fba:	d108      	bne.n	8004fce <_printf_float+0x142>
 8004fbc:	1cc8      	adds	r0, r1, #3
 8004fbe:	db02      	blt.n	8004fc6 <_printf_float+0x13a>
 8004fc0:	6863      	ldr	r3, [r4, #4]
 8004fc2:	4299      	cmp	r1, r3
 8004fc4:	dd41      	ble.n	800504a <_printf_float+0x1be>
 8004fc6:	f1ab 0b02 	sub.w	fp, fp, #2
 8004fca:	fa5f fb8b 	uxtb.w	fp, fp
 8004fce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004fd2:	d820      	bhi.n	8005016 <_printf_float+0x18a>
 8004fd4:	3901      	subs	r1, #1
 8004fd6:	465a      	mov	r2, fp
 8004fd8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004fdc:	9109      	str	r1, [sp, #36]	; 0x24
 8004fde:	f7ff ff17 	bl	8004e10 <__exponent>
 8004fe2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fe4:	1813      	adds	r3, r2, r0
 8004fe6:	2a01      	cmp	r2, #1
 8004fe8:	4681      	mov	r9, r0
 8004fea:	6123      	str	r3, [r4, #16]
 8004fec:	dc02      	bgt.n	8004ff4 <_printf_float+0x168>
 8004fee:	6822      	ldr	r2, [r4, #0]
 8004ff0:	07d2      	lsls	r2, r2, #31
 8004ff2:	d501      	bpl.n	8004ff8 <_printf_float+0x16c>
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	6123      	str	r3, [r4, #16]
 8004ff8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d09c      	beq.n	8004f3a <_printf_float+0xae>
 8005000:	232d      	movs	r3, #45	; 0x2d
 8005002:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005006:	e798      	b.n	8004f3a <_printf_float+0xae>
 8005008:	9a06      	ldr	r2, [sp, #24]
 800500a:	2a47      	cmp	r2, #71	; 0x47
 800500c:	d1be      	bne.n	8004f8c <_printf_float+0x100>
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1bc      	bne.n	8004f8c <_printf_float+0x100>
 8005012:	2301      	movs	r3, #1
 8005014:	e7b9      	b.n	8004f8a <_printf_float+0xfe>
 8005016:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800501a:	d118      	bne.n	800504e <_printf_float+0x1c2>
 800501c:	2900      	cmp	r1, #0
 800501e:	6863      	ldr	r3, [r4, #4]
 8005020:	dd0b      	ble.n	800503a <_printf_float+0x1ae>
 8005022:	6121      	str	r1, [r4, #16]
 8005024:	b913      	cbnz	r3, 800502c <_printf_float+0x1a0>
 8005026:	6822      	ldr	r2, [r4, #0]
 8005028:	07d0      	lsls	r0, r2, #31
 800502a:	d502      	bpl.n	8005032 <_printf_float+0x1a6>
 800502c:	3301      	adds	r3, #1
 800502e:	440b      	add	r3, r1
 8005030:	6123      	str	r3, [r4, #16]
 8005032:	65a1      	str	r1, [r4, #88]	; 0x58
 8005034:	f04f 0900 	mov.w	r9, #0
 8005038:	e7de      	b.n	8004ff8 <_printf_float+0x16c>
 800503a:	b913      	cbnz	r3, 8005042 <_printf_float+0x1b6>
 800503c:	6822      	ldr	r2, [r4, #0]
 800503e:	07d2      	lsls	r2, r2, #31
 8005040:	d501      	bpl.n	8005046 <_printf_float+0x1ba>
 8005042:	3302      	adds	r3, #2
 8005044:	e7f4      	b.n	8005030 <_printf_float+0x1a4>
 8005046:	2301      	movs	r3, #1
 8005048:	e7f2      	b.n	8005030 <_printf_float+0x1a4>
 800504a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800504e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005050:	4299      	cmp	r1, r3
 8005052:	db05      	blt.n	8005060 <_printf_float+0x1d4>
 8005054:	6823      	ldr	r3, [r4, #0]
 8005056:	6121      	str	r1, [r4, #16]
 8005058:	07d8      	lsls	r0, r3, #31
 800505a:	d5ea      	bpl.n	8005032 <_printf_float+0x1a6>
 800505c:	1c4b      	adds	r3, r1, #1
 800505e:	e7e7      	b.n	8005030 <_printf_float+0x1a4>
 8005060:	2900      	cmp	r1, #0
 8005062:	bfd4      	ite	le
 8005064:	f1c1 0202 	rsble	r2, r1, #2
 8005068:	2201      	movgt	r2, #1
 800506a:	4413      	add	r3, r2
 800506c:	e7e0      	b.n	8005030 <_printf_float+0x1a4>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	055a      	lsls	r2, r3, #21
 8005072:	d407      	bmi.n	8005084 <_printf_float+0x1f8>
 8005074:	6923      	ldr	r3, [r4, #16]
 8005076:	4642      	mov	r2, r8
 8005078:	4631      	mov	r1, r6
 800507a:	4628      	mov	r0, r5
 800507c:	47b8      	blx	r7
 800507e:	3001      	adds	r0, #1
 8005080:	d12c      	bne.n	80050dc <_printf_float+0x250>
 8005082:	e764      	b.n	8004f4e <_printf_float+0xc2>
 8005084:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005088:	f240 80e0 	bls.w	800524c <_printf_float+0x3c0>
 800508c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005090:	2200      	movs	r2, #0
 8005092:	2300      	movs	r3, #0
 8005094:	f7fb fd20 	bl	8000ad8 <__aeabi_dcmpeq>
 8005098:	2800      	cmp	r0, #0
 800509a:	d034      	beq.n	8005106 <_printf_float+0x27a>
 800509c:	4a37      	ldr	r2, [pc, #220]	; (800517c <_printf_float+0x2f0>)
 800509e:	2301      	movs	r3, #1
 80050a0:	4631      	mov	r1, r6
 80050a2:	4628      	mov	r0, r5
 80050a4:	47b8      	blx	r7
 80050a6:	3001      	adds	r0, #1
 80050a8:	f43f af51 	beq.w	8004f4e <_printf_float+0xc2>
 80050ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050b0:	429a      	cmp	r2, r3
 80050b2:	db02      	blt.n	80050ba <_printf_float+0x22e>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	07d8      	lsls	r0, r3, #31
 80050b8:	d510      	bpl.n	80050dc <_printf_float+0x250>
 80050ba:	ee18 3a10 	vmov	r3, s16
 80050be:	4652      	mov	r2, sl
 80050c0:	4631      	mov	r1, r6
 80050c2:	4628      	mov	r0, r5
 80050c4:	47b8      	blx	r7
 80050c6:	3001      	adds	r0, #1
 80050c8:	f43f af41 	beq.w	8004f4e <_printf_float+0xc2>
 80050cc:	f04f 0800 	mov.w	r8, #0
 80050d0:	f104 091a 	add.w	r9, r4, #26
 80050d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050d6:	3b01      	subs	r3, #1
 80050d8:	4543      	cmp	r3, r8
 80050da:	dc09      	bgt.n	80050f0 <_printf_float+0x264>
 80050dc:	6823      	ldr	r3, [r4, #0]
 80050de:	079b      	lsls	r3, r3, #30
 80050e0:	f100 8105 	bmi.w	80052ee <_printf_float+0x462>
 80050e4:	68e0      	ldr	r0, [r4, #12]
 80050e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050e8:	4298      	cmp	r0, r3
 80050ea:	bfb8      	it	lt
 80050ec:	4618      	movlt	r0, r3
 80050ee:	e730      	b.n	8004f52 <_printf_float+0xc6>
 80050f0:	2301      	movs	r3, #1
 80050f2:	464a      	mov	r2, r9
 80050f4:	4631      	mov	r1, r6
 80050f6:	4628      	mov	r0, r5
 80050f8:	47b8      	blx	r7
 80050fa:	3001      	adds	r0, #1
 80050fc:	f43f af27 	beq.w	8004f4e <_printf_float+0xc2>
 8005100:	f108 0801 	add.w	r8, r8, #1
 8005104:	e7e6      	b.n	80050d4 <_printf_float+0x248>
 8005106:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005108:	2b00      	cmp	r3, #0
 800510a:	dc39      	bgt.n	8005180 <_printf_float+0x2f4>
 800510c:	4a1b      	ldr	r2, [pc, #108]	; (800517c <_printf_float+0x2f0>)
 800510e:	2301      	movs	r3, #1
 8005110:	4631      	mov	r1, r6
 8005112:	4628      	mov	r0, r5
 8005114:	47b8      	blx	r7
 8005116:	3001      	adds	r0, #1
 8005118:	f43f af19 	beq.w	8004f4e <_printf_float+0xc2>
 800511c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005120:	4313      	orrs	r3, r2
 8005122:	d102      	bne.n	800512a <_printf_float+0x29e>
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	07d9      	lsls	r1, r3, #31
 8005128:	d5d8      	bpl.n	80050dc <_printf_float+0x250>
 800512a:	ee18 3a10 	vmov	r3, s16
 800512e:	4652      	mov	r2, sl
 8005130:	4631      	mov	r1, r6
 8005132:	4628      	mov	r0, r5
 8005134:	47b8      	blx	r7
 8005136:	3001      	adds	r0, #1
 8005138:	f43f af09 	beq.w	8004f4e <_printf_float+0xc2>
 800513c:	f04f 0900 	mov.w	r9, #0
 8005140:	f104 0a1a 	add.w	sl, r4, #26
 8005144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005146:	425b      	negs	r3, r3
 8005148:	454b      	cmp	r3, r9
 800514a:	dc01      	bgt.n	8005150 <_printf_float+0x2c4>
 800514c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800514e:	e792      	b.n	8005076 <_printf_float+0x1ea>
 8005150:	2301      	movs	r3, #1
 8005152:	4652      	mov	r2, sl
 8005154:	4631      	mov	r1, r6
 8005156:	4628      	mov	r0, r5
 8005158:	47b8      	blx	r7
 800515a:	3001      	adds	r0, #1
 800515c:	f43f aef7 	beq.w	8004f4e <_printf_float+0xc2>
 8005160:	f109 0901 	add.w	r9, r9, #1
 8005164:	e7ee      	b.n	8005144 <_printf_float+0x2b8>
 8005166:	bf00      	nop
 8005168:	7fefffff 	.word	0x7fefffff
 800516c:	08008a54 	.word	0x08008a54
 8005170:	08008a58 	.word	0x08008a58
 8005174:	08008a60 	.word	0x08008a60
 8005178:	08008a5c 	.word	0x08008a5c
 800517c:	08008a64 	.word	0x08008a64
 8005180:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005182:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005184:	429a      	cmp	r2, r3
 8005186:	bfa8      	it	ge
 8005188:	461a      	movge	r2, r3
 800518a:	2a00      	cmp	r2, #0
 800518c:	4691      	mov	r9, r2
 800518e:	dc37      	bgt.n	8005200 <_printf_float+0x374>
 8005190:	f04f 0b00 	mov.w	fp, #0
 8005194:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005198:	f104 021a 	add.w	r2, r4, #26
 800519c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800519e:	9305      	str	r3, [sp, #20]
 80051a0:	eba3 0309 	sub.w	r3, r3, r9
 80051a4:	455b      	cmp	r3, fp
 80051a6:	dc33      	bgt.n	8005210 <_printf_float+0x384>
 80051a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051ac:	429a      	cmp	r2, r3
 80051ae:	db3b      	blt.n	8005228 <_printf_float+0x39c>
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	07da      	lsls	r2, r3, #31
 80051b4:	d438      	bmi.n	8005228 <_printf_float+0x39c>
 80051b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80051b8:	9b05      	ldr	r3, [sp, #20]
 80051ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80051bc:	1ad3      	subs	r3, r2, r3
 80051be:	eba2 0901 	sub.w	r9, r2, r1
 80051c2:	4599      	cmp	r9, r3
 80051c4:	bfa8      	it	ge
 80051c6:	4699      	movge	r9, r3
 80051c8:	f1b9 0f00 	cmp.w	r9, #0
 80051cc:	dc35      	bgt.n	800523a <_printf_float+0x3ae>
 80051ce:	f04f 0800 	mov.w	r8, #0
 80051d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80051d6:	f104 0a1a 	add.w	sl, r4, #26
 80051da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80051de:	1a9b      	subs	r3, r3, r2
 80051e0:	eba3 0309 	sub.w	r3, r3, r9
 80051e4:	4543      	cmp	r3, r8
 80051e6:	f77f af79 	ble.w	80050dc <_printf_float+0x250>
 80051ea:	2301      	movs	r3, #1
 80051ec:	4652      	mov	r2, sl
 80051ee:	4631      	mov	r1, r6
 80051f0:	4628      	mov	r0, r5
 80051f2:	47b8      	blx	r7
 80051f4:	3001      	adds	r0, #1
 80051f6:	f43f aeaa 	beq.w	8004f4e <_printf_float+0xc2>
 80051fa:	f108 0801 	add.w	r8, r8, #1
 80051fe:	e7ec      	b.n	80051da <_printf_float+0x34e>
 8005200:	4613      	mov	r3, r2
 8005202:	4631      	mov	r1, r6
 8005204:	4642      	mov	r2, r8
 8005206:	4628      	mov	r0, r5
 8005208:	47b8      	blx	r7
 800520a:	3001      	adds	r0, #1
 800520c:	d1c0      	bne.n	8005190 <_printf_float+0x304>
 800520e:	e69e      	b.n	8004f4e <_printf_float+0xc2>
 8005210:	2301      	movs	r3, #1
 8005212:	4631      	mov	r1, r6
 8005214:	4628      	mov	r0, r5
 8005216:	9205      	str	r2, [sp, #20]
 8005218:	47b8      	blx	r7
 800521a:	3001      	adds	r0, #1
 800521c:	f43f ae97 	beq.w	8004f4e <_printf_float+0xc2>
 8005220:	9a05      	ldr	r2, [sp, #20]
 8005222:	f10b 0b01 	add.w	fp, fp, #1
 8005226:	e7b9      	b.n	800519c <_printf_float+0x310>
 8005228:	ee18 3a10 	vmov	r3, s16
 800522c:	4652      	mov	r2, sl
 800522e:	4631      	mov	r1, r6
 8005230:	4628      	mov	r0, r5
 8005232:	47b8      	blx	r7
 8005234:	3001      	adds	r0, #1
 8005236:	d1be      	bne.n	80051b6 <_printf_float+0x32a>
 8005238:	e689      	b.n	8004f4e <_printf_float+0xc2>
 800523a:	9a05      	ldr	r2, [sp, #20]
 800523c:	464b      	mov	r3, r9
 800523e:	4442      	add	r2, r8
 8005240:	4631      	mov	r1, r6
 8005242:	4628      	mov	r0, r5
 8005244:	47b8      	blx	r7
 8005246:	3001      	adds	r0, #1
 8005248:	d1c1      	bne.n	80051ce <_printf_float+0x342>
 800524a:	e680      	b.n	8004f4e <_printf_float+0xc2>
 800524c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800524e:	2a01      	cmp	r2, #1
 8005250:	dc01      	bgt.n	8005256 <_printf_float+0x3ca>
 8005252:	07db      	lsls	r3, r3, #31
 8005254:	d538      	bpl.n	80052c8 <_printf_float+0x43c>
 8005256:	2301      	movs	r3, #1
 8005258:	4642      	mov	r2, r8
 800525a:	4631      	mov	r1, r6
 800525c:	4628      	mov	r0, r5
 800525e:	47b8      	blx	r7
 8005260:	3001      	adds	r0, #1
 8005262:	f43f ae74 	beq.w	8004f4e <_printf_float+0xc2>
 8005266:	ee18 3a10 	vmov	r3, s16
 800526a:	4652      	mov	r2, sl
 800526c:	4631      	mov	r1, r6
 800526e:	4628      	mov	r0, r5
 8005270:	47b8      	blx	r7
 8005272:	3001      	adds	r0, #1
 8005274:	f43f ae6b 	beq.w	8004f4e <_printf_float+0xc2>
 8005278:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800527c:	2200      	movs	r2, #0
 800527e:	2300      	movs	r3, #0
 8005280:	f7fb fc2a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005284:	b9d8      	cbnz	r0, 80052be <_printf_float+0x432>
 8005286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005288:	f108 0201 	add.w	r2, r8, #1
 800528c:	3b01      	subs	r3, #1
 800528e:	4631      	mov	r1, r6
 8005290:	4628      	mov	r0, r5
 8005292:	47b8      	blx	r7
 8005294:	3001      	adds	r0, #1
 8005296:	d10e      	bne.n	80052b6 <_printf_float+0x42a>
 8005298:	e659      	b.n	8004f4e <_printf_float+0xc2>
 800529a:	2301      	movs	r3, #1
 800529c:	4652      	mov	r2, sl
 800529e:	4631      	mov	r1, r6
 80052a0:	4628      	mov	r0, r5
 80052a2:	47b8      	blx	r7
 80052a4:	3001      	adds	r0, #1
 80052a6:	f43f ae52 	beq.w	8004f4e <_printf_float+0xc2>
 80052aa:	f108 0801 	add.w	r8, r8, #1
 80052ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052b0:	3b01      	subs	r3, #1
 80052b2:	4543      	cmp	r3, r8
 80052b4:	dcf1      	bgt.n	800529a <_printf_float+0x40e>
 80052b6:	464b      	mov	r3, r9
 80052b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80052bc:	e6dc      	b.n	8005078 <_printf_float+0x1ec>
 80052be:	f04f 0800 	mov.w	r8, #0
 80052c2:	f104 0a1a 	add.w	sl, r4, #26
 80052c6:	e7f2      	b.n	80052ae <_printf_float+0x422>
 80052c8:	2301      	movs	r3, #1
 80052ca:	4642      	mov	r2, r8
 80052cc:	e7df      	b.n	800528e <_printf_float+0x402>
 80052ce:	2301      	movs	r3, #1
 80052d0:	464a      	mov	r2, r9
 80052d2:	4631      	mov	r1, r6
 80052d4:	4628      	mov	r0, r5
 80052d6:	47b8      	blx	r7
 80052d8:	3001      	adds	r0, #1
 80052da:	f43f ae38 	beq.w	8004f4e <_printf_float+0xc2>
 80052de:	f108 0801 	add.w	r8, r8, #1
 80052e2:	68e3      	ldr	r3, [r4, #12]
 80052e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80052e6:	1a5b      	subs	r3, r3, r1
 80052e8:	4543      	cmp	r3, r8
 80052ea:	dcf0      	bgt.n	80052ce <_printf_float+0x442>
 80052ec:	e6fa      	b.n	80050e4 <_printf_float+0x258>
 80052ee:	f04f 0800 	mov.w	r8, #0
 80052f2:	f104 0919 	add.w	r9, r4, #25
 80052f6:	e7f4      	b.n	80052e2 <_printf_float+0x456>

080052f8 <_printf_common>:
 80052f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052fc:	4616      	mov	r6, r2
 80052fe:	4699      	mov	r9, r3
 8005300:	688a      	ldr	r2, [r1, #8]
 8005302:	690b      	ldr	r3, [r1, #16]
 8005304:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005308:	4293      	cmp	r3, r2
 800530a:	bfb8      	it	lt
 800530c:	4613      	movlt	r3, r2
 800530e:	6033      	str	r3, [r6, #0]
 8005310:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005314:	4607      	mov	r7, r0
 8005316:	460c      	mov	r4, r1
 8005318:	b10a      	cbz	r2, 800531e <_printf_common+0x26>
 800531a:	3301      	adds	r3, #1
 800531c:	6033      	str	r3, [r6, #0]
 800531e:	6823      	ldr	r3, [r4, #0]
 8005320:	0699      	lsls	r1, r3, #26
 8005322:	bf42      	ittt	mi
 8005324:	6833      	ldrmi	r3, [r6, #0]
 8005326:	3302      	addmi	r3, #2
 8005328:	6033      	strmi	r3, [r6, #0]
 800532a:	6825      	ldr	r5, [r4, #0]
 800532c:	f015 0506 	ands.w	r5, r5, #6
 8005330:	d106      	bne.n	8005340 <_printf_common+0x48>
 8005332:	f104 0a19 	add.w	sl, r4, #25
 8005336:	68e3      	ldr	r3, [r4, #12]
 8005338:	6832      	ldr	r2, [r6, #0]
 800533a:	1a9b      	subs	r3, r3, r2
 800533c:	42ab      	cmp	r3, r5
 800533e:	dc26      	bgt.n	800538e <_printf_common+0x96>
 8005340:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005344:	1e13      	subs	r3, r2, #0
 8005346:	6822      	ldr	r2, [r4, #0]
 8005348:	bf18      	it	ne
 800534a:	2301      	movne	r3, #1
 800534c:	0692      	lsls	r2, r2, #26
 800534e:	d42b      	bmi.n	80053a8 <_printf_common+0xb0>
 8005350:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005354:	4649      	mov	r1, r9
 8005356:	4638      	mov	r0, r7
 8005358:	47c0      	blx	r8
 800535a:	3001      	adds	r0, #1
 800535c:	d01e      	beq.n	800539c <_printf_common+0xa4>
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	68e5      	ldr	r5, [r4, #12]
 8005362:	6832      	ldr	r2, [r6, #0]
 8005364:	f003 0306 	and.w	r3, r3, #6
 8005368:	2b04      	cmp	r3, #4
 800536a:	bf08      	it	eq
 800536c:	1aad      	subeq	r5, r5, r2
 800536e:	68a3      	ldr	r3, [r4, #8]
 8005370:	6922      	ldr	r2, [r4, #16]
 8005372:	bf0c      	ite	eq
 8005374:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005378:	2500      	movne	r5, #0
 800537a:	4293      	cmp	r3, r2
 800537c:	bfc4      	itt	gt
 800537e:	1a9b      	subgt	r3, r3, r2
 8005380:	18ed      	addgt	r5, r5, r3
 8005382:	2600      	movs	r6, #0
 8005384:	341a      	adds	r4, #26
 8005386:	42b5      	cmp	r5, r6
 8005388:	d11a      	bne.n	80053c0 <_printf_common+0xc8>
 800538a:	2000      	movs	r0, #0
 800538c:	e008      	b.n	80053a0 <_printf_common+0xa8>
 800538e:	2301      	movs	r3, #1
 8005390:	4652      	mov	r2, sl
 8005392:	4649      	mov	r1, r9
 8005394:	4638      	mov	r0, r7
 8005396:	47c0      	blx	r8
 8005398:	3001      	adds	r0, #1
 800539a:	d103      	bne.n	80053a4 <_printf_common+0xac>
 800539c:	f04f 30ff 	mov.w	r0, #4294967295
 80053a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053a4:	3501      	adds	r5, #1
 80053a6:	e7c6      	b.n	8005336 <_printf_common+0x3e>
 80053a8:	18e1      	adds	r1, r4, r3
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	2030      	movs	r0, #48	; 0x30
 80053ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80053b2:	4422      	add	r2, r4
 80053b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80053b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80053bc:	3302      	adds	r3, #2
 80053be:	e7c7      	b.n	8005350 <_printf_common+0x58>
 80053c0:	2301      	movs	r3, #1
 80053c2:	4622      	mov	r2, r4
 80053c4:	4649      	mov	r1, r9
 80053c6:	4638      	mov	r0, r7
 80053c8:	47c0      	blx	r8
 80053ca:	3001      	adds	r0, #1
 80053cc:	d0e6      	beq.n	800539c <_printf_common+0xa4>
 80053ce:	3601      	adds	r6, #1
 80053d0:	e7d9      	b.n	8005386 <_printf_common+0x8e>
	...

080053d4 <_printf_i>:
 80053d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80053d8:	460c      	mov	r4, r1
 80053da:	4691      	mov	r9, r2
 80053dc:	7e27      	ldrb	r7, [r4, #24]
 80053de:	990c      	ldr	r1, [sp, #48]	; 0x30
 80053e0:	2f78      	cmp	r7, #120	; 0x78
 80053e2:	4680      	mov	r8, r0
 80053e4:	469a      	mov	sl, r3
 80053e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80053ea:	d807      	bhi.n	80053fc <_printf_i+0x28>
 80053ec:	2f62      	cmp	r7, #98	; 0x62
 80053ee:	d80a      	bhi.n	8005406 <_printf_i+0x32>
 80053f0:	2f00      	cmp	r7, #0
 80053f2:	f000 80d8 	beq.w	80055a6 <_printf_i+0x1d2>
 80053f6:	2f58      	cmp	r7, #88	; 0x58
 80053f8:	f000 80a3 	beq.w	8005542 <_printf_i+0x16e>
 80053fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005400:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005404:	e03a      	b.n	800547c <_printf_i+0xa8>
 8005406:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800540a:	2b15      	cmp	r3, #21
 800540c:	d8f6      	bhi.n	80053fc <_printf_i+0x28>
 800540e:	a001      	add	r0, pc, #4	; (adr r0, 8005414 <_printf_i+0x40>)
 8005410:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005414:	0800546d 	.word	0x0800546d
 8005418:	08005481 	.word	0x08005481
 800541c:	080053fd 	.word	0x080053fd
 8005420:	080053fd 	.word	0x080053fd
 8005424:	080053fd 	.word	0x080053fd
 8005428:	080053fd 	.word	0x080053fd
 800542c:	08005481 	.word	0x08005481
 8005430:	080053fd 	.word	0x080053fd
 8005434:	080053fd 	.word	0x080053fd
 8005438:	080053fd 	.word	0x080053fd
 800543c:	080053fd 	.word	0x080053fd
 8005440:	0800558d 	.word	0x0800558d
 8005444:	080054b1 	.word	0x080054b1
 8005448:	0800556f 	.word	0x0800556f
 800544c:	080053fd 	.word	0x080053fd
 8005450:	080053fd 	.word	0x080053fd
 8005454:	080055af 	.word	0x080055af
 8005458:	080053fd 	.word	0x080053fd
 800545c:	080054b1 	.word	0x080054b1
 8005460:	080053fd 	.word	0x080053fd
 8005464:	080053fd 	.word	0x080053fd
 8005468:	08005577 	.word	0x08005577
 800546c:	680b      	ldr	r3, [r1, #0]
 800546e:	1d1a      	adds	r2, r3, #4
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	600a      	str	r2, [r1, #0]
 8005474:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005478:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800547c:	2301      	movs	r3, #1
 800547e:	e0a3      	b.n	80055c8 <_printf_i+0x1f4>
 8005480:	6825      	ldr	r5, [r4, #0]
 8005482:	6808      	ldr	r0, [r1, #0]
 8005484:	062e      	lsls	r6, r5, #24
 8005486:	f100 0304 	add.w	r3, r0, #4
 800548a:	d50a      	bpl.n	80054a2 <_printf_i+0xce>
 800548c:	6805      	ldr	r5, [r0, #0]
 800548e:	600b      	str	r3, [r1, #0]
 8005490:	2d00      	cmp	r5, #0
 8005492:	da03      	bge.n	800549c <_printf_i+0xc8>
 8005494:	232d      	movs	r3, #45	; 0x2d
 8005496:	426d      	negs	r5, r5
 8005498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800549c:	485e      	ldr	r0, [pc, #376]	; (8005618 <_printf_i+0x244>)
 800549e:	230a      	movs	r3, #10
 80054a0:	e019      	b.n	80054d6 <_printf_i+0x102>
 80054a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80054a6:	6805      	ldr	r5, [r0, #0]
 80054a8:	600b      	str	r3, [r1, #0]
 80054aa:	bf18      	it	ne
 80054ac:	b22d      	sxthne	r5, r5
 80054ae:	e7ef      	b.n	8005490 <_printf_i+0xbc>
 80054b0:	680b      	ldr	r3, [r1, #0]
 80054b2:	6825      	ldr	r5, [r4, #0]
 80054b4:	1d18      	adds	r0, r3, #4
 80054b6:	6008      	str	r0, [r1, #0]
 80054b8:	0628      	lsls	r0, r5, #24
 80054ba:	d501      	bpl.n	80054c0 <_printf_i+0xec>
 80054bc:	681d      	ldr	r5, [r3, #0]
 80054be:	e002      	b.n	80054c6 <_printf_i+0xf2>
 80054c0:	0669      	lsls	r1, r5, #25
 80054c2:	d5fb      	bpl.n	80054bc <_printf_i+0xe8>
 80054c4:	881d      	ldrh	r5, [r3, #0]
 80054c6:	4854      	ldr	r0, [pc, #336]	; (8005618 <_printf_i+0x244>)
 80054c8:	2f6f      	cmp	r7, #111	; 0x6f
 80054ca:	bf0c      	ite	eq
 80054cc:	2308      	moveq	r3, #8
 80054ce:	230a      	movne	r3, #10
 80054d0:	2100      	movs	r1, #0
 80054d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80054d6:	6866      	ldr	r6, [r4, #4]
 80054d8:	60a6      	str	r6, [r4, #8]
 80054da:	2e00      	cmp	r6, #0
 80054dc:	bfa2      	ittt	ge
 80054de:	6821      	ldrge	r1, [r4, #0]
 80054e0:	f021 0104 	bicge.w	r1, r1, #4
 80054e4:	6021      	strge	r1, [r4, #0]
 80054e6:	b90d      	cbnz	r5, 80054ec <_printf_i+0x118>
 80054e8:	2e00      	cmp	r6, #0
 80054ea:	d04d      	beq.n	8005588 <_printf_i+0x1b4>
 80054ec:	4616      	mov	r6, r2
 80054ee:	fbb5 f1f3 	udiv	r1, r5, r3
 80054f2:	fb03 5711 	mls	r7, r3, r1, r5
 80054f6:	5dc7      	ldrb	r7, [r0, r7]
 80054f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054fc:	462f      	mov	r7, r5
 80054fe:	42bb      	cmp	r3, r7
 8005500:	460d      	mov	r5, r1
 8005502:	d9f4      	bls.n	80054ee <_printf_i+0x11a>
 8005504:	2b08      	cmp	r3, #8
 8005506:	d10b      	bne.n	8005520 <_printf_i+0x14c>
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	07df      	lsls	r7, r3, #31
 800550c:	d508      	bpl.n	8005520 <_printf_i+0x14c>
 800550e:	6923      	ldr	r3, [r4, #16]
 8005510:	6861      	ldr	r1, [r4, #4]
 8005512:	4299      	cmp	r1, r3
 8005514:	bfde      	ittt	le
 8005516:	2330      	movle	r3, #48	; 0x30
 8005518:	f806 3c01 	strble.w	r3, [r6, #-1]
 800551c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005520:	1b92      	subs	r2, r2, r6
 8005522:	6122      	str	r2, [r4, #16]
 8005524:	f8cd a000 	str.w	sl, [sp]
 8005528:	464b      	mov	r3, r9
 800552a:	aa03      	add	r2, sp, #12
 800552c:	4621      	mov	r1, r4
 800552e:	4640      	mov	r0, r8
 8005530:	f7ff fee2 	bl	80052f8 <_printf_common>
 8005534:	3001      	adds	r0, #1
 8005536:	d14c      	bne.n	80055d2 <_printf_i+0x1fe>
 8005538:	f04f 30ff 	mov.w	r0, #4294967295
 800553c:	b004      	add	sp, #16
 800553e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005542:	4835      	ldr	r0, [pc, #212]	; (8005618 <_printf_i+0x244>)
 8005544:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	680e      	ldr	r6, [r1, #0]
 800554c:	061f      	lsls	r7, r3, #24
 800554e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005552:	600e      	str	r6, [r1, #0]
 8005554:	d514      	bpl.n	8005580 <_printf_i+0x1ac>
 8005556:	07d9      	lsls	r1, r3, #31
 8005558:	bf44      	itt	mi
 800555a:	f043 0320 	orrmi.w	r3, r3, #32
 800555e:	6023      	strmi	r3, [r4, #0]
 8005560:	b91d      	cbnz	r5, 800556a <_printf_i+0x196>
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	f023 0320 	bic.w	r3, r3, #32
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	2310      	movs	r3, #16
 800556c:	e7b0      	b.n	80054d0 <_printf_i+0xfc>
 800556e:	6823      	ldr	r3, [r4, #0]
 8005570:	f043 0320 	orr.w	r3, r3, #32
 8005574:	6023      	str	r3, [r4, #0]
 8005576:	2378      	movs	r3, #120	; 0x78
 8005578:	4828      	ldr	r0, [pc, #160]	; (800561c <_printf_i+0x248>)
 800557a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800557e:	e7e3      	b.n	8005548 <_printf_i+0x174>
 8005580:	065e      	lsls	r6, r3, #25
 8005582:	bf48      	it	mi
 8005584:	b2ad      	uxthmi	r5, r5
 8005586:	e7e6      	b.n	8005556 <_printf_i+0x182>
 8005588:	4616      	mov	r6, r2
 800558a:	e7bb      	b.n	8005504 <_printf_i+0x130>
 800558c:	680b      	ldr	r3, [r1, #0]
 800558e:	6826      	ldr	r6, [r4, #0]
 8005590:	6960      	ldr	r0, [r4, #20]
 8005592:	1d1d      	adds	r5, r3, #4
 8005594:	600d      	str	r5, [r1, #0]
 8005596:	0635      	lsls	r5, r6, #24
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	d501      	bpl.n	80055a0 <_printf_i+0x1cc>
 800559c:	6018      	str	r0, [r3, #0]
 800559e:	e002      	b.n	80055a6 <_printf_i+0x1d2>
 80055a0:	0671      	lsls	r1, r6, #25
 80055a2:	d5fb      	bpl.n	800559c <_printf_i+0x1c8>
 80055a4:	8018      	strh	r0, [r3, #0]
 80055a6:	2300      	movs	r3, #0
 80055a8:	6123      	str	r3, [r4, #16]
 80055aa:	4616      	mov	r6, r2
 80055ac:	e7ba      	b.n	8005524 <_printf_i+0x150>
 80055ae:	680b      	ldr	r3, [r1, #0]
 80055b0:	1d1a      	adds	r2, r3, #4
 80055b2:	600a      	str	r2, [r1, #0]
 80055b4:	681e      	ldr	r6, [r3, #0]
 80055b6:	6862      	ldr	r2, [r4, #4]
 80055b8:	2100      	movs	r1, #0
 80055ba:	4630      	mov	r0, r6
 80055bc:	f7fa fe18 	bl	80001f0 <memchr>
 80055c0:	b108      	cbz	r0, 80055c6 <_printf_i+0x1f2>
 80055c2:	1b80      	subs	r0, r0, r6
 80055c4:	6060      	str	r0, [r4, #4]
 80055c6:	6863      	ldr	r3, [r4, #4]
 80055c8:	6123      	str	r3, [r4, #16]
 80055ca:	2300      	movs	r3, #0
 80055cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055d0:	e7a8      	b.n	8005524 <_printf_i+0x150>
 80055d2:	6923      	ldr	r3, [r4, #16]
 80055d4:	4632      	mov	r2, r6
 80055d6:	4649      	mov	r1, r9
 80055d8:	4640      	mov	r0, r8
 80055da:	47d0      	blx	sl
 80055dc:	3001      	adds	r0, #1
 80055de:	d0ab      	beq.n	8005538 <_printf_i+0x164>
 80055e0:	6823      	ldr	r3, [r4, #0]
 80055e2:	079b      	lsls	r3, r3, #30
 80055e4:	d413      	bmi.n	800560e <_printf_i+0x23a>
 80055e6:	68e0      	ldr	r0, [r4, #12]
 80055e8:	9b03      	ldr	r3, [sp, #12]
 80055ea:	4298      	cmp	r0, r3
 80055ec:	bfb8      	it	lt
 80055ee:	4618      	movlt	r0, r3
 80055f0:	e7a4      	b.n	800553c <_printf_i+0x168>
 80055f2:	2301      	movs	r3, #1
 80055f4:	4632      	mov	r2, r6
 80055f6:	4649      	mov	r1, r9
 80055f8:	4640      	mov	r0, r8
 80055fa:	47d0      	blx	sl
 80055fc:	3001      	adds	r0, #1
 80055fe:	d09b      	beq.n	8005538 <_printf_i+0x164>
 8005600:	3501      	adds	r5, #1
 8005602:	68e3      	ldr	r3, [r4, #12]
 8005604:	9903      	ldr	r1, [sp, #12]
 8005606:	1a5b      	subs	r3, r3, r1
 8005608:	42ab      	cmp	r3, r5
 800560a:	dcf2      	bgt.n	80055f2 <_printf_i+0x21e>
 800560c:	e7eb      	b.n	80055e6 <_printf_i+0x212>
 800560e:	2500      	movs	r5, #0
 8005610:	f104 0619 	add.w	r6, r4, #25
 8005614:	e7f5      	b.n	8005602 <_printf_i+0x22e>
 8005616:	bf00      	nop
 8005618:	08008a66 	.word	0x08008a66
 800561c:	08008a77 	.word	0x08008a77

08005620 <siprintf>:
 8005620:	b40e      	push	{r1, r2, r3}
 8005622:	b500      	push	{lr}
 8005624:	b09c      	sub	sp, #112	; 0x70
 8005626:	ab1d      	add	r3, sp, #116	; 0x74
 8005628:	9002      	str	r0, [sp, #8]
 800562a:	9006      	str	r0, [sp, #24]
 800562c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005630:	4809      	ldr	r0, [pc, #36]	; (8005658 <siprintf+0x38>)
 8005632:	9107      	str	r1, [sp, #28]
 8005634:	9104      	str	r1, [sp, #16]
 8005636:	4909      	ldr	r1, [pc, #36]	; (800565c <siprintf+0x3c>)
 8005638:	f853 2b04 	ldr.w	r2, [r3], #4
 800563c:	9105      	str	r1, [sp, #20]
 800563e:	6800      	ldr	r0, [r0, #0]
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	a902      	add	r1, sp, #8
 8005644:	f001 fb32 	bl	8006cac <_svfiprintf_r>
 8005648:	9b02      	ldr	r3, [sp, #8]
 800564a:	2200      	movs	r2, #0
 800564c:	701a      	strb	r2, [r3, #0]
 800564e:	b01c      	add	sp, #112	; 0x70
 8005650:	f85d eb04 	ldr.w	lr, [sp], #4
 8005654:	b003      	add	sp, #12
 8005656:	4770      	bx	lr
 8005658:	2000001c 	.word	0x2000001c
 800565c:	ffff0208 	.word	0xffff0208

08005660 <quorem>:
 8005660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005664:	6903      	ldr	r3, [r0, #16]
 8005666:	690c      	ldr	r4, [r1, #16]
 8005668:	42a3      	cmp	r3, r4
 800566a:	4607      	mov	r7, r0
 800566c:	f2c0 8081 	blt.w	8005772 <quorem+0x112>
 8005670:	3c01      	subs	r4, #1
 8005672:	f101 0814 	add.w	r8, r1, #20
 8005676:	f100 0514 	add.w	r5, r0, #20
 800567a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800567e:	9301      	str	r3, [sp, #4]
 8005680:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005688:	3301      	adds	r3, #1
 800568a:	429a      	cmp	r2, r3
 800568c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005690:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005694:	fbb2 f6f3 	udiv	r6, r2, r3
 8005698:	d331      	bcc.n	80056fe <quorem+0x9e>
 800569a:	f04f 0e00 	mov.w	lr, #0
 800569e:	4640      	mov	r0, r8
 80056a0:	46ac      	mov	ip, r5
 80056a2:	46f2      	mov	sl, lr
 80056a4:	f850 2b04 	ldr.w	r2, [r0], #4
 80056a8:	b293      	uxth	r3, r2
 80056aa:	fb06 e303 	mla	r3, r6, r3, lr
 80056ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	ebaa 0303 	sub.w	r3, sl, r3
 80056b8:	0c12      	lsrs	r2, r2, #16
 80056ba:	f8dc a000 	ldr.w	sl, [ip]
 80056be:	fb06 e202 	mla	r2, r6, r2, lr
 80056c2:	fa13 f38a 	uxtah	r3, r3, sl
 80056c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80056ca:	fa1f fa82 	uxth.w	sl, r2
 80056ce:	f8dc 2000 	ldr.w	r2, [ip]
 80056d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80056d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80056da:	b29b      	uxth	r3, r3
 80056dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056e0:	4581      	cmp	r9, r0
 80056e2:	f84c 3b04 	str.w	r3, [ip], #4
 80056e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80056ea:	d2db      	bcs.n	80056a4 <quorem+0x44>
 80056ec:	f855 300b 	ldr.w	r3, [r5, fp]
 80056f0:	b92b      	cbnz	r3, 80056fe <quorem+0x9e>
 80056f2:	9b01      	ldr	r3, [sp, #4]
 80056f4:	3b04      	subs	r3, #4
 80056f6:	429d      	cmp	r5, r3
 80056f8:	461a      	mov	r2, r3
 80056fa:	d32e      	bcc.n	800575a <quorem+0xfa>
 80056fc:	613c      	str	r4, [r7, #16]
 80056fe:	4638      	mov	r0, r7
 8005700:	f001 f8be 	bl	8006880 <__mcmp>
 8005704:	2800      	cmp	r0, #0
 8005706:	db24      	blt.n	8005752 <quorem+0xf2>
 8005708:	3601      	adds	r6, #1
 800570a:	4628      	mov	r0, r5
 800570c:	f04f 0c00 	mov.w	ip, #0
 8005710:	f858 2b04 	ldr.w	r2, [r8], #4
 8005714:	f8d0 e000 	ldr.w	lr, [r0]
 8005718:	b293      	uxth	r3, r2
 800571a:	ebac 0303 	sub.w	r3, ip, r3
 800571e:	0c12      	lsrs	r2, r2, #16
 8005720:	fa13 f38e 	uxtah	r3, r3, lr
 8005724:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005728:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800572c:	b29b      	uxth	r3, r3
 800572e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005732:	45c1      	cmp	r9, r8
 8005734:	f840 3b04 	str.w	r3, [r0], #4
 8005738:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800573c:	d2e8      	bcs.n	8005710 <quorem+0xb0>
 800573e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005742:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005746:	b922      	cbnz	r2, 8005752 <quorem+0xf2>
 8005748:	3b04      	subs	r3, #4
 800574a:	429d      	cmp	r5, r3
 800574c:	461a      	mov	r2, r3
 800574e:	d30a      	bcc.n	8005766 <quorem+0x106>
 8005750:	613c      	str	r4, [r7, #16]
 8005752:	4630      	mov	r0, r6
 8005754:	b003      	add	sp, #12
 8005756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800575a:	6812      	ldr	r2, [r2, #0]
 800575c:	3b04      	subs	r3, #4
 800575e:	2a00      	cmp	r2, #0
 8005760:	d1cc      	bne.n	80056fc <quorem+0x9c>
 8005762:	3c01      	subs	r4, #1
 8005764:	e7c7      	b.n	80056f6 <quorem+0x96>
 8005766:	6812      	ldr	r2, [r2, #0]
 8005768:	3b04      	subs	r3, #4
 800576a:	2a00      	cmp	r2, #0
 800576c:	d1f0      	bne.n	8005750 <quorem+0xf0>
 800576e:	3c01      	subs	r4, #1
 8005770:	e7eb      	b.n	800574a <quorem+0xea>
 8005772:	2000      	movs	r0, #0
 8005774:	e7ee      	b.n	8005754 <quorem+0xf4>
	...

08005778 <_dtoa_r>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	ed2d 8b02 	vpush	{d8}
 8005780:	ec57 6b10 	vmov	r6, r7, d0
 8005784:	b095      	sub	sp, #84	; 0x54
 8005786:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005788:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800578c:	9105      	str	r1, [sp, #20]
 800578e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005792:	4604      	mov	r4, r0
 8005794:	9209      	str	r2, [sp, #36]	; 0x24
 8005796:	930f      	str	r3, [sp, #60]	; 0x3c
 8005798:	b975      	cbnz	r5, 80057b8 <_dtoa_r+0x40>
 800579a:	2010      	movs	r0, #16
 800579c:	f000 fddc 	bl	8006358 <malloc>
 80057a0:	4602      	mov	r2, r0
 80057a2:	6260      	str	r0, [r4, #36]	; 0x24
 80057a4:	b920      	cbnz	r0, 80057b0 <_dtoa_r+0x38>
 80057a6:	4bb2      	ldr	r3, [pc, #712]	; (8005a70 <_dtoa_r+0x2f8>)
 80057a8:	21ea      	movs	r1, #234	; 0xea
 80057aa:	48b2      	ldr	r0, [pc, #712]	; (8005a74 <_dtoa_r+0x2fc>)
 80057ac:	f001 fb8e 	bl	8006ecc <__assert_func>
 80057b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80057b4:	6005      	str	r5, [r0, #0]
 80057b6:	60c5      	str	r5, [r0, #12]
 80057b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057ba:	6819      	ldr	r1, [r3, #0]
 80057bc:	b151      	cbz	r1, 80057d4 <_dtoa_r+0x5c>
 80057be:	685a      	ldr	r2, [r3, #4]
 80057c0:	604a      	str	r2, [r1, #4]
 80057c2:	2301      	movs	r3, #1
 80057c4:	4093      	lsls	r3, r2
 80057c6:	608b      	str	r3, [r1, #8]
 80057c8:	4620      	mov	r0, r4
 80057ca:	f000 fe1b 	bl	8006404 <_Bfree>
 80057ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	1e3b      	subs	r3, r7, #0
 80057d6:	bfb9      	ittee	lt
 80057d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80057dc:	9303      	strlt	r3, [sp, #12]
 80057de:	2300      	movge	r3, #0
 80057e0:	f8c8 3000 	strge.w	r3, [r8]
 80057e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80057e8:	4ba3      	ldr	r3, [pc, #652]	; (8005a78 <_dtoa_r+0x300>)
 80057ea:	bfbc      	itt	lt
 80057ec:	2201      	movlt	r2, #1
 80057ee:	f8c8 2000 	strlt.w	r2, [r8]
 80057f2:	ea33 0309 	bics.w	r3, r3, r9
 80057f6:	d11b      	bne.n	8005830 <_dtoa_r+0xb8>
 80057f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80057fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80057fe:	6013      	str	r3, [r2, #0]
 8005800:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005804:	4333      	orrs	r3, r6
 8005806:	f000 857a 	beq.w	80062fe <_dtoa_r+0xb86>
 800580a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800580c:	b963      	cbnz	r3, 8005828 <_dtoa_r+0xb0>
 800580e:	4b9b      	ldr	r3, [pc, #620]	; (8005a7c <_dtoa_r+0x304>)
 8005810:	e024      	b.n	800585c <_dtoa_r+0xe4>
 8005812:	4b9b      	ldr	r3, [pc, #620]	; (8005a80 <_dtoa_r+0x308>)
 8005814:	9300      	str	r3, [sp, #0]
 8005816:	3308      	adds	r3, #8
 8005818:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800581a:	6013      	str	r3, [r2, #0]
 800581c:	9800      	ldr	r0, [sp, #0]
 800581e:	b015      	add	sp, #84	; 0x54
 8005820:	ecbd 8b02 	vpop	{d8}
 8005824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005828:	4b94      	ldr	r3, [pc, #592]	; (8005a7c <_dtoa_r+0x304>)
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	3303      	adds	r3, #3
 800582e:	e7f3      	b.n	8005818 <_dtoa_r+0xa0>
 8005830:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005834:	2200      	movs	r2, #0
 8005836:	ec51 0b17 	vmov	r0, r1, d7
 800583a:	2300      	movs	r3, #0
 800583c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005840:	f7fb f94a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005844:	4680      	mov	r8, r0
 8005846:	b158      	cbz	r0, 8005860 <_dtoa_r+0xe8>
 8005848:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800584a:	2301      	movs	r3, #1
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005850:	2b00      	cmp	r3, #0
 8005852:	f000 8551 	beq.w	80062f8 <_dtoa_r+0xb80>
 8005856:	488b      	ldr	r0, [pc, #556]	; (8005a84 <_dtoa_r+0x30c>)
 8005858:	6018      	str	r0, [r3, #0]
 800585a:	1e43      	subs	r3, r0, #1
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	e7dd      	b.n	800581c <_dtoa_r+0xa4>
 8005860:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8005864:	aa12      	add	r2, sp, #72	; 0x48
 8005866:	a913      	add	r1, sp, #76	; 0x4c
 8005868:	4620      	mov	r0, r4
 800586a:	f001 f8ad 	bl	80069c8 <__d2b>
 800586e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005872:	4683      	mov	fp, r0
 8005874:	2d00      	cmp	r5, #0
 8005876:	d07c      	beq.n	8005972 <_dtoa_r+0x1fa>
 8005878:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800587a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800587e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005882:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8005886:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800588a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800588e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005892:	4b7d      	ldr	r3, [pc, #500]	; (8005a88 <_dtoa_r+0x310>)
 8005894:	2200      	movs	r2, #0
 8005896:	4630      	mov	r0, r6
 8005898:	4639      	mov	r1, r7
 800589a:	f7fa fcfd 	bl	8000298 <__aeabi_dsub>
 800589e:	a36e      	add	r3, pc, #440	; (adr r3, 8005a58 <_dtoa_r+0x2e0>)
 80058a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a4:	f7fa feb0 	bl	8000608 <__aeabi_dmul>
 80058a8:	a36d      	add	r3, pc, #436	; (adr r3, 8005a60 <_dtoa_r+0x2e8>)
 80058aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ae:	f7fa fcf5 	bl	800029c <__adddf3>
 80058b2:	4606      	mov	r6, r0
 80058b4:	4628      	mov	r0, r5
 80058b6:	460f      	mov	r7, r1
 80058b8:	f7fa fe3c 	bl	8000534 <__aeabi_i2d>
 80058bc:	a36a      	add	r3, pc, #424	; (adr r3, 8005a68 <_dtoa_r+0x2f0>)
 80058be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c2:	f7fa fea1 	bl	8000608 <__aeabi_dmul>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4630      	mov	r0, r6
 80058cc:	4639      	mov	r1, r7
 80058ce:	f7fa fce5 	bl	800029c <__adddf3>
 80058d2:	4606      	mov	r6, r0
 80058d4:	460f      	mov	r7, r1
 80058d6:	f7fb f947 	bl	8000b68 <__aeabi_d2iz>
 80058da:	2200      	movs	r2, #0
 80058dc:	4682      	mov	sl, r0
 80058de:	2300      	movs	r3, #0
 80058e0:	4630      	mov	r0, r6
 80058e2:	4639      	mov	r1, r7
 80058e4:	f7fb f902 	bl	8000aec <__aeabi_dcmplt>
 80058e8:	b148      	cbz	r0, 80058fe <_dtoa_r+0x186>
 80058ea:	4650      	mov	r0, sl
 80058ec:	f7fa fe22 	bl	8000534 <__aeabi_i2d>
 80058f0:	4632      	mov	r2, r6
 80058f2:	463b      	mov	r3, r7
 80058f4:	f7fb f8f0 	bl	8000ad8 <__aeabi_dcmpeq>
 80058f8:	b908      	cbnz	r0, 80058fe <_dtoa_r+0x186>
 80058fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80058fe:	f1ba 0f16 	cmp.w	sl, #22
 8005902:	d854      	bhi.n	80059ae <_dtoa_r+0x236>
 8005904:	4b61      	ldr	r3, [pc, #388]	; (8005a8c <_dtoa_r+0x314>)
 8005906:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800590a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005912:	f7fb f8eb 	bl	8000aec <__aeabi_dcmplt>
 8005916:	2800      	cmp	r0, #0
 8005918:	d04b      	beq.n	80059b2 <_dtoa_r+0x23a>
 800591a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800591e:	2300      	movs	r3, #0
 8005920:	930e      	str	r3, [sp, #56]	; 0x38
 8005922:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005924:	1b5d      	subs	r5, r3, r5
 8005926:	1e6b      	subs	r3, r5, #1
 8005928:	9304      	str	r3, [sp, #16]
 800592a:	bf43      	ittte	mi
 800592c:	2300      	movmi	r3, #0
 800592e:	f1c5 0801 	rsbmi	r8, r5, #1
 8005932:	9304      	strmi	r3, [sp, #16]
 8005934:	f04f 0800 	movpl.w	r8, #0
 8005938:	f1ba 0f00 	cmp.w	sl, #0
 800593c:	db3b      	blt.n	80059b6 <_dtoa_r+0x23e>
 800593e:	9b04      	ldr	r3, [sp, #16]
 8005940:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005944:	4453      	add	r3, sl
 8005946:	9304      	str	r3, [sp, #16]
 8005948:	2300      	movs	r3, #0
 800594a:	9306      	str	r3, [sp, #24]
 800594c:	9b05      	ldr	r3, [sp, #20]
 800594e:	2b09      	cmp	r3, #9
 8005950:	d869      	bhi.n	8005a26 <_dtoa_r+0x2ae>
 8005952:	2b05      	cmp	r3, #5
 8005954:	bfc4      	itt	gt
 8005956:	3b04      	subgt	r3, #4
 8005958:	9305      	strgt	r3, [sp, #20]
 800595a:	9b05      	ldr	r3, [sp, #20]
 800595c:	f1a3 0302 	sub.w	r3, r3, #2
 8005960:	bfcc      	ite	gt
 8005962:	2500      	movgt	r5, #0
 8005964:	2501      	movle	r5, #1
 8005966:	2b03      	cmp	r3, #3
 8005968:	d869      	bhi.n	8005a3e <_dtoa_r+0x2c6>
 800596a:	e8df f003 	tbb	[pc, r3]
 800596e:	4e2c      	.short	0x4e2c
 8005970:	5a4c      	.short	0x5a4c
 8005972:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8005976:	441d      	add	r5, r3
 8005978:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800597c:	2b20      	cmp	r3, #32
 800597e:	bfc1      	itttt	gt
 8005980:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005984:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005988:	fa09 f303 	lslgt.w	r3, r9, r3
 800598c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005990:	bfda      	itte	le
 8005992:	f1c3 0320 	rsble	r3, r3, #32
 8005996:	fa06 f003 	lslle.w	r0, r6, r3
 800599a:	4318      	orrgt	r0, r3
 800599c:	f7fa fdba 	bl	8000514 <__aeabi_ui2d>
 80059a0:	2301      	movs	r3, #1
 80059a2:	4606      	mov	r6, r0
 80059a4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80059a8:	3d01      	subs	r5, #1
 80059aa:	9310      	str	r3, [sp, #64]	; 0x40
 80059ac:	e771      	b.n	8005892 <_dtoa_r+0x11a>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e7b6      	b.n	8005920 <_dtoa_r+0x1a8>
 80059b2:	900e      	str	r0, [sp, #56]	; 0x38
 80059b4:	e7b5      	b.n	8005922 <_dtoa_r+0x1aa>
 80059b6:	f1ca 0300 	rsb	r3, sl, #0
 80059ba:	9306      	str	r3, [sp, #24]
 80059bc:	2300      	movs	r3, #0
 80059be:	eba8 080a 	sub.w	r8, r8, sl
 80059c2:	930d      	str	r3, [sp, #52]	; 0x34
 80059c4:	e7c2      	b.n	800594c <_dtoa_r+0x1d4>
 80059c6:	2300      	movs	r3, #0
 80059c8:	9308      	str	r3, [sp, #32]
 80059ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	dc39      	bgt.n	8005a44 <_dtoa_r+0x2cc>
 80059d0:	f04f 0901 	mov.w	r9, #1
 80059d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80059d8:	464b      	mov	r3, r9
 80059da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80059de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80059e0:	2200      	movs	r2, #0
 80059e2:	6042      	str	r2, [r0, #4]
 80059e4:	2204      	movs	r2, #4
 80059e6:	f102 0614 	add.w	r6, r2, #20
 80059ea:	429e      	cmp	r6, r3
 80059ec:	6841      	ldr	r1, [r0, #4]
 80059ee:	d92f      	bls.n	8005a50 <_dtoa_r+0x2d8>
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fcc7 	bl	8006384 <_Balloc>
 80059f6:	9000      	str	r0, [sp, #0]
 80059f8:	2800      	cmp	r0, #0
 80059fa:	d14b      	bne.n	8005a94 <_dtoa_r+0x31c>
 80059fc:	4b24      	ldr	r3, [pc, #144]	; (8005a90 <_dtoa_r+0x318>)
 80059fe:	4602      	mov	r2, r0
 8005a00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005a04:	e6d1      	b.n	80057aa <_dtoa_r+0x32>
 8005a06:	2301      	movs	r3, #1
 8005a08:	e7de      	b.n	80059c8 <_dtoa_r+0x250>
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	9308      	str	r3, [sp, #32]
 8005a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a10:	eb0a 0903 	add.w	r9, sl, r3
 8005a14:	f109 0301 	add.w	r3, r9, #1
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	9301      	str	r3, [sp, #4]
 8005a1c:	bfb8      	it	lt
 8005a1e:	2301      	movlt	r3, #1
 8005a20:	e7dd      	b.n	80059de <_dtoa_r+0x266>
 8005a22:	2301      	movs	r3, #1
 8005a24:	e7f2      	b.n	8005a0c <_dtoa_r+0x294>
 8005a26:	2501      	movs	r5, #1
 8005a28:	2300      	movs	r3, #0
 8005a2a:	9305      	str	r3, [sp, #20]
 8005a2c:	9508      	str	r5, [sp, #32]
 8005a2e:	f04f 39ff 	mov.w	r9, #4294967295
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8cd 9004 	str.w	r9, [sp, #4]
 8005a38:	2312      	movs	r3, #18
 8005a3a:	9209      	str	r2, [sp, #36]	; 0x24
 8005a3c:	e7cf      	b.n	80059de <_dtoa_r+0x266>
 8005a3e:	2301      	movs	r3, #1
 8005a40:	9308      	str	r3, [sp, #32]
 8005a42:	e7f4      	b.n	8005a2e <_dtoa_r+0x2b6>
 8005a44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005a48:	f8cd 9004 	str.w	r9, [sp, #4]
 8005a4c:	464b      	mov	r3, r9
 8005a4e:	e7c6      	b.n	80059de <_dtoa_r+0x266>
 8005a50:	3101      	adds	r1, #1
 8005a52:	6041      	str	r1, [r0, #4]
 8005a54:	0052      	lsls	r2, r2, #1
 8005a56:	e7c6      	b.n	80059e6 <_dtoa_r+0x26e>
 8005a58:	636f4361 	.word	0x636f4361
 8005a5c:	3fd287a7 	.word	0x3fd287a7
 8005a60:	8b60c8b3 	.word	0x8b60c8b3
 8005a64:	3fc68a28 	.word	0x3fc68a28
 8005a68:	509f79fb 	.word	0x509f79fb
 8005a6c:	3fd34413 	.word	0x3fd34413
 8005a70:	08008a95 	.word	0x08008a95
 8005a74:	08008aac 	.word	0x08008aac
 8005a78:	7ff00000 	.word	0x7ff00000
 8005a7c:	08008a91 	.word	0x08008a91
 8005a80:	08008a88 	.word	0x08008a88
 8005a84:	08008a65 	.word	0x08008a65
 8005a88:	3ff80000 	.word	0x3ff80000
 8005a8c:	08008ba8 	.word	0x08008ba8
 8005a90:	08008b0b 	.word	0x08008b0b
 8005a94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a96:	9a00      	ldr	r2, [sp, #0]
 8005a98:	601a      	str	r2, [r3, #0]
 8005a9a:	9b01      	ldr	r3, [sp, #4]
 8005a9c:	2b0e      	cmp	r3, #14
 8005a9e:	f200 80ad 	bhi.w	8005bfc <_dtoa_r+0x484>
 8005aa2:	2d00      	cmp	r5, #0
 8005aa4:	f000 80aa 	beq.w	8005bfc <_dtoa_r+0x484>
 8005aa8:	f1ba 0f00 	cmp.w	sl, #0
 8005aac:	dd36      	ble.n	8005b1c <_dtoa_r+0x3a4>
 8005aae:	4ac3      	ldr	r2, [pc, #780]	; (8005dbc <_dtoa_r+0x644>)
 8005ab0:	f00a 030f 	and.w	r3, sl, #15
 8005ab4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005ab8:	ed93 7b00 	vldr	d7, [r3]
 8005abc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005ac0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005ac4:	eeb0 8a47 	vmov.f32	s16, s14
 8005ac8:	eef0 8a67 	vmov.f32	s17, s15
 8005acc:	d016      	beq.n	8005afc <_dtoa_r+0x384>
 8005ace:	4bbc      	ldr	r3, [pc, #752]	; (8005dc0 <_dtoa_r+0x648>)
 8005ad0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ad4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ad8:	f7fa fec0 	bl	800085c <__aeabi_ddiv>
 8005adc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ae0:	f007 070f 	and.w	r7, r7, #15
 8005ae4:	2503      	movs	r5, #3
 8005ae6:	4eb6      	ldr	r6, [pc, #728]	; (8005dc0 <_dtoa_r+0x648>)
 8005ae8:	b957      	cbnz	r7, 8005b00 <_dtoa_r+0x388>
 8005aea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005aee:	ec53 2b18 	vmov	r2, r3, d8
 8005af2:	f7fa feb3 	bl	800085c <__aeabi_ddiv>
 8005af6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005afa:	e029      	b.n	8005b50 <_dtoa_r+0x3d8>
 8005afc:	2502      	movs	r5, #2
 8005afe:	e7f2      	b.n	8005ae6 <_dtoa_r+0x36e>
 8005b00:	07f9      	lsls	r1, r7, #31
 8005b02:	d508      	bpl.n	8005b16 <_dtoa_r+0x39e>
 8005b04:	ec51 0b18 	vmov	r0, r1, d8
 8005b08:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005b0c:	f7fa fd7c 	bl	8000608 <__aeabi_dmul>
 8005b10:	ec41 0b18 	vmov	d8, r0, r1
 8005b14:	3501      	adds	r5, #1
 8005b16:	107f      	asrs	r7, r7, #1
 8005b18:	3608      	adds	r6, #8
 8005b1a:	e7e5      	b.n	8005ae8 <_dtoa_r+0x370>
 8005b1c:	f000 80a6 	beq.w	8005c6c <_dtoa_r+0x4f4>
 8005b20:	f1ca 0600 	rsb	r6, sl, #0
 8005b24:	4ba5      	ldr	r3, [pc, #660]	; (8005dbc <_dtoa_r+0x644>)
 8005b26:	4fa6      	ldr	r7, [pc, #664]	; (8005dc0 <_dtoa_r+0x648>)
 8005b28:	f006 020f 	and.w	r2, r6, #15
 8005b2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b38:	f7fa fd66 	bl	8000608 <__aeabi_dmul>
 8005b3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b40:	1136      	asrs	r6, r6, #4
 8005b42:	2300      	movs	r3, #0
 8005b44:	2502      	movs	r5, #2
 8005b46:	2e00      	cmp	r6, #0
 8005b48:	f040 8085 	bne.w	8005c56 <_dtoa_r+0x4de>
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d1d2      	bne.n	8005af6 <_dtoa_r+0x37e>
 8005b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	f000 808c 	beq.w	8005c70 <_dtoa_r+0x4f8>
 8005b58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005b5c:	4b99      	ldr	r3, [pc, #612]	; (8005dc4 <_dtoa_r+0x64c>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	4630      	mov	r0, r6
 8005b62:	4639      	mov	r1, r7
 8005b64:	f7fa ffc2 	bl	8000aec <__aeabi_dcmplt>
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	f000 8081 	beq.w	8005c70 <_dtoa_r+0x4f8>
 8005b6e:	9b01      	ldr	r3, [sp, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d07d      	beq.n	8005c70 <_dtoa_r+0x4f8>
 8005b74:	f1b9 0f00 	cmp.w	r9, #0
 8005b78:	dd3c      	ble.n	8005bf4 <_dtoa_r+0x47c>
 8005b7a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005b7e:	9307      	str	r3, [sp, #28]
 8005b80:	2200      	movs	r2, #0
 8005b82:	4b91      	ldr	r3, [pc, #580]	; (8005dc8 <_dtoa_r+0x650>)
 8005b84:	4630      	mov	r0, r6
 8005b86:	4639      	mov	r1, r7
 8005b88:	f7fa fd3e 	bl	8000608 <__aeabi_dmul>
 8005b8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b90:	3501      	adds	r5, #1
 8005b92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005b96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	f7fa fcca 	bl	8000534 <__aeabi_i2d>
 8005ba0:	4632      	mov	r2, r6
 8005ba2:	463b      	mov	r3, r7
 8005ba4:	f7fa fd30 	bl	8000608 <__aeabi_dmul>
 8005ba8:	4b88      	ldr	r3, [pc, #544]	; (8005dcc <_dtoa_r+0x654>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	f7fa fb76 	bl	800029c <__adddf3>
 8005bb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005bb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bb8:	9303      	str	r3, [sp, #12]
 8005bba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d15c      	bne.n	8005c7a <_dtoa_r+0x502>
 8005bc0:	4b83      	ldr	r3, [pc, #524]	; (8005dd0 <_dtoa_r+0x658>)
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	4630      	mov	r0, r6
 8005bc6:	4639      	mov	r1, r7
 8005bc8:	f7fa fb66 	bl	8000298 <__aeabi_dsub>
 8005bcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bd0:	4606      	mov	r6, r0
 8005bd2:	460f      	mov	r7, r1
 8005bd4:	f7fa ffa8 	bl	8000b28 <__aeabi_dcmpgt>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f040 8296 	bne.w	800610a <_dtoa_r+0x992>
 8005bde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005be2:	4630      	mov	r0, r6
 8005be4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005be8:	4639      	mov	r1, r7
 8005bea:	f7fa ff7f 	bl	8000aec <__aeabi_dcmplt>
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	f040 8288 	bne.w	8006104 <_dtoa_r+0x98c>
 8005bf4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005bf8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	f2c0 8158 	blt.w	8005eb4 <_dtoa_r+0x73c>
 8005c04:	f1ba 0f0e 	cmp.w	sl, #14
 8005c08:	f300 8154 	bgt.w	8005eb4 <_dtoa_r+0x73c>
 8005c0c:	4b6b      	ldr	r3, [pc, #428]	; (8005dbc <_dtoa_r+0x644>)
 8005c0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c12:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f280 80e3 	bge.w	8005de4 <_dtoa_r+0x66c>
 8005c1e:	9b01      	ldr	r3, [sp, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f300 80df 	bgt.w	8005de4 <_dtoa_r+0x66c>
 8005c26:	f040 826d 	bne.w	8006104 <_dtoa_r+0x98c>
 8005c2a:	4b69      	ldr	r3, [pc, #420]	; (8005dd0 <_dtoa_r+0x658>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	4640      	mov	r0, r8
 8005c30:	4649      	mov	r1, r9
 8005c32:	f7fa fce9 	bl	8000608 <__aeabi_dmul>
 8005c36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c3a:	f7fa ff6b 	bl	8000b14 <__aeabi_dcmpge>
 8005c3e:	9e01      	ldr	r6, [sp, #4]
 8005c40:	4637      	mov	r7, r6
 8005c42:	2800      	cmp	r0, #0
 8005c44:	f040 8243 	bne.w	80060ce <_dtoa_r+0x956>
 8005c48:	9d00      	ldr	r5, [sp, #0]
 8005c4a:	2331      	movs	r3, #49	; 0x31
 8005c4c:	f805 3b01 	strb.w	r3, [r5], #1
 8005c50:	f10a 0a01 	add.w	sl, sl, #1
 8005c54:	e23f      	b.n	80060d6 <_dtoa_r+0x95e>
 8005c56:	07f2      	lsls	r2, r6, #31
 8005c58:	d505      	bpl.n	8005c66 <_dtoa_r+0x4ee>
 8005c5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c5e:	f7fa fcd3 	bl	8000608 <__aeabi_dmul>
 8005c62:	3501      	adds	r5, #1
 8005c64:	2301      	movs	r3, #1
 8005c66:	1076      	asrs	r6, r6, #1
 8005c68:	3708      	adds	r7, #8
 8005c6a:	e76c      	b.n	8005b46 <_dtoa_r+0x3ce>
 8005c6c:	2502      	movs	r5, #2
 8005c6e:	e76f      	b.n	8005b50 <_dtoa_r+0x3d8>
 8005c70:	9b01      	ldr	r3, [sp, #4]
 8005c72:	f8cd a01c 	str.w	sl, [sp, #28]
 8005c76:	930c      	str	r3, [sp, #48]	; 0x30
 8005c78:	e78d      	b.n	8005b96 <_dtoa_r+0x41e>
 8005c7a:	9900      	ldr	r1, [sp, #0]
 8005c7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005c7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c80:	4b4e      	ldr	r3, [pc, #312]	; (8005dbc <_dtoa_r+0x644>)
 8005c82:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005c86:	4401      	add	r1, r0
 8005c88:	9102      	str	r1, [sp, #8]
 8005c8a:	9908      	ldr	r1, [sp, #32]
 8005c8c:	eeb0 8a47 	vmov.f32	s16, s14
 8005c90:	eef0 8a67 	vmov.f32	s17, s15
 8005c94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c9c:	2900      	cmp	r1, #0
 8005c9e:	d045      	beq.n	8005d2c <_dtoa_r+0x5b4>
 8005ca0:	494c      	ldr	r1, [pc, #304]	; (8005dd4 <_dtoa_r+0x65c>)
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	f7fa fdda 	bl	800085c <__aeabi_ddiv>
 8005ca8:	ec53 2b18 	vmov	r2, r3, d8
 8005cac:	f7fa faf4 	bl	8000298 <__aeabi_dsub>
 8005cb0:	9d00      	ldr	r5, [sp, #0]
 8005cb2:	ec41 0b18 	vmov	d8, r0, r1
 8005cb6:	4639      	mov	r1, r7
 8005cb8:	4630      	mov	r0, r6
 8005cba:	f7fa ff55 	bl	8000b68 <__aeabi_d2iz>
 8005cbe:	900c      	str	r0, [sp, #48]	; 0x30
 8005cc0:	f7fa fc38 	bl	8000534 <__aeabi_i2d>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	4630      	mov	r0, r6
 8005cca:	4639      	mov	r1, r7
 8005ccc:	f7fa fae4 	bl	8000298 <__aeabi_dsub>
 8005cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cd2:	3330      	adds	r3, #48	; 0x30
 8005cd4:	f805 3b01 	strb.w	r3, [r5], #1
 8005cd8:	ec53 2b18 	vmov	r2, r3, d8
 8005cdc:	4606      	mov	r6, r0
 8005cde:	460f      	mov	r7, r1
 8005ce0:	f7fa ff04 	bl	8000aec <__aeabi_dcmplt>
 8005ce4:	2800      	cmp	r0, #0
 8005ce6:	d165      	bne.n	8005db4 <_dtoa_r+0x63c>
 8005ce8:	4632      	mov	r2, r6
 8005cea:	463b      	mov	r3, r7
 8005cec:	4935      	ldr	r1, [pc, #212]	; (8005dc4 <_dtoa_r+0x64c>)
 8005cee:	2000      	movs	r0, #0
 8005cf0:	f7fa fad2 	bl	8000298 <__aeabi_dsub>
 8005cf4:	ec53 2b18 	vmov	r2, r3, d8
 8005cf8:	f7fa fef8 	bl	8000aec <__aeabi_dcmplt>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	f040 80b9 	bne.w	8005e74 <_dtoa_r+0x6fc>
 8005d02:	9b02      	ldr	r3, [sp, #8]
 8005d04:	429d      	cmp	r5, r3
 8005d06:	f43f af75 	beq.w	8005bf4 <_dtoa_r+0x47c>
 8005d0a:	4b2f      	ldr	r3, [pc, #188]	; (8005dc8 <_dtoa_r+0x650>)
 8005d0c:	ec51 0b18 	vmov	r0, r1, d8
 8005d10:	2200      	movs	r2, #0
 8005d12:	f7fa fc79 	bl	8000608 <__aeabi_dmul>
 8005d16:	4b2c      	ldr	r3, [pc, #176]	; (8005dc8 <_dtoa_r+0x650>)
 8005d18:	ec41 0b18 	vmov	d8, r0, r1
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4630      	mov	r0, r6
 8005d20:	4639      	mov	r1, r7
 8005d22:	f7fa fc71 	bl	8000608 <__aeabi_dmul>
 8005d26:	4606      	mov	r6, r0
 8005d28:	460f      	mov	r7, r1
 8005d2a:	e7c4      	b.n	8005cb6 <_dtoa_r+0x53e>
 8005d2c:	ec51 0b17 	vmov	r0, r1, d7
 8005d30:	f7fa fc6a 	bl	8000608 <__aeabi_dmul>
 8005d34:	9b02      	ldr	r3, [sp, #8]
 8005d36:	9d00      	ldr	r5, [sp, #0]
 8005d38:	930c      	str	r3, [sp, #48]	; 0x30
 8005d3a:	ec41 0b18 	vmov	d8, r0, r1
 8005d3e:	4639      	mov	r1, r7
 8005d40:	4630      	mov	r0, r6
 8005d42:	f7fa ff11 	bl	8000b68 <__aeabi_d2iz>
 8005d46:	9011      	str	r0, [sp, #68]	; 0x44
 8005d48:	f7fa fbf4 	bl	8000534 <__aeabi_i2d>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	4630      	mov	r0, r6
 8005d52:	4639      	mov	r1, r7
 8005d54:	f7fa faa0 	bl	8000298 <__aeabi_dsub>
 8005d58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d5a:	3330      	adds	r3, #48	; 0x30
 8005d5c:	f805 3b01 	strb.w	r3, [r5], #1
 8005d60:	9b02      	ldr	r3, [sp, #8]
 8005d62:	429d      	cmp	r5, r3
 8005d64:	4606      	mov	r6, r0
 8005d66:	460f      	mov	r7, r1
 8005d68:	f04f 0200 	mov.w	r2, #0
 8005d6c:	d134      	bne.n	8005dd8 <_dtoa_r+0x660>
 8005d6e:	4b19      	ldr	r3, [pc, #100]	; (8005dd4 <_dtoa_r+0x65c>)
 8005d70:	ec51 0b18 	vmov	r0, r1, d8
 8005d74:	f7fa fa92 	bl	800029c <__adddf3>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4630      	mov	r0, r6
 8005d7e:	4639      	mov	r1, r7
 8005d80:	f7fa fed2 	bl	8000b28 <__aeabi_dcmpgt>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	d175      	bne.n	8005e74 <_dtoa_r+0x6fc>
 8005d88:	ec53 2b18 	vmov	r2, r3, d8
 8005d8c:	4911      	ldr	r1, [pc, #68]	; (8005dd4 <_dtoa_r+0x65c>)
 8005d8e:	2000      	movs	r0, #0
 8005d90:	f7fa fa82 	bl	8000298 <__aeabi_dsub>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4630      	mov	r0, r6
 8005d9a:	4639      	mov	r1, r7
 8005d9c:	f7fa fea6 	bl	8000aec <__aeabi_dcmplt>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	f43f af27 	beq.w	8005bf4 <_dtoa_r+0x47c>
 8005da6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005da8:	1e6b      	subs	r3, r5, #1
 8005daa:	930c      	str	r3, [sp, #48]	; 0x30
 8005dac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005db0:	2b30      	cmp	r3, #48	; 0x30
 8005db2:	d0f8      	beq.n	8005da6 <_dtoa_r+0x62e>
 8005db4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005db8:	e04a      	b.n	8005e50 <_dtoa_r+0x6d8>
 8005dba:	bf00      	nop
 8005dbc:	08008ba8 	.word	0x08008ba8
 8005dc0:	08008b80 	.word	0x08008b80
 8005dc4:	3ff00000 	.word	0x3ff00000
 8005dc8:	40240000 	.word	0x40240000
 8005dcc:	401c0000 	.word	0x401c0000
 8005dd0:	40140000 	.word	0x40140000
 8005dd4:	3fe00000 	.word	0x3fe00000
 8005dd8:	4baf      	ldr	r3, [pc, #700]	; (8006098 <_dtoa_r+0x920>)
 8005dda:	f7fa fc15 	bl	8000608 <__aeabi_dmul>
 8005dde:	4606      	mov	r6, r0
 8005de0:	460f      	mov	r7, r1
 8005de2:	e7ac      	b.n	8005d3e <_dtoa_r+0x5c6>
 8005de4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005de8:	9d00      	ldr	r5, [sp, #0]
 8005dea:	4642      	mov	r2, r8
 8005dec:	464b      	mov	r3, r9
 8005dee:	4630      	mov	r0, r6
 8005df0:	4639      	mov	r1, r7
 8005df2:	f7fa fd33 	bl	800085c <__aeabi_ddiv>
 8005df6:	f7fa feb7 	bl	8000b68 <__aeabi_d2iz>
 8005dfa:	9002      	str	r0, [sp, #8]
 8005dfc:	f7fa fb9a 	bl	8000534 <__aeabi_i2d>
 8005e00:	4642      	mov	r2, r8
 8005e02:	464b      	mov	r3, r9
 8005e04:	f7fa fc00 	bl	8000608 <__aeabi_dmul>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	4639      	mov	r1, r7
 8005e10:	f7fa fa42 	bl	8000298 <__aeabi_dsub>
 8005e14:	9e02      	ldr	r6, [sp, #8]
 8005e16:	9f01      	ldr	r7, [sp, #4]
 8005e18:	3630      	adds	r6, #48	; 0x30
 8005e1a:	f805 6b01 	strb.w	r6, [r5], #1
 8005e1e:	9e00      	ldr	r6, [sp, #0]
 8005e20:	1bae      	subs	r6, r5, r6
 8005e22:	42b7      	cmp	r7, r6
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	d137      	bne.n	8005e9a <_dtoa_r+0x722>
 8005e2a:	f7fa fa37 	bl	800029c <__adddf3>
 8005e2e:	4642      	mov	r2, r8
 8005e30:	464b      	mov	r3, r9
 8005e32:	4606      	mov	r6, r0
 8005e34:	460f      	mov	r7, r1
 8005e36:	f7fa fe77 	bl	8000b28 <__aeabi_dcmpgt>
 8005e3a:	b9c8      	cbnz	r0, 8005e70 <_dtoa_r+0x6f8>
 8005e3c:	4642      	mov	r2, r8
 8005e3e:	464b      	mov	r3, r9
 8005e40:	4630      	mov	r0, r6
 8005e42:	4639      	mov	r1, r7
 8005e44:	f7fa fe48 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e48:	b110      	cbz	r0, 8005e50 <_dtoa_r+0x6d8>
 8005e4a:	9b02      	ldr	r3, [sp, #8]
 8005e4c:	07d9      	lsls	r1, r3, #31
 8005e4e:	d40f      	bmi.n	8005e70 <_dtoa_r+0x6f8>
 8005e50:	4620      	mov	r0, r4
 8005e52:	4659      	mov	r1, fp
 8005e54:	f000 fad6 	bl	8006404 <_Bfree>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	702b      	strb	r3, [r5, #0]
 8005e5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e5e:	f10a 0001 	add.w	r0, sl, #1
 8005e62:	6018      	str	r0, [r3, #0]
 8005e64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f43f acd8 	beq.w	800581c <_dtoa_r+0xa4>
 8005e6c:	601d      	str	r5, [r3, #0]
 8005e6e:	e4d5      	b.n	800581c <_dtoa_r+0xa4>
 8005e70:	f8cd a01c 	str.w	sl, [sp, #28]
 8005e74:	462b      	mov	r3, r5
 8005e76:	461d      	mov	r5, r3
 8005e78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e7c:	2a39      	cmp	r2, #57	; 0x39
 8005e7e:	d108      	bne.n	8005e92 <_dtoa_r+0x71a>
 8005e80:	9a00      	ldr	r2, [sp, #0]
 8005e82:	429a      	cmp	r2, r3
 8005e84:	d1f7      	bne.n	8005e76 <_dtoa_r+0x6fe>
 8005e86:	9a07      	ldr	r2, [sp, #28]
 8005e88:	9900      	ldr	r1, [sp, #0]
 8005e8a:	3201      	adds	r2, #1
 8005e8c:	9207      	str	r2, [sp, #28]
 8005e8e:	2230      	movs	r2, #48	; 0x30
 8005e90:	700a      	strb	r2, [r1, #0]
 8005e92:	781a      	ldrb	r2, [r3, #0]
 8005e94:	3201      	adds	r2, #1
 8005e96:	701a      	strb	r2, [r3, #0]
 8005e98:	e78c      	b.n	8005db4 <_dtoa_r+0x63c>
 8005e9a:	4b7f      	ldr	r3, [pc, #508]	; (8006098 <_dtoa_r+0x920>)
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f7fa fbb3 	bl	8000608 <__aeabi_dmul>
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	460f      	mov	r7, r1
 8005eaa:	f7fa fe15 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	d09b      	beq.n	8005dea <_dtoa_r+0x672>
 8005eb2:	e7cd      	b.n	8005e50 <_dtoa_r+0x6d8>
 8005eb4:	9a08      	ldr	r2, [sp, #32]
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	f000 80c4 	beq.w	8006044 <_dtoa_r+0x8cc>
 8005ebc:	9a05      	ldr	r2, [sp, #20]
 8005ebe:	2a01      	cmp	r2, #1
 8005ec0:	f300 80a8 	bgt.w	8006014 <_dtoa_r+0x89c>
 8005ec4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005ec6:	2a00      	cmp	r2, #0
 8005ec8:	f000 80a0 	beq.w	800600c <_dtoa_r+0x894>
 8005ecc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ed0:	9e06      	ldr	r6, [sp, #24]
 8005ed2:	4645      	mov	r5, r8
 8005ed4:	9a04      	ldr	r2, [sp, #16]
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	441a      	add	r2, r3
 8005eda:	4620      	mov	r0, r4
 8005edc:	4498      	add	r8, r3
 8005ede:	9204      	str	r2, [sp, #16]
 8005ee0:	f000 fb4c 	bl	800657c <__i2b>
 8005ee4:	4607      	mov	r7, r0
 8005ee6:	2d00      	cmp	r5, #0
 8005ee8:	dd0b      	ble.n	8005f02 <_dtoa_r+0x78a>
 8005eea:	9b04      	ldr	r3, [sp, #16]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	dd08      	ble.n	8005f02 <_dtoa_r+0x78a>
 8005ef0:	42ab      	cmp	r3, r5
 8005ef2:	9a04      	ldr	r2, [sp, #16]
 8005ef4:	bfa8      	it	ge
 8005ef6:	462b      	movge	r3, r5
 8005ef8:	eba8 0803 	sub.w	r8, r8, r3
 8005efc:	1aed      	subs	r5, r5, r3
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	9304      	str	r3, [sp, #16]
 8005f02:	9b06      	ldr	r3, [sp, #24]
 8005f04:	b1fb      	cbz	r3, 8005f46 <_dtoa_r+0x7ce>
 8005f06:	9b08      	ldr	r3, [sp, #32]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f000 809f 	beq.w	800604c <_dtoa_r+0x8d4>
 8005f0e:	2e00      	cmp	r6, #0
 8005f10:	dd11      	ble.n	8005f36 <_dtoa_r+0x7be>
 8005f12:	4639      	mov	r1, r7
 8005f14:	4632      	mov	r2, r6
 8005f16:	4620      	mov	r0, r4
 8005f18:	f000 fbec 	bl	80066f4 <__pow5mult>
 8005f1c:	465a      	mov	r2, fp
 8005f1e:	4601      	mov	r1, r0
 8005f20:	4607      	mov	r7, r0
 8005f22:	4620      	mov	r0, r4
 8005f24:	f000 fb40 	bl	80065a8 <__multiply>
 8005f28:	4659      	mov	r1, fp
 8005f2a:	9007      	str	r0, [sp, #28]
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	f000 fa69 	bl	8006404 <_Bfree>
 8005f32:	9b07      	ldr	r3, [sp, #28]
 8005f34:	469b      	mov	fp, r3
 8005f36:	9b06      	ldr	r3, [sp, #24]
 8005f38:	1b9a      	subs	r2, r3, r6
 8005f3a:	d004      	beq.n	8005f46 <_dtoa_r+0x7ce>
 8005f3c:	4659      	mov	r1, fp
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f000 fbd8 	bl	80066f4 <__pow5mult>
 8005f44:	4683      	mov	fp, r0
 8005f46:	2101      	movs	r1, #1
 8005f48:	4620      	mov	r0, r4
 8005f4a:	f000 fb17 	bl	800657c <__i2b>
 8005f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	4606      	mov	r6, r0
 8005f54:	dd7c      	ble.n	8006050 <_dtoa_r+0x8d8>
 8005f56:	461a      	mov	r2, r3
 8005f58:	4601      	mov	r1, r0
 8005f5a:	4620      	mov	r0, r4
 8005f5c:	f000 fbca 	bl	80066f4 <__pow5mult>
 8005f60:	9b05      	ldr	r3, [sp, #20]
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	4606      	mov	r6, r0
 8005f66:	dd76      	ble.n	8006056 <_dtoa_r+0x8de>
 8005f68:	2300      	movs	r3, #0
 8005f6a:	9306      	str	r3, [sp, #24]
 8005f6c:	6933      	ldr	r3, [r6, #16]
 8005f6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005f72:	6918      	ldr	r0, [r3, #16]
 8005f74:	f000 fab2 	bl	80064dc <__hi0bits>
 8005f78:	f1c0 0020 	rsb	r0, r0, #32
 8005f7c:	9b04      	ldr	r3, [sp, #16]
 8005f7e:	4418      	add	r0, r3
 8005f80:	f010 001f 	ands.w	r0, r0, #31
 8005f84:	f000 8086 	beq.w	8006094 <_dtoa_r+0x91c>
 8005f88:	f1c0 0320 	rsb	r3, r0, #32
 8005f8c:	2b04      	cmp	r3, #4
 8005f8e:	dd7f      	ble.n	8006090 <_dtoa_r+0x918>
 8005f90:	f1c0 001c 	rsb	r0, r0, #28
 8005f94:	9b04      	ldr	r3, [sp, #16]
 8005f96:	4403      	add	r3, r0
 8005f98:	4480      	add	r8, r0
 8005f9a:	4405      	add	r5, r0
 8005f9c:	9304      	str	r3, [sp, #16]
 8005f9e:	f1b8 0f00 	cmp.w	r8, #0
 8005fa2:	dd05      	ble.n	8005fb0 <_dtoa_r+0x838>
 8005fa4:	4659      	mov	r1, fp
 8005fa6:	4642      	mov	r2, r8
 8005fa8:	4620      	mov	r0, r4
 8005faa:	f000 fbfd 	bl	80067a8 <__lshift>
 8005fae:	4683      	mov	fp, r0
 8005fb0:	9b04      	ldr	r3, [sp, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	dd05      	ble.n	8005fc2 <_dtoa_r+0x84a>
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	461a      	mov	r2, r3
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f000 fbf4 	bl	80067a8 <__lshift>
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d069      	beq.n	800609c <_dtoa_r+0x924>
 8005fc8:	4631      	mov	r1, r6
 8005fca:	4658      	mov	r0, fp
 8005fcc:	f000 fc58 	bl	8006880 <__mcmp>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	da63      	bge.n	800609c <_dtoa_r+0x924>
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	4659      	mov	r1, fp
 8005fd8:	220a      	movs	r2, #10
 8005fda:	4620      	mov	r0, r4
 8005fdc:	f000 fa34 	bl	8006448 <__multadd>
 8005fe0:	9b08      	ldr	r3, [sp, #32]
 8005fe2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005fe6:	4683      	mov	fp, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f000 818f 	beq.w	800630c <_dtoa_r+0xb94>
 8005fee:	4639      	mov	r1, r7
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	220a      	movs	r2, #10
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	f000 fa27 	bl	8006448 <__multadd>
 8005ffa:	f1b9 0f00 	cmp.w	r9, #0
 8005ffe:	4607      	mov	r7, r0
 8006000:	f300 808e 	bgt.w	8006120 <_dtoa_r+0x9a8>
 8006004:	9b05      	ldr	r3, [sp, #20]
 8006006:	2b02      	cmp	r3, #2
 8006008:	dc50      	bgt.n	80060ac <_dtoa_r+0x934>
 800600a:	e089      	b.n	8006120 <_dtoa_r+0x9a8>
 800600c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800600e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006012:	e75d      	b.n	8005ed0 <_dtoa_r+0x758>
 8006014:	9b01      	ldr	r3, [sp, #4]
 8006016:	1e5e      	subs	r6, r3, #1
 8006018:	9b06      	ldr	r3, [sp, #24]
 800601a:	42b3      	cmp	r3, r6
 800601c:	bfbf      	itttt	lt
 800601e:	9b06      	ldrlt	r3, [sp, #24]
 8006020:	9606      	strlt	r6, [sp, #24]
 8006022:	1af2      	sublt	r2, r6, r3
 8006024:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006026:	bfb6      	itet	lt
 8006028:	189b      	addlt	r3, r3, r2
 800602a:	1b9e      	subge	r6, r3, r6
 800602c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800602e:	9b01      	ldr	r3, [sp, #4]
 8006030:	bfb8      	it	lt
 8006032:	2600      	movlt	r6, #0
 8006034:	2b00      	cmp	r3, #0
 8006036:	bfb5      	itete	lt
 8006038:	eba8 0503 	sublt.w	r5, r8, r3
 800603c:	9b01      	ldrge	r3, [sp, #4]
 800603e:	2300      	movlt	r3, #0
 8006040:	4645      	movge	r5, r8
 8006042:	e747      	b.n	8005ed4 <_dtoa_r+0x75c>
 8006044:	9e06      	ldr	r6, [sp, #24]
 8006046:	9f08      	ldr	r7, [sp, #32]
 8006048:	4645      	mov	r5, r8
 800604a:	e74c      	b.n	8005ee6 <_dtoa_r+0x76e>
 800604c:	9a06      	ldr	r2, [sp, #24]
 800604e:	e775      	b.n	8005f3c <_dtoa_r+0x7c4>
 8006050:	9b05      	ldr	r3, [sp, #20]
 8006052:	2b01      	cmp	r3, #1
 8006054:	dc18      	bgt.n	8006088 <_dtoa_r+0x910>
 8006056:	9b02      	ldr	r3, [sp, #8]
 8006058:	b9b3      	cbnz	r3, 8006088 <_dtoa_r+0x910>
 800605a:	9b03      	ldr	r3, [sp, #12]
 800605c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006060:	b9a3      	cbnz	r3, 800608c <_dtoa_r+0x914>
 8006062:	9b03      	ldr	r3, [sp, #12]
 8006064:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006068:	0d1b      	lsrs	r3, r3, #20
 800606a:	051b      	lsls	r3, r3, #20
 800606c:	b12b      	cbz	r3, 800607a <_dtoa_r+0x902>
 800606e:	9b04      	ldr	r3, [sp, #16]
 8006070:	3301      	adds	r3, #1
 8006072:	9304      	str	r3, [sp, #16]
 8006074:	f108 0801 	add.w	r8, r8, #1
 8006078:	2301      	movs	r3, #1
 800607a:	9306      	str	r3, [sp, #24]
 800607c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800607e:	2b00      	cmp	r3, #0
 8006080:	f47f af74 	bne.w	8005f6c <_dtoa_r+0x7f4>
 8006084:	2001      	movs	r0, #1
 8006086:	e779      	b.n	8005f7c <_dtoa_r+0x804>
 8006088:	2300      	movs	r3, #0
 800608a:	e7f6      	b.n	800607a <_dtoa_r+0x902>
 800608c:	9b02      	ldr	r3, [sp, #8]
 800608e:	e7f4      	b.n	800607a <_dtoa_r+0x902>
 8006090:	d085      	beq.n	8005f9e <_dtoa_r+0x826>
 8006092:	4618      	mov	r0, r3
 8006094:	301c      	adds	r0, #28
 8006096:	e77d      	b.n	8005f94 <_dtoa_r+0x81c>
 8006098:	40240000 	.word	0x40240000
 800609c:	9b01      	ldr	r3, [sp, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	dc38      	bgt.n	8006114 <_dtoa_r+0x99c>
 80060a2:	9b05      	ldr	r3, [sp, #20]
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	dd35      	ble.n	8006114 <_dtoa_r+0x99c>
 80060a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80060ac:	f1b9 0f00 	cmp.w	r9, #0
 80060b0:	d10d      	bne.n	80060ce <_dtoa_r+0x956>
 80060b2:	4631      	mov	r1, r6
 80060b4:	464b      	mov	r3, r9
 80060b6:	2205      	movs	r2, #5
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 f9c5 	bl	8006448 <__multadd>
 80060be:	4601      	mov	r1, r0
 80060c0:	4606      	mov	r6, r0
 80060c2:	4658      	mov	r0, fp
 80060c4:	f000 fbdc 	bl	8006880 <__mcmp>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	f73f adbd 	bgt.w	8005c48 <_dtoa_r+0x4d0>
 80060ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060d0:	9d00      	ldr	r5, [sp, #0]
 80060d2:	ea6f 0a03 	mvn.w	sl, r3
 80060d6:	f04f 0800 	mov.w	r8, #0
 80060da:	4631      	mov	r1, r6
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 f991 	bl	8006404 <_Bfree>
 80060e2:	2f00      	cmp	r7, #0
 80060e4:	f43f aeb4 	beq.w	8005e50 <_dtoa_r+0x6d8>
 80060e8:	f1b8 0f00 	cmp.w	r8, #0
 80060ec:	d005      	beq.n	80060fa <_dtoa_r+0x982>
 80060ee:	45b8      	cmp	r8, r7
 80060f0:	d003      	beq.n	80060fa <_dtoa_r+0x982>
 80060f2:	4641      	mov	r1, r8
 80060f4:	4620      	mov	r0, r4
 80060f6:	f000 f985 	bl	8006404 <_Bfree>
 80060fa:	4639      	mov	r1, r7
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 f981 	bl	8006404 <_Bfree>
 8006102:	e6a5      	b.n	8005e50 <_dtoa_r+0x6d8>
 8006104:	2600      	movs	r6, #0
 8006106:	4637      	mov	r7, r6
 8006108:	e7e1      	b.n	80060ce <_dtoa_r+0x956>
 800610a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800610c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006110:	4637      	mov	r7, r6
 8006112:	e599      	b.n	8005c48 <_dtoa_r+0x4d0>
 8006114:	9b08      	ldr	r3, [sp, #32]
 8006116:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	f000 80fd 	beq.w	800631a <_dtoa_r+0xba2>
 8006120:	2d00      	cmp	r5, #0
 8006122:	dd05      	ble.n	8006130 <_dtoa_r+0x9b8>
 8006124:	4639      	mov	r1, r7
 8006126:	462a      	mov	r2, r5
 8006128:	4620      	mov	r0, r4
 800612a:	f000 fb3d 	bl	80067a8 <__lshift>
 800612e:	4607      	mov	r7, r0
 8006130:	9b06      	ldr	r3, [sp, #24]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d05c      	beq.n	80061f0 <_dtoa_r+0xa78>
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	4620      	mov	r0, r4
 800613a:	f000 f923 	bl	8006384 <_Balloc>
 800613e:	4605      	mov	r5, r0
 8006140:	b928      	cbnz	r0, 800614e <_dtoa_r+0x9d6>
 8006142:	4b80      	ldr	r3, [pc, #512]	; (8006344 <_dtoa_r+0xbcc>)
 8006144:	4602      	mov	r2, r0
 8006146:	f240 21ea 	movw	r1, #746	; 0x2ea
 800614a:	f7ff bb2e 	b.w	80057aa <_dtoa_r+0x32>
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	3202      	adds	r2, #2
 8006152:	0092      	lsls	r2, r2, #2
 8006154:	f107 010c 	add.w	r1, r7, #12
 8006158:	300c      	adds	r0, #12
 800615a:	f000 f905 	bl	8006368 <memcpy>
 800615e:	2201      	movs	r2, #1
 8006160:	4629      	mov	r1, r5
 8006162:	4620      	mov	r0, r4
 8006164:	f000 fb20 	bl	80067a8 <__lshift>
 8006168:	9b00      	ldr	r3, [sp, #0]
 800616a:	3301      	adds	r3, #1
 800616c:	9301      	str	r3, [sp, #4]
 800616e:	9b00      	ldr	r3, [sp, #0]
 8006170:	444b      	add	r3, r9
 8006172:	9307      	str	r3, [sp, #28]
 8006174:	9b02      	ldr	r3, [sp, #8]
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	46b8      	mov	r8, r7
 800617c:	9306      	str	r3, [sp, #24]
 800617e:	4607      	mov	r7, r0
 8006180:	9b01      	ldr	r3, [sp, #4]
 8006182:	4631      	mov	r1, r6
 8006184:	3b01      	subs	r3, #1
 8006186:	4658      	mov	r0, fp
 8006188:	9302      	str	r3, [sp, #8]
 800618a:	f7ff fa69 	bl	8005660 <quorem>
 800618e:	4603      	mov	r3, r0
 8006190:	3330      	adds	r3, #48	; 0x30
 8006192:	9004      	str	r0, [sp, #16]
 8006194:	4641      	mov	r1, r8
 8006196:	4658      	mov	r0, fp
 8006198:	9308      	str	r3, [sp, #32]
 800619a:	f000 fb71 	bl	8006880 <__mcmp>
 800619e:	463a      	mov	r2, r7
 80061a0:	4681      	mov	r9, r0
 80061a2:	4631      	mov	r1, r6
 80061a4:	4620      	mov	r0, r4
 80061a6:	f000 fb87 	bl	80068b8 <__mdiff>
 80061aa:	68c2      	ldr	r2, [r0, #12]
 80061ac:	9b08      	ldr	r3, [sp, #32]
 80061ae:	4605      	mov	r5, r0
 80061b0:	bb02      	cbnz	r2, 80061f4 <_dtoa_r+0xa7c>
 80061b2:	4601      	mov	r1, r0
 80061b4:	4658      	mov	r0, fp
 80061b6:	f000 fb63 	bl	8006880 <__mcmp>
 80061ba:	9b08      	ldr	r3, [sp, #32]
 80061bc:	4602      	mov	r2, r0
 80061be:	4629      	mov	r1, r5
 80061c0:	4620      	mov	r0, r4
 80061c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80061c6:	f000 f91d 	bl	8006404 <_Bfree>
 80061ca:	9b05      	ldr	r3, [sp, #20]
 80061cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80061ce:	9d01      	ldr	r5, [sp, #4]
 80061d0:	ea43 0102 	orr.w	r1, r3, r2
 80061d4:	9b06      	ldr	r3, [sp, #24]
 80061d6:	430b      	orrs	r3, r1
 80061d8:	9b08      	ldr	r3, [sp, #32]
 80061da:	d10d      	bne.n	80061f8 <_dtoa_r+0xa80>
 80061dc:	2b39      	cmp	r3, #57	; 0x39
 80061de:	d029      	beq.n	8006234 <_dtoa_r+0xabc>
 80061e0:	f1b9 0f00 	cmp.w	r9, #0
 80061e4:	dd01      	ble.n	80061ea <_dtoa_r+0xa72>
 80061e6:	9b04      	ldr	r3, [sp, #16]
 80061e8:	3331      	adds	r3, #49	; 0x31
 80061ea:	9a02      	ldr	r2, [sp, #8]
 80061ec:	7013      	strb	r3, [r2, #0]
 80061ee:	e774      	b.n	80060da <_dtoa_r+0x962>
 80061f0:	4638      	mov	r0, r7
 80061f2:	e7b9      	b.n	8006168 <_dtoa_r+0x9f0>
 80061f4:	2201      	movs	r2, #1
 80061f6:	e7e2      	b.n	80061be <_dtoa_r+0xa46>
 80061f8:	f1b9 0f00 	cmp.w	r9, #0
 80061fc:	db06      	blt.n	800620c <_dtoa_r+0xa94>
 80061fe:	9905      	ldr	r1, [sp, #20]
 8006200:	ea41 0909 	orr.w	r9, r1, r9
 8006204:	9906      	ldr	r1, [sp, #24]
 8006206:	ea59 0101 	orrs.w	r1, r9, r1
 800620a:	d120      	bne.n	800624e <_dtoa_r+0xad6>
 800620c:	2a00      	cmp	r2, #0
 800620e:	ddec      	ble.n	80061ea <_dtoa_r+0xa72>
 8006210:	4659      	mov	r1, fp
 8006212:	2201      	movs	r2, #1
 8006214:	4620      	mov	r0, r4
 8006216:	9301      	str	r3, [sp, #4]
 8006218:	f000 fac6 	bl	80067a8 <__lshift>
 800621c:	4631      	mov	r1, r6
 800621e:	4683      	mov	fp, r0
 8006220:	f000 fb2e 	bl	8006880 <__mcmp>
 8006224:	2800      	cmp	r0, #0
 8006226:	9b01      	ldr	r3, [sp, #4]
 8006228:	dc02      	bgt.n	8006230 <_dtoa_r+0xab8>
 800622a:	d1de      	bne.n	80061ea <_dtoa_r+0xa72>
 800622c:	07da      	lsls	r2, r3, #31
 800622e:	d5dc      	bpl.n	80061ea <_dtoa_r+0xa72>
 8006230:	2b39      	cmp	r3, #57	; 0x39
 8006232:	d1d8      	bne.n	80061e6 <_dtoa_r+0xa6e>
 8006234:	9a02      	ldr	r2, [sp, #8]
 8006236:	2339      	movs	r3, #57	; 0x39
 8006238:	7013      	strb	r3, [r2, #0]
 800623a:	462b      	mov	r3, r5
 800623c:	461d      	mov	r5, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006244:	2a39      	cmp	r2, #57	; 0x39
 8006246:	d050      	beq.n	80062ea <_dtoa_r+0xb72>
 8006248:	3201      	adds	r2, #1
 800624a:	701a      	strb	r2, [r3, #0]
 800624c:	e745      	b.n	80060da <_dtoa_r+0x962>
 800624e:	2a00      	cmp	r2, #0
 8006250:	dd03      	ble.n	800625a <_dtoa_r+0xae2>
 8006252:	2b39      	cmp	r3, #57	; 0x39
 8006254:	d0ee      	beq.n	8006234 <_dtoa_r+0xabc>
 8006256:	3301      	adds	r3, #1
 8006258:	e7c7      	b.n	80061ea <_dtoa_r+0xa72>
 800625a:	9a01      	ldr	r2, [sp, #4]
 800625c:	9907      	ldr	r1, [sp, #28]
 800625e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006262:	428a      	cmp	r2, r1
 8006264:	d02a      	beq.n	80062bc <_dtoa_r+0xb44>
 8006266:	4659      	mov	r1, fp
 8006268:	2300      	movs	r3, #0
 800626a:	220a      	movs	r2, #10
 800626c:	4620      	mov	r0, r4
 800626e:	f000 f8eb 	bl	8006448 <__multadd>
 8006272:	45b8      	cmp	r8, r7
 8006274:	4683      	mov	fp, r0
 8006276:	f04f 0300 	mov.w	r3, #0
 800627a:	f04f 020a 	mov.w	r2, #10
 800627e:	4641      	mov	r1, r8
 8006280:	4620      	mov	r0, r4
 8006282:	d107      	bne.n	8006294 <_dtoa_r+0xb1c>
 8006284:	f000 f8e0 	bl	8006448 <__multadd>
 8006288:	4680      	mov	r8, r0
 800628a:	4607      	mov	r7, r0
 800628c:	9b01      	ldr	r3, [sp, #4]
 800628e:	3301      	adds	r3, #1
 8006290:	9301      	str	r3, [sp, #4]
 8006292:	e775      	b.n	8006180 <_dtoa_r+0xa08>
 8006294:	f000 f8d8 	bl	8006448 <__multadd>
 8006298:	4639      	mov	r1, r7
 800629a:	4680      	mov	r8, r0
 800629c:	2300      	movs	r3, #0
 800629e:	220a      	movs	r2, #10
 80062a0:	4620      	mov	r0, r4
 80062a2:	f000 f8d1 	bl	8006448 <__multadd>
 80062a6:	4607      	mov	r7, r0
 80062a8:	e7f0      	b.n	800628c <_dtoa_r+0xb14>
 80062aa:	f1b9 0f00 	cmp.w	r9, #0
 80062ae:	9a00      	ldr	r2, [sp, #0]
 80062b0:	bfcc      	ite	gt
 80062b2:	464d      	movgt	r5, r9
 80062b4:	2501      	movle	r5, #1
 80062b6:	4415      	add	r5, r2
 80062b8:	f04f 0800 	mov.w	r8, #0
 80062bc:	4659      	mov	r1, fp
 80062be:	2201      	movs	r2, #1
 80062c0:	4620      	mov	r0, r4
 80062c2:	9301      	str	r3, [sp, #4]
 80062c4:	f000 fa70 	bl	80067a8 <__lshift>
 80062c8:	4631      	mov	r1, r6
 80062ca:	4683      	mov	fp, r0
 80062cc:	f000 fad8 	bl	8006880 <__mcmp>
 80062d0:	2800      	cmp	r0, #0
 80062d2:	dcb2      	bgt.n	800623a <_dtoa_r+0xac2>
 80062d4:	d102      	bne.n	80062dc <_dtoa_r+0xb64>
 80062d6:	9b01      	ldr	r3, [sp, #4]
 80062d8:	07db      	lsls	r3, r3, #31
 80062da:	d4ae      	bmi.n	800623a <_dtoa_r+0xac2>
 80062dc:	462b      	mov	r3, r5
 80062de:	461d      	mov	r5, r3
 80062e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062e4:	2a30      	cmp	r2, #48	; 0x30
 80062e6:	d0fa      	beq.n	80062de <_dtoa_r+0xb66>
 80062e8:	e6f7      	b.n	80060da <_dtoa_r+0x962>
 80062ea:	9a00      	ldr	r2, [sp, #0]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d1a5      	bne.n	800623c <_dtoa_r+0xac4>
 80062f0:	f10a 0a01 	add.w	sl, sl, #1
 80062f4:	2331      	movs	r3, #49	; 0x31
 80062f6:	e779      	b.n	80061ec <_dtoa_r+0xa74>
 80062f8:	4b13      	ldr	r3, [pc, #76]	; (8006348 <_dtoa_r+0xbd0>)
 80062fa:	f7ff baaf 	b.w	800585c <_dtoa_r+0xe4>
 80062fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006300:	2b00      	cmp	r3, #0
 8006302:	f47f aa86 	bne.w	8005812 <_dtoa_r+0x9a>
 8006306:	4b11      	ldr	r3, [pc, #68]	; (800634c <_dtoa_r+0xbd4>)
 8006308:	f7ff baa8 	b.w	800585c <_dtoa_r+0xe4>
 800630c:	f1b9 0f00 	cmp.w	r9, #0
 8006310:	dc03      	bgt.n	800631a <_dtoa_r+0xba2>
 8006312:	9b05      	ldr	r3, [sp, #20]
 8006314:	2b02      	cmp	r3, #2
 8006316:	f73f aec9 	bgt.w	80060ac <_dtoa_r+0x934>
 800631a:	9d00      	ldr	r5, [sp, #0]
 800631c:	4631      	mov	r1, r6
 800631e:	4658      	mov	r0, fp
 8006320:	f7ff f99e 	bl	8005660 <quorem>
 8006324:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006328:	f805 3b01 	strb.w	r3, [r5], #1
 800632c:	9a00      	ldr	r2, [sp, #0]
 800632e:	1aaa      	subs	r2, r5, r2
 8006330:	4591      	cmp	r9, r2
 8006332:	ddba      	ble.n	80062aa <_dtoa_r+0xb32>
 8006334:	4659      	mov	r1, fp
 8006336:	2300      	movs	r3, #0
 8006338:	220a      	movs	r2, #10
 800633a:	4620      	mov	r0, r4
 800633c:	f000 f884 	bl	8006448 <__multadd>
 8006340:	4683      	mov	fp, r0
 8006342:	e7eb      	b.n	800631c <_dtoa_r+0xba4>
 8006344:	08008b0b 	.word	0x08008b0b
 8006348:	08008a64 	.word	0x08008a64
 800634c:	08008a88 	.word	0x08008a88

08006350 <_localeconv_r>:
 8006350:	4800      	ldr	r0, [pc, #0]	; (8006354 <_localeconv_r+0x4>)
 8006352:	4770      	bx	lr
 8006354:	20000170 	.word	0x20000170

08006358 <malloc>:
 8006358:	4b02      	ldr	r3, [pc, #8]	; (8006364 <malloc+0xc>)
 800635a:	4601      	mov	r1, r0
 800635c:	6818      	ldr	r0, [r3, #0]
 800635e:	f000 bbef 	b.w	8006b40 <_malloc_r>
 8006362:	bf00      	nop
 8006364:	2000001c 	.word	0x2000001c

08006368 <memcpy>:
 8006368:	440a      	add	r2, r1
 800636a:	4291      	cmp	r1, r2
 800636c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006370:	d100      	bne.n	8006374 <memcpy+0xc>
 8006372:	4770      	bx	lr
 8006374:	b510      	push	{r4, lr}
 8006376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800637a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800637e:	4291      	cmp	r1, r2
 8006380:	d1f9      	bne.n	8006376 <memcpy+0xe>
 8006382:	bd10      	pop	{r4, pc}

08006384 <_Balloc>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006388:	4604      	mov	r4, r0
 800638a:	460d      	mov	r5, r1
 800638c:	b976      	cbnz	r6, 80063ac <_Balloc+0x28>
 800638e:	2010      	movs	r0, #16
 8006390:	f7ff ffe2 	bl	8006358 <malloc>
 8006394:	4602      	mov	r2, r0
 8006396:	6260      	str	r0, [r4, #36]	; 0x24
 8006398:	b920      	cbnz	r0, 80063a4 <_Balloc+0x20>
 800639a:	4b18      	ldr	r3, [pc, #96]	; (80063fc <_Balloc+0x78>)
 800639c:	4818      	ldr	r0, [pc, #96]	; (8006400 <_Balloc+0x7c>)
 800639e:	2166      	movs	r1, #102	; 0x66
 80063a0:	f000 fd94 	bl	8006ecc <__assert_func>
 80063a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063a8:	6006      	str	r6, [r0, #0]
 80063aa:	60c6      	str	r6, [r0, #12]
 80063ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80063ae:	68f3      	ldr	r3, [r6, #12]
 80063b0:	b183      	cbz	r3, 80063d4 <_Balloc+0x50>
 80063b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80063ba:	b9b8      	cbnz	r0, 80063ec <_Balloc+0x68>
 80063bc:	2101      	movs	r1, #1
 80063be:	fa01 f605 	lsl.w	r6, r1, r5
 80063c2:	1d72      	adds	r2, r6, #5
 80063c4:	0092      	lsls	r2, r2, #2
 80063c6:	4620      	mov	r0, r4
 80063c8:	f000 fb5a 	bl	8006a80 <_calloc_r>
 80063cc:	b160      	cbz	r0, 80063e8 <_Balloc+0x64>
 80063ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80063d2:	e00e      	b.n	80063f2 <_Balloc+0x6e>
 80063d4:	2221      	movs	r2, #33	; 0x21
 80063d6:	2104      	movs	r1, #4
 80063d8:	4620      	mov	r0, r4
 80063da:	f000 fb51 	bl	8006a80 <_calloc_r>
 80063de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063e0:	60f0      	str	r0, [r6, #12]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d1e4      	bne.n	80063b2 <_Balloc+0x2e>
 80063e8:	2000      	movs	r0, #0
 80063ea:	bd70      	pop	{r4, r5, r6, pc}
 80063ec:	6802      	ldr	r2, [r0, #0]
 80063ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063f2:	2300      	movs	r3, #0
 80063f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063f8:	e7f7      	b.n	80063ea <_Balloc+0x66>
 80063fa:	bf00      	nop
 80063fc:	08008a95 	.word	0x08008a95
 8006400:	08008b1c 	.word	0x08008b1c

08006404 <_Bfree>:
 8006404:	b570      	push	{r4, r5, r6, lr}
 8006406:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006408:	4605      	mov	r5, r0
 800640a:	460c      	mov	r4, r1
 800640c:	b976      	cbnz	r6, 800642c <_Bfree+0x28>
 800640e:	2010      	movs	r0, #16
 8006410:	f7ff ffa2 	bl	8006358 <malloc>
 8006414:	4602      	mov	r2, r0
 8006416:	6268      	str	r0, [r5, #36]	; 0x24
 8006418:	b920      	cbnz	r0, 8006424 <_Bfree+0x20>
 800641a:	4b09      	ldr	r3, [pc, #36]	; (8006440 <_Bfree+0x3c>)
 800641c:	4809      	ldr	r0, [pc, #36]	; (8006444 <_Bfree+0x40>)
 800641e:	218a      	movs	r1, #138	; 0x8a
 8006420:	f000 fd54 	bl	8006ecc <__assert_func>
 8006424:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006428:	6006      	str	r6, [r0, #0]
 800642a:	60c6      	str	r6, [r0, #12]
 800642c:	b13c      	cbz	r4, 800643e <_Bfree+0x3a>
 800642e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006430:	6862      	ldr	r2, [r4, #4]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006438:	6021      	str	r1, [r4, #0]
 800643a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800643e:	bd70      	pop	{r4, r5, r6, pc}
 8006440:	08008a95 	.word	0x08008a95
 8006444:	08008b1c 	.word	0x08008b1c

08006448 <__multadd>:
 8006448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800644c:	690e      	ldr	r6, [r1, #16]
 800644e:	4607      	mov	r7, r0
 8006450:	4698      	mov	r8, r3
 8006452:	460c      	mov	r4, r1
 8006454:	f101 0014 	add.w	r0, r1, #20
 8006458:	2300      	movs	r3, #0
 800645a:	6805      	ldr	r5, [r0, #0]
 800645c:	b2a9      	uxth	r1, r5
 800645e:	fb02 8101 	mla	r1, r2, r1, r8
 8006462:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006466:	0c2d      	lsrs	r5, r5, #16
 8006468:	fb02 c505 	mla	r5, r2, r5, ip
 800646c:	b289      	uxth	r1, r1
 800646e:	3301      	adds	r3, #1
 8006470:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006474:	429e      	cmp	r6, r3
 8006476:	f840 1b04 	str.w	r1, [r0], #4
 800647a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800647e:	dcec      	bgt.n	800645a <__multadd+0x12>
 8006480:	f1b8 0f00 	cmp.w	r8, #0
 8006484:	d022      	beq.n	80064cc <__multadd+0x84>
 8006486:	68a3      	ldr	r3, [r4, #8]
 8006488:	42b3      	cmp	r3, r6
 800648a:	dc19      	bgt.n	80064c0 <__multadd+0x78>
 800648c:	6861      	ldr	r1, [r4, #4]
 800648e:	4638      	mov	r0, r7
 8006490:	3101      	adds	r1, #1
 8006492:	f7ff ff77 	bl	8006384 <_Balloc>
 8006496:	4605      	mov	r5, r0
 8006498:	b928      	cbnz	r0, 80064a6 <__multadd+0x5e>
 800649a:	4602      	mov	r2, r0
 800649c:	4b0d      	ldr	r3, [pc, #52]	; (80064d4 <__multadd+0x8c>)
 800649e:	480e      	ldr	r0, [pc, #56]	; (80064d8 <__multadd+0x90>)
 80064a0:	21b5      	movs	r1, #181	; 0xb5
 80064a2:	f000 fd13 	bl	8006ecc <__assert_func>
 80064a6:	6922      	ldr	r2, [r4, #16]
 80064a8:	3202      	adds	r2, #2
 80064aa:	f104 010c 	add.w	r1, r4, #12
 80064ae:	0092      	lsls	r2, r2, #2
 80064b0:	300c      	adds	r0, #12
 80064b2:	f7ff ff59 	bl	8006368 <memcpy>
 80064b6:	4621      	mov	r1, r4
 80064b8:	4638      	mov	r0, r7
 80064ba:	f7ff ffa3 	bl	8006404 <_Bfree>
 80064be:	462c      	mov	r4, r5
 80064c0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80064c4:	3601      	adds	r6, #1
 80064c6:	f8c3 8014 	str.w	r8, [r3, #20]
 80064ca:	6126      	str	r6, [r4, #16]
 80064cc:	4620      	mov	r0, r4
 80064ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064d2:	bf00      	nop
 80064d4:	08008b0b 	.word	0x08008b0b
 80064d8:	08008b1c 	.word	0x08008b1c

080064dc <__hi0bits>:
 80064dc:	0c03      	lsrs	r3, r0, #16
 80064de:	041b      	lsls	r3, r3, #16
 80064e0:	b9d3      	cbnz	r3, 8006518 <__hi0bits+0x3c>
 80064e2:	0400      	lsls	r0, r0, #16
 80064e4:	2310      	movs	r3, #16
 80064e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80064ea:	bf04      	itt	eq
 80064ec:	0200      	lsleq	r0, r0, #8
 80064ee:	3308      	addeq	r3, #8
 80064f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80064f4:	bf04      	itt	eq
 80064f6:	0100      	lsleq	r0, r0, #4
 80064f8:	3304      	addeq	r3, #4
 80064fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80064fe:	bf04      	itt	eq
 8006500:	0080      	lsleq	r0, r0, #2
 8006502:	3302      	addeq	r3, #2
 8006504:	2800      	cmp	r0, #0
 8006506:	db05      	blt.n	8006514 <__hi0bits+0x38>
 8006508:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800650c:	f103 0301 	add.w	r3, r3, #1
 8006510:	bf08      	it	eq
 8006512:	2320      	moveq	r3, #32
 8006514:	4618      	mov	r0, r3
 8006516:	4770      	bx	lr
 8006518:	2300      	movs	r3, #0
 800651a:	e7e4      	b.n	80064e6 <__hi0bits+0xa>

0800651c <__lo0bits>:
 800651c:	6803      	ldr	r3, [r0, #0]
 800651e:	f013 0207 	ands.w	r2, r3, #7
 8006522:	4601      	mov	r1, r0
 8006524:	d00b      	beq.n	800653e <__lo0bits+0x22>
 8006526:	07da      	lsls	r2, r3, #31
 8006528:	d424      	bmi.n	8006574 <__lo0bits+0x58>
 800652a:	0798      	lsls	r0, r3, #30
 800652c:	bf49      	itett	mi
 800652e:	085b      	lsrmi	r3, r3, #1
 8006530:	089b      	lsrpl	r3, r3, #2
 8006532:	2001      	movmi	r0, #1
 8006534:	600b      	strmi	r3, [r1, #0]
 8006536:	bf5c      	itt	pl
 8006538:	600b      	strpl	r3, [r1, #0]
 800653a:	2002      	movpl	r0, #2
 800653c:	4770      	bx	lr
 800653e:	b298      	uxth	r0, r3
 8006540:	b9b0      	cbnz	r0, 8006570 <__lo0bits+0x54>
 8006542:	0c1b      	lsrs	r3, r3, #16
 8006544:	2010      	movs	r0, #16
 8006546:	f013 0fff 	tst.w	r3, #255	; 0xff
 800654a:	bf04      	itt	eq
 800654c:	0a1b      	lsreq	r3, r3, #8
 800654e:	3008      	addeq	r0, #8
 8006550:	071a      	lsls	r2, r3, #28
 8006552:	bf04      	itt	eq
 8006554:	091b      	lsreq	r3, r3, #4
 8006556:	3004      	addeq	r0, #4
 8006558:	079a      	lsls	r2, r3, #30
 800655a:	bf04      	itt	eq
 800655c:	089b      	lsreq	r3, r3, #2
 800655e:	3002      	addeq	r0, #2
 8006560:	07da      	lsls	r2, r3, #31
 8006562:	d403      	bmi.n	800656c <__lo0bits+0x50>
 8006564:	085b      	lsrs	r3, r3, #1
 8006566:	f100 0001 	add.w	r0, r0, #1
 800656a:	d005      	beq.n	8006578 <__lo0bits+0x5c>
 800656c:	600b      	str	r3, [r1, #0]
 800656e:	4770      	bx	lr
 8006570:	4610      	mov	r0, r2
 8006572:	e7e8      	b.n	8006546 <__lo0bits+0x2a>
 8006574:	2000      	movs	r0, #0
 8006576:	4770      	bx	lr
 8006578:	2020      	movs	r0, #32
 800657a:	4770      	bx	lr

0800657c <__i2b>:
 800657c:	b510      	push	{r4, lr}
 800657e:	460c      	mov	r4, r1
 8006580:	2101      	movs	r1, #1
 8006582:	f7ff feff 	bl	8006384 <_Balloc>
 8006586:	4602      	mov	r2, r0
 8006588:	b928      	cbnz	r0, 8006596 <__i2b+0x1a>
 800658a:	4b05      	ldr	r3, [pc, #20]	; (80065a0 <__i2b+0x24>)
 800658c:	4805      	ldr	r0, [pc, #20]	; (80065a4 <__i2b+0x28>)
 800658e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006592:	f000 fc9b 	bl	8006ecc <__assert_func>
 8006596:	2301      	movs	r3, #1
 8006598:	6144      	str	r4, [r0, #20]
 800659a:	6103      	str	r3, [r0, #16]
 800659c:	bd10      	pop	{r4, pc}
 800659e:	bf00      	nop
 80065a0:	08008b0b 	.word	0x08008b0b
 80065a4:	08008b1c 	.word	0x08008b1c

080065a8 <__multiply>:
 80065a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ac:	4614      	mov	r4, r2
 80065ae:	690a      	ldr	r2, [r1, #16]
 80065b0:	6923      	ldr	r3, [r4, #16]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	bfb8      	it	lt
 80065b6:	460b      	movlt	r3, r1
 80065b8:	460d      	mov	r5, r1
 80065ba:	bfbc      	itt	lt
 80065bc:	4625      	movlt	r5, r4
 80065be:	461c      	movlt	r4, r3
 80065c0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80065c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80065c8:	68ab      	ldr	r3, [r5, #8]
 80065ca:	6869      	ldr	r1, [r5, #4]
 80065cc:	eb0a 0709 	add.w	r7, sl, r9
 80065d0:	42bb      	cmp	r3, r7
 80065d2:	b085      	sub	sp, #20
 80065d4:	bfb8      	it	lt
 80065d6:	3101      	addlt	r1, #1
 80065d8:	f7ff fed4 	bl	8006384 <_Balloc>
 80065dc:	b930      	cbnz	r0, 80065ec <__multiply+0x44>
 80065de:	4602      	mov	r2, r0
 80065e0:	4b42      	ldr	r3, [pc, #264]	; (80066ec <__multiply+0x144>)
 80065e2:	4843      	ldr	r0, [pc, #268]	; (80066f0 <__multiply+0x148>)
 80065e4:	f240 115d 	movw	r1, #349	; 0x15d
 80065e8:	f000 fc70 	bl	8006ecc <__assert_func>
 80065ec:	f100 0614 	add.w	r6, r0, #20
 80065f0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80065f4:	4633      	mov	r3, r6
 80065f6:	2200      	movs	r2, #0
 80065f8:	4543      	cmp	r3, r8
 80065fa:	d31e      	bcc.n	800663a <__multiply+0x92>
 80065fc:	f105 0c14 	add.w	ip, r5, #20
 8006600:	f104 0314 	add.w	r3, r4, #20
 8006604:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006608:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800660c:	9202      	str	r2, [sp, #8]
 800660e:	ebac 0205 	sub.w	r2, ip, r5
 8006612:	3a15      	subs	r2, #21
 8006614:	f022 0203 	bic.w	r2, r2, #3
 8006618:	3204      	adds	r2, #4
 800661a:	f105 0115 	add.w	r1, r5, #21
 800661e:	458c      	cmp	ip, r1
 8006620:	bf38      	it	cc
 8006622:	2204      	movcc	r2, #4
 8006624:	9201      	str	r2, [sp, #4]
 8006626:	9a02      	ldr	r2, [sp, #8]
 8006628:	9303      	str	r3, [sp, #12]
 800662a:	429a      	cmp	r2, r3
 800662c:	d808      	bhi.n	8006640 <__multiply+0x98>
 800662e:	2f00      	cmp	r7, #0
 8006630:	dc55      	bgt.n	80066de <__multiply+0x136>
 8006632:	6107      	str	r7, [r0, #16]
 8006634:	b005      	add	sp, #20
 8006636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800663a:	f843 2b04 	str.w	r2, [r3], #4
 800663e:	e7db      	b.n	80065f8 <__multiply+0x50>
 8006640:	f8b3 a000 	ldrh.w	sl, [r3]
 8006644:	f1ba 0f00 	cmp.w	sl, #0
 8006648:	d020      	beq.n	800668c <__multiply+0xe4>
 800664a:	f105 0e14 	add.w	lr, r5, #20
 800664e:	46b1      	mov	r9, r6
 8006650:	2200      	movs	r2, #0
 8006652:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006656:	f8d9 b000 	ldr.w	fp, [r9]
 800665a:	b2a1      	uxth	r1, r4
 800665c:	fa1f fb8b 	uxth.w	fp, fp
 8006660:	fb0a b101 	mla	r1, sl, r1, fp
 8006664:	4411      	add	r1, r2
 8006666:	f8d9 2000 	ldr.w	r2, [r9]
 800666a:	0c24      	lsrs	r4, r4, #16
 800666c:	0c12      	lsrs	r2, r2, #16
 800666e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006672:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006676:	b289      	uxth	r1, r1
 8006678:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800667c:	45f4      	cmp	ip, lr
 800667e:	f849 1b04 	str.w	r1, [r9], #4
 8006682:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006686:	d8e4      	bhi.n	8006652 <__multiply+0xaa>
 8006688:	9901      	ldr	r1, [sp, #4]
 800668a:	5072      	str	r2, [r6, r1]
 800668c:	9a03      	ldr	r2, [sp, #12]
 800668e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006692:	3304      	adds	r3, #4
 8006694:	f1b9 0f00 	cmp.w	r9, #0
 8006698:	d01f      	beq.n	80066da <__multiply+0x132>
 800669a:	6834      	ldr	r4, [r6, #0]
 800669c:	f105 0114 	add.w	r1, r5, #20
 80066a0:	46b6      	mov	lr, r6
 80066a2:	f04f 0a00 	mov.w	sl, #0
 80066a6:	880a      	ldrh	r2, [r1, #0]
 80066a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80066ac:	fb09 b202 	mla	r2, r9, r2, fp
 80066b0:	4492      	add	sl, r2
 80066b2:	b2a4      	uxth	r4, r4
 80066b4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80066b8:	f84e 4b04 	str.w	r4, [lr], #4
 80066bc:	f851 4b04 	ldr.w	r4, [r1], #4
 80066c0:	f8be 2000 	ldrh.w	r2, [lr]
 80066c4:	0c24      	lsrs	r4, r4, #16
 80066c6:	fb09 2404 	mla	r4, r9, r4, r2
 80066ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80066ce:	458c      	cmp	ip, r1
 80066d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80066d4:	d8e7      	bhi.n	80066a6 <__multiply+0xfe>
 80066d6:	9a01      	ldr	r2, [sp, #4]
 80066d8:	50b4      	str	r4, [r6, r2]
 80066da:	3604      	adds	r6, #4
 80066dc:	e7a3      	b.n	8006626 <__multiply+0x7e>
 80066de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1a5      	bne.n	8006632 <__multiply+0x8a>
 80066e6:	3f01      	subs	r7, #1
 80066e8:	e7a1      	b.n	800662e <__multiply+0x86>
 80066ea:	bf00      	nop
 80066ec:	08008b0b 	.word	0x08008b0b
 80066f0:	08008b1c 	.word	0x08008b1c

080066f4 <__pow5mult>:
 80066f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f8:	4615      	mov	r5, r2
 80066fa:	f012 0203 	ands.w	r2, r2, #3
 80066fe:	4606      	mov	r6, r0
 8006700:	460f      	mov	r7, r1
 8006702:	d007      	beq.n	8006714 <__pow5mult+0x20>
 8006704:	4c25      	ldr	r4, [pc, #148]	; (800679c <__pow5mult+0xa8>)
 8006706:	3a01      	subs	r2, #1
 8006708:	2300      	movs	r3, #0
 800670a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800670e:	f7ff fe9b 	bl	8006448 <__multadd>
 8006712:	4607      	mov	r7, r0
 8006714:	10ad      	asrs	r5, r5, #2
 8006716:	d03d      	beq.n	8006794 <__pow5mult+0xa0>
 8006718:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800671a:	b97c      	cbnz	r4, 800673c <__pow5mult+0x48>
 800671c:	2010      	movs	r0, #16
 800671e:	f7ff fe1b 	bl	8006358 <malloc>
 8006722:	4602      	mov	r2, r0
 8006724:	6270      	str	r0, [r6, #36]	; 0x24
 8006726:	b928      	cbnz	r0, 8006734 <__pow5mult+0x40>
 8006728:	4b1d      	ldr	r3, [pc, #116]	; (80067a0 <__pow5mult+0xac>)
 800672a:	481e      	ldr	r0, [pc, #120]	; (80067a4 <__pow5mult+0xb0>)
 800672c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006730:	f000 fbcc 	bl	8006ecc <__assert_func>
 8006734:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006738:	6004      	str	r4, [r0, #0]
 800673a:	60c4      	str	r4, [r0, #12]
 800673c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006740:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006744:	b94c      	cbnz	r4, 800675a <__pow5mult+0x66>
 8006746:	f240 2171 	movw	r1, #625	; 0x271
 800674a:	4630      	mov	r0, r6
 800674c:	f7ff ff16 	bl	800657c <__i2b>
 8006750:	2300      	movs	r3, #0
 8006752:	f8c8 0008 	str.w	r0, [r8, #8]
 8006756:	4604      	mov	r4, r0
 8006758:	6003      	str	r3, [r0, #0]
 800675a:	f04f 0900 	mov.w	r9, #0
 800675e:	07eb      	lsls	r3, r5, #31
 8006760:	d50a      	bpl.n	8006778 <__pow5mult+0x84>
 8006762:	4639      	mov	r1, r7
 8006764:	4622      	mov	r2, r4
 8006766:	4630      	mov	r0, r6
 8006768:	f7ff ff1e 	bl	80065a8 <__multiply>
 800676c:	4639      	mov	r1, r7
 800676e:	4680      	mov	r8, r0
 8006770:	4630      	mov	r0, r6
 8006772:	f7ff fe47 	bl	8006404 <_Bfree>
 8006776:	4647      	mov	r7, r8
 8006778:	106d      	asrs	r5, r5, #1
 800677a:	d00b      	beq.n	8006794 <__pow5mult+0xa0>
 800677c:	6820      	ldr	r0, [r4, #0]
 800677e:	b938      	cbnz	r0, 8006790 <__pow5mult+0x9c>
 8006780:	4622      	mov	r2, r4
 8006782:	4621      	mov	r1, r4
 8006784:	4630      	mov	r0, r6
 8006786:	f7ff ff0f 	bl	80065a8 <__multiply>
 800678a:	6020      	str	r0, [r4, #0]
 800678c:	f8c0 9000 	str.w	r9, [r0]
 8006790:	4604      	mov	r4, r0
 8006792:	e7e4      	b.n	800675e <__pow5mult+0x6a>
 8006794:	4638      	mov	r0, r7
 8006796:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800679a:	bf00      	nop
 800679c:	08008c70 	.word	0x08008c70
 80067a0:	08008a95 	.word	0x08008a95
 80067a4:	08008b1c 	.word	0x08008b1c

080067a8 <__lshift>:
 80067a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067ac:	460c      	mov	r4, r1
 80067ae:	6849      	ldr	r1, [r1, #4]
 80067b0:	6923      	ldr	r3, [r4, #16]
 80067b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80067b6:	68a3      	ldr	r3, [r4, #8]
 80067b8:	4607      	mov	r7, r0
 80067ba:	4691      	mov	r9, r2
 80067bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80067c0:	f108 0601 	add.w	r6, r8, #1
 80067c4:	42b3      	cmp	r3, r6
 80067c6:	db0b      	blt.n	80067e0 <__lshift+0x38>
 80067c8:	4638      	mov	r0, r7
 80067ca:	f7ff fddb 	bl	8006384 <_Balloc>
 80067ce:	4605      	mov	r5, r0
 80067d0:	b948      	cbnz	r0, 80067e6 <__lshift+0x3e>
 80067d2:	4602      	mov	r2, r0
 80067d4:	4b28      	ldr	r3, [pc, #160]	; (8006878 <__lshift+0xd0>)
 80067d6:	4829      	ldr	r0, [pc, #164]	; (800687c <__lshift+0xd4>)
 80067d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80067dc:	f000 fb76 	bl	8006ecc <__assert_func>
 80067e0:	3101      	adds	r1, #1
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	e7ee      	b.n	80067c4 <__lshift+0x1c>
 80067e6:	2300      	movs	r3, #0
 80067e8:	f100 0114 	add.w	r1, r0, #20
 80067ec:	f100 0210 	add.w	r2, r0, #16
 80067f0:	4618      	mov	r0, r3
 80067f2:	4553      	cmp	r3, sl
 80067f4:	db33      	blt.n	800685e <__lshift+0xb6>
 80067f6:	6920      	ldr	r0, [r4, #16]
 80067f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067fc:	f104 0314 	add.w	r3, r4, #20
 8006800:	f019 091f 	ands.w	r9, r9, #31
 8006804:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006808:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800680c:	d02b      	beq.n	8006866 <__lshift+0xbe>
 800680e:	f1c9 0e20 	rsb	lr, r9, #32
 8006812:	468a      	mov	sl, r1
 8006814:	2200      	movs	r2, #0
 8006816:	6818      	ldr	r0, [r3, #0]
 8006818:	fa00 f009 	lsl.w	r0, r0, r9
 800681c:	4302      	orrs	r2, r0
 800681e:	f84a 2b04 	str.w	r2, [sl], #4
 8006822:	f853 2b04 	ldr.w	r2, [r3], #4
 8006826:	459c      	cmp	ip, r3
 8006828:	fa22 f20e 	lsr.w	r2, r2, lr
 800682c:	d8f3      	bhi.n	8006816 <__lshift+0x6e>
 800682e:	ebac 0304 	sub.w	r3, ip, r4
 8006832:	3b15      	subs	r3, #21
 8006834:	f023 0303 	bic.w	r3, r3, #3
 8006838:	3304      	adds	r3, #4
 800683a:	f104 0015 	add.w	r0, r4, #21
 800683e:	4584      	cmp	ip, r0
 8006840:	bf38      	it	cc
 8006842:	2304      	movcc	r3, #4
 8006844:	50ca      	str	r2, [r1, r3]
 8006846:	b10a      	cbz	r2, 800684c <__lshift+0xa4>
 8006848:	f108 0602 	add.w	r6, r8, #2
 800684c:	3e01      	subs	r6, #1
 800684e:	4638      	mov	r0, r7
 8006850:	612e      	str	r6, [r5, #16]
 8006852:	4621      	mov	r1, r4
 8006854:	f7ff fdd6 	bl	8006404 <_Bfree>
 8006858:	4628      	mov	r0, r5
 800685a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800685e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006862:	3301      	adds	r3, #1
 8006864:	e7c5      	b.n	80067f2 <__lshift+0x4a>
 8006866:	3904      	subs	r1, #4
 8006868:	f853 2b04 	ldr.w	r2, [r3], #4
 800686c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006870:	459c      	cmp	ip, r3
 8006872:	d8f9      	bhi.n	8006868 <__lshift+0xc0>
 8006874:	e7ea      	b.n	800684c <__lshift+0xa4>
 8006876:	bf00      	nop
 8006878:	08008b0b 	.word	0x08008b0b
 800687c:	08008b1c 	.word	0x08008b1c

08006880 <__mcmp>:
 8006880:	b530      	push	{r4, r5, lr}
 8006882:	6902      	ldr	r2, [r0, #16]
 8006884:	690c      	ldr	r4, [r1, #16]
 8006886:	1b12      	subs	r2, r2, r4
 8006888:	d10e      	bne.n	80068a8 <__mcmp+0x28>
 800688a:	f100 0314 	add.w	r3, r0, #20
 800688e:	3114      	adds	r1, #20
 8006890:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006894:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006898:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800689c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80068a0:	42a5      	cmp	r5, r4
 80068a2:	d003      	beq.n	80068ac <__mcmp+0x2c>
 80068a4:	d305      	bcc.n	80068b2 <__mcmp+0x32>
 80068a6:	2201      	movs	r2, #1
 80068a8:	4610      	mov	r0, r2
 80068aa:	bd30      	pop	{r4, r5, pc}
 80068ac:	4283      	cmp	r3, r0
 80068ae:	d3f3      	bcc.n	8006898 <__mcmp+0x18>
 80068b0:	e7fa      	b.n	80068a8 <__mcmp+0x28>
 80068b2:	f04f 32ff 	mov.w	r2, #4294967295
 80068b6:	e7f7      	b.n	80068a8 <__mcmp+0x28>

080068b8 <__mdiff>:
 80068b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068bc:	460c      	mov	r4, r1
 80068be:	4606      	mov	r6, r0
 80068c0:	4611      	mov	r1, r2
 80068c2:	4620      	mov	r0, r4
 80068c4:	4617      	mov	r7, r2
 80068c6:	f7ff ffdb 	bl	8006880 <__mcmp>
 80068ca:	1e05      	subs	r5, r0, #0
 80068cc:	d110      	bne.n	80068f0 <__mdiff+0x38>
 80068ce:	4629      	mov	r1, r5
 80068d0:	4630      	mov	r0, r6
 80068d2:	f7ff fd57 	bl	8006384 <_Balloc>
 80068d6:	b930      	cbnz	r0, 80068e6 <__mdiff+0x2e>
 80068d8:	4b39      	ldr	r3, [pc, #228]	; (80069c0 <__mdiff+0x108>)
 80068da:	4602      	mov	r2, r0
 80068dc:	f240 2132 	movw	r1, #562	; 0x232
 80068e0:	4838      	ldr	r0, [pc, #224]	; (80069c4 <__mdiff+0x10c>)
 80068e2:	f000 faf3 	bl	8006ecc <__assert_func>
 80068e6:	2301      	movs	r3, #1
 80068e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068f0:	bfa4      	itt	ge
 80068f2:	463b      	movge	r3, r7
 80068f4:	4627      	movge	r7, r4
 80068f6:	4630      	mov	r0, r6
 80068f8:	6879      	ldr	r1, [r7, #4]
 80068fa:	bfa6      	itte	ge
 80068fc:	461c      	movge	r4, r3
 80068fe:	2500      	movge	r5, #0
 8006900:	2501      	movlt	r5, #1
 8006902:	f7ff fd3f 	bl	8006384 <_Balloc>
 8006906:	b920      	cbnz	r0, 8006912 <__mdiff+0x5a>
 8006908:	4b2d      	ldr	r3, [pc, #180]	; (80069c0 <__mdiff+0x108>)
 800690a:	4602      	mov	r2, r0
 800690c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006910:	e7e6      	b.n	80068e0 <__mdiff+0x28>
 8006912:	693e      	ldr	r6, [r7, #16]
 8006914:	60c5      	str	r5, [r0, #12]
 8006916:	6925      	ldr	r5, [r4, #16]
 8006918:	f107 0114 	add.w	r1, r7, #20
 800691c:	f104 0914 	add.w	r9, r4, #20
 8006920:	f100 0e14 	add.w	lr, r0, #20
 8006924:	f107 0210 	add.w	r2, r7, #16
 8006928:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800692c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006930:	46f2      	mov	sl, lr
 8006932:	2700      	movs	r7, #0
 8006934:	f859 3b04 	ldr.w	r3, [r9], #4
 8006938:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800693c:	fa1f f883 	uxth.w	r8, r3
 8006940:	fa17 f78b 	uxtah	r7, r7, fp
 8006944:	0c1b      	lsrs	r3, r3, #16
 8006946:	eba7 0808 	sub.w	r8, r7, r8
 800694a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800694e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006952:	fa1f f888 	uxth.w	r8, r8
 8006956:	141f      	asrs	r7, r3, #16
 8006958:	454d      	cmp	r5, r9
 800695a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800695e:	f84a 3b04 	str.w	r3, [sl], #4
 8006962:	d8e7      	bhi.n	8006934 <__mdiff+0x7c>
 8006964:	1b2b      	subs	r3, r5, r4
 8006966:	3b15      	subs	r3, #21
 8006968:	f023 0303 	bic.w	r3, r3, #3
 800696c:	3304      	adds	r3, #4
 800696e:	3415      	adds	r4, #21
 8006970:	42a5      	cmp	r5, r4
 8006972:	bf38      	it	cc
 8006974:	2304      	movcc	r3, #4
 8006976:	4419      	add	r1, r3
 8006978:	4473      	add	r3, lr
 800697a:	469e      	mov	lr, r3
 800697c:	460d      	mov	r5, r1
 800697e:	4565      	cmp	r5, ip
 8006980:	d30e      	bcc.n	80069a0 <__mdiff+0xe8>
 8006982:	f10c 0203 	add.w	r2, ip, #3
 8006986:	1a52      	subs	r2, r2, r1
 8006988:	f022 0203 	bic.w	r2, r2, #3
 800698c:	3903      	subs	r1, #3
 800698e:	458c      	cmp	ip, r1
 8006990:	bf38      	it	cc
 8006992:	2200      	movcc	r2, #0
 8006994:	441a      	add	r2, r3
 8006996:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800699a:	b17b      	cbz	r3, 80069bc <__mdiff+0x104>
 800699c:	6106      	str	r6, [r0, #16]
 800699e:	e7a5      	b.n	80068ec <__mdiff+0x34>
 80069a0:	f855 8b04 	ldr.w	r8, [r5], #4
 80069a4:	fa17 f488 	uxtah	r4, r7, r8
 80069a8:	1422      	asrs	r2, r4, #16
 80069aa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80069ae:	b2a4      	uxth	r4, r4
 80069b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80069b4:	f84e 4b04 	str.w	r4, [lr], #4
 80069b8:	1417      	asrs	r7, r2, #16
 80069ba:	e7e0      	b.n	800697e <__mdiff+0xc6>
 80069bc:	3e01      	subs	r6, #1
 80069be:	e7ea      	b.n	8006996 <__mdiff+0xde>
 80069c0:	08008b0b 	.word	0x08008b0b
 80069c4:	08008b1c 	.word	0x08008b1c

080069c8 <__d2b>:
 80069c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80069cc:	4689      	mov	r9, r1
 80069ce:	2101      	movs	r1, #1
 80069d0:	ec57 6b10 	vmov	r6, r7, d0
 80069d4:	4690      	mov	r8, r2
 80069d6:	f7ff fcd5 	bl	8006384 <_Balloc>
 80069da:	4604      	mov	r4, r0
 80069dc:	b930      	cbnz	r0, 80069ec <__d2b+0x24>
 80069de:	4602      	mov	r2, r0
 80069e0:	4b25      	ldr	r3, [pc, #148]	; (8006a78 <__d2b+0xb0>)
 80069e2:	4826      	ldr	r0, [pc, #152]	; (8006a7c <__d2b+0xb4>)
 80069e4:	f240 310a 	movw	r1, #778	; 0x30a
 80069e8:	f000 fa70 	bl	8006ecc <__assert_func>
 80069ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80069f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80069f4:	bb35      	cbnz	r5, 8006a44 <__d2b+0x7c>
 80069f6:	2e00      	cmp	r6, #0
 80069f8:	9301      	str	r3, [sp, #4]
 80069fa:	d028      	beq.n	8006a4e <__d2b+0x86>
 80069fc:	4668      	mov	r0, sp
 80069fe:	9600      	str	r6, [sp, #0]
 8006a00:	f7ff fd8c 	bl	800651c <__lo0bits>
 8006a04:	9900      	ldr	r1, [sp, #0]
 8006a06:	b300      	cbz	r0, 8006a4a <__d2b+0x82>
 8006a08:	9a01      	ldr	r2, [sp, #4]
 8006a0a:	f1c0 0320 	rsb	r3, r0, #32
 8006a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a12:	430b      	orrs	r3, r1
 8006a14:	40c2      	lsrs	r2, r0
 8006a16:	6163      	str	r3, [r4, #20]
 8006a18:	9201      	str	r2, [sp, #4]
 8006a1a:	9b01      	ldr	r3, [sp, #4]
 8006a1c:	61a3      	str	r3, [r4, #24]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	bf14      	ite	ne
 8006a22:	2202      	movne	r2, #2
 8006a24:	2201      	moveq	r2, #1
 8006a26:	6122      	str	r2, [r4, #16]
 8006a28:	b1d5      	cbz	r5, 8006a60 <__d2b+0x98>
 8006a2a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006a2e:	4405      	add	r5, r0
 8006a30:	f8c9 5000 	str.w	r5, [r9]
 8006a34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006a38:	f8c8 0000 	str.w	r0, [r8]
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	b003      	add	sp, #12
 8006a40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a48:	e7d5      	b.n	80069f6 <__d2b+0x2e>
 8006a4a:	6161      	str	r1, [r4, #20]
 8006a4c:	e7e5      	b.n	8006a1a <__d2b+0x52>
 8006a4e:	a801      	add	r0, sp, #4
 8006a50:	f7ff fd64 	bl	800651c <__lo0bits>
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	6163      	str	r3, [r4, #20]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	6122      	str	r2, [r4, #16]
 8006a5c:	3020      	adds	r0, #32
 8006a5e:	e7e3      	b.n	8006a28 <__d2b+0x60>
 8006a60:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006a68:	f8c9 0000 	str.w	r0, [r9]
 8006a6c:	6918      	ldr	r0, [r3, #16]
 8006a6e:	f7ff fd35 	bl	80064dc <__hi0bits>
 8006a72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a76:	e7df      	b.n	8006a38 <__d2b+0x70>
 8006a78:	08008b0b 	.word	0x08008b0b
 8006a7c:	08008b1c 	.word	0x08008b1c

08006a80 <_calloc_r>:
 8006a80:	b513      	push	{r0, r1, r4, lr}
 8006a82:	434a      	muls	r2, r1
 8006a84:	4611      	mov	r1, r2
 8006a86:	9201      	str	r2, [sp, #4]
 8006a88:	f000 f85a 	bl	8006b40 <_malloc_r>
 8006a8c:	4604      	mov	r4, r0
 8006a8e:	b118      	cbz	r0, 8006a98 <_calloc_r+0x18>
 8006a90:	9a01      	ldr	r2, [sp, #4]
 8006a92:	2100      	movs	r1, #0
 8006a94:	f7fe f952 	bl	8004d3c <memset>
 8006a98:	4620      	mov	r0, r4
 8006a9a:	b002      	add	sp, #8
 8006a9c:	bd10      	pop	{r4, pc}
	...

08006aa0 <_free_r>:
 8006aa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006aa2:	2900      	cmp	r1, #0
 8006aa4:	d048      	beq.n	8006b38 <_free_r+0x98>
 8006aa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006aaa:	9001      	str	r0, [sp, #4]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f1a1 0404 	sub.w	r4, r1, #4
 8006ab2:	bfb8      	it	lt
 8006ab4:	18e4      	addlt	r4, r4, r3
 8006ab6:	f000 fa65 	bl	8006f84 <__malloc_lock>
 8006aba:	4a20      	ldr	r2, [pc, #128]	; (8006b3c <_free_r+0x9c>)
 8006abc:	9801      	ldr	r0, [sp, #4]
 8006abe:	6813      	ldr	r3, [r2, #0]
 8006ac0:	4615      	mov	r5, r2
 8006ac2:	b933      	cbnz	r3, 8006ad2 <_free_r+0x32>
 8006ac4:	6063      	str	r3, [r4, #4]
 8006ac6:	6014      	str	r4, [r2, #0]
 8006ac8:	b003      	add	sp, #12
 8006aca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ace:	f000 ba5f 	b.w	8006f90 <__malloc_unlock>
 8006ad2:	42a3      	cmp	r3, r4
 8006ad4:	d90b      	bls.n	8006aee <_free_r+0x4e>
 8006ad6:	6821      	ldr	r1, [r4, #0]
 8006ad8:	1862      	adds	r2, r4, r1
 8006ada:	4293      	cmp	r3, r2
 8006adc:	bf04      	itt	eq
 8006ade:	681a      	ldreq	r2, [r3, #0]
 8006ae0:	685b      	ldreq	r3, [r3, #4]
 8006ae2:	6063      	str	r3, [r4, #4]
 8006ae4:	bf04      	itt	eq
 8006ae6:	1852      	addeq	r2, r2, r1
 8006ae8:	6022      	streq	r2, [r4, #0]
 8006aea:	602c      	str	r4, [r5, #0]
 8006aec:	e7ec      	b.n	8006ac8 <_free_r+0x28>
 8006aee:	461a      	mov	r2, r3
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	b10b      	cbz	r3, 8006af8 <_free_r+0x58>
 8006af4:	42a3      	cmp	r3, r4
 8006af6:	d9fa      	bls.n	8006aee <_free_r+0x4e>
 8006af8:	6811      	ldr	r1, [r2, #0]
 8006afa:	1855      	adds	r5, r2, r1
 8006afc:	42a5      	cmp	r5, r4
 8006afe:	d10b      	bne.n	8006b18 <_free_r+0x78>
 8006b00:	6824      	ldr	r4, [r4, #0]
 8006b02:	4421      	add	r1, r4
 8006b04:	1854      	adds	r4, r2, r1
 8006b06:	42a3      	cmp	r3, r4
 8006b08:	6011      	str	r1, [r2, #0]
 8006b0a:	d1dd      	bne.n	8006ac8 <_free_r+0x28>
 8006b0c:	681c      	ldr	r4, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	6053      	str	r3, [r2, #4]
 8006b12:	4421      	add	r1, r4
 8006b14:	6011      	str	r1, [r2, #0]
 8006b16:	e7d7      	b.n	8006ac8 <_free_r+0x28>
 8006b18:	d902      	bls.n	8006b20 <_free_r+0x80>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	6003      	str	r3, [r0, #0]
 8006b1e:	e7d3      	b.n	8006ac8 <_free_r+0x28>
 8006b20:	6825      	ldr	r5, [r4, #0]
 8006b22:	1961      	adds	r1, r4, r5
 8006b24:	428b      	cmp	r3, r1
 8006b26:	bf04      	itt	eq
 8006b28:	6819      	ldreq	r1, [r3, #0]
 8006b2a:	685b      	ldreq	r3, [r3, #4]
 8006b2c:	6063      	str	r3, [r4, #4]
 8006b2e:	bf04      	itt	eq
 8006b30:	1949      	addeq	r1, r1, r5
 8006b32:	6021      	streq	r1, [r4, #0]
 8006b34:	6054      	str	r4, [r2, #4]
 8006b36:	e7c7      	b.n	8006ac8 <_free_r+0x28>
 8006b38:	b003      	add	sp, #12
 8006b3a:	bd30      	pop	{r4, r5, pc}
 8006b3c:	20000214 	.word	0x20000214

08006b40 <_malloc_r>:
 8006b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b42:	1ccd      	adds	r5, r1, #3
 8006b44:	f025 0503 	bic.w	r5, r5, #3
 8006b48:	3508      	adds	r5, #8
 8006b4a:	2d0c      	cmp	r5, #12
 8006b4c:	bf38      	it	cc
 8006b4e:	250c      	movcc	r5, #12
 8006b50:	2d00      	cmp	r5, #0
 8006b52:	4606      	mov	r6, r0
 8006b54:	db01      	blt.n	8006b5a <_malloc_r+0x1a>
 8006b56:	42a9      	cmp	r1, r5
 8006b58:	d903      	bls.n	8006b62 <_malloc_r+0x22>
 8006b5a:	230c      	movs	r3, #12
 8006b5c:	6033      	str	r3, [r6, #0]
 8006b5e:	2000      	movs	r0, #0
 8006b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b62:	f000 fa0f 	bl	8006f84 <__malloc_lock>
 8006b66:	4921      	ldr	r1, [pc, #132]	; (8006bec <_malloc_r+0xac>)
 8006b68:	680a      	ldr	r2, [r1, #0]
 8006b6a:	4614      	mov	r4, r2
 8006b6c:	b99c      	cbnz	r4, 8006b96 <_malloc_r+0x56>
 8006b6e:	4f20      	ldr	r7, [pc, #128]	; (8006bf0 <_malloc_r+0xb0>)
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	b923      	cbnz	r3, 8006b7e <_malloc_r+0x3e>
 8006b74:	4621      	mov	r1, r4
 8006b76:	4630      	mov	r0, r6
 8006b78:	f000 f998 	bl	8006eac <_sbrk_r>
 8006b7c:	6038      	str	r0, [r7, #0]
 8006b7e:	4629      	mov	r1, r5
 8006b80:	4630      	mov	r0, r6
 8006b82:	f000 f993 	bl	8006eac <_sbrk_r>
 8006b86:	1c43      	adds	r3, r0, #1
 8006b88:	d123      	bne.n	8006bd2 <_malloc_r+0x92>
 8006b8a:	230c      	movs	r3, #12
 8006b8c:	6033      	str	r3, [r6, #0]
 8006b8e:	4630      	mov	r0, r6
 8006b90:	f000 f9fe 	bl	8006f90 <__malloc_unlock>
 8006b94:	e7e3      	b.n	8006b5e <_malloc_r+0x1e>
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	1b5b      	subs	r3, r3, r5
 8006b9a:	d417      	bmi.n	8006bcc <_malloc_r+0x8c>
 8006b9c:	2b0b      	cmp	r3, #11
 8006b9e:	d903      	bls.n	8006ba8 <_malloc_r+0x68>
 8006ba0:	6023      	str	r3, [r4, #0]
 8006ba2:	441c      	add	r4, r3
 8006ba4:	6025      	str	r5, [r4, #0]
 8006ba6:	e004      	b.n	8006bb2 <_malloc_r+0x72>
 8006ba8:	6863      	ldr	r3, [r4, #4]
 8006baa:	42a2      	cmp	r2, r4
 8006bac:	bf0c      	ite	eq
 8006bae:	600b      	streq	r3, [r1, #0]
 8006bb0:	6053      	strne	r3, [r2, #4]
 8006bb2:	4630      	mov	r0, r6
 8006bb4:	f000 f9ec 	bl	8006f90 <__malloc_unlock>
 8006bb8:	f104 000b 	add.w	r0, r4, #11
 8006bbc:	1d23      	adds	r3, r4, #4
 8006bbe:	f020 0007 	bic.w	r0, r0, #7
 8006bc2:	1ac2      	subs	r2, r0, r3
 8006bc4:	d0cc      	beq.n	8006b60 <_malloc_r+0x20>
 8006bc6:	1a1b      	subs	r3, r3, r0
 8006bc8:	50a3      	str	r3, [r4, r2]
 8006bca:	e7c9      	b.n	8006b60 <_malloc_r+0x20>
 8006bcc:	4622      	mov	r2, r4
 8006bce:	6864      	ldr	r4, [r4, #4]
 8006bd0:	e7cc      	b.n	8006b6c <_malloc_r+0x2c>
 8006bd2:	1cc4      	adds	r4, r0, #3
 8006bd4:	f024 0403 	bic.w	r4, r4, #3
 8006bd8:	42a0      	cmp	r0, r4
 8006bda:	d0e3      	beq.n	8006ba4 <_malloc_r+0x64>
 8006bdc:	1a21      	subs	r1, r4, r0
 8006bde:	4630      	mov	r0, r6
 8006be0:	f000 f964 	bl	8006eac <_sbrk_r>
 8006be4:	3001      	adds	r0, #1
 8006be6:	d1dd      	bne.n	8006ba4 <_malloc_r+0x64>
 8006be8:	e7cf      	b.n	8006b8a <_malloc_r+0x4a>
 8006bea:	bf00      	nop
 8006bec:	20000214 	.word	0x20000214
 8006bf0:	20000218 	.word	0x20000218

08006bf4 <__ssputs_r>:
 8006bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bf8:	688e      	ldr	r6, [r1, #8]
 8006bfa:	429e      	cmp	r6, r3
 8006bfc:	4682      	mov	sl, r0
 8006bfe:	460c      	mov	r4, r1
 8006c00:	4690      	mov	r8, r2
 8006c02:	461f      	mov	r7, r3
 8006c04:	d838      	bhi.n	8006c78 <__ssputs_r+0x84>
 8006c06:	898a      	ldrh	r2, [r1, #12]
 8006c08:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006c0c:	d032      	beq.n	8006c74 <__ssputs_r+0x80>
 8006c0e:	6825      	ldr	r5, [r4, #0]
 8006c10:	6909      	ldr	r1, [r1, #16]
 8006c12:	eba5 0901 	sub.w	r9, r5, r1
 8006c16:	6965      	ldr	r5, [r4, #20]
 8006c18:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c20:	3301      	adds	r3, #1
 8006c22:	444b      	add	r3, r9
 8006c24:	106d      	asrs	r5, r5, #1
 8006c26:	429d      	cmp	r5, r3
 8006c28:	bf38      	it	cc
 8006c2a:	461d      	movcc	r5, r3
 8006c2c:	0553      	lsls	r3, r2, #21
 8006c2e:	d531      	bpl.n	8006c94 <__ssputs_r+0xa0>
 8006c30:	4629      	mov	r1, r5
 8006c32:	f7ff ff85 	bl	8006b40 <_malloc_r>
 8006c36:	4606      	mov	r6, r0
 8006c38:	b950      	cbnz	r0, 8006c50 <__ssputs_r+0x5c>
 8006c3a:	230c      	movs	r3, #12
 8006c3c:	f8ca 3000 	str.w	r3, [sl]
 8006c40:	89a3      	ldrh	r3, [r4, #12]
 8006c42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c46:	81a3      	strh	r3, [r4, #12]
 8006c48:	f04f 30ff 	mov.w	r0, #4294967295
 8006c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c50:	6921      	ldr	r1, [r4, #16]
 8006c52:	464a      	mov	r2, r9
 8006c54:	f7ff fb88 	bl	8006368 <memcpy>
 8006c58:	89a3      	ldrh	r3, [r4, #12]
 8006c5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006c5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c62:	81a3      	strh	r3, [r4, #12]
 8006c64:	6126      	str	r6, [r4, #16]
 8006c66:	6165      	str	r5, [r4, #20]
 8006c68:	444e      	add	r6, r9
 8006c6a:	eba5 0509 	sub.w	r5, r5, r9
 8006c6e:	6026      	str	r6, [r4, #0]
 8006c70:	60a5      	str	r5, [r4, #8]
 8006c72:	463e      	mov	r6, r7
 8006c74:	42be      	cmp	r6, r7
 8006c76:	d900      	bls.n	8006c7a <__ssputs_r+0x86>
 8006c78:	463e      	mov	r6, r7
 8006c7a:	4632      	mov	r2, r6
 8006c7c:	6820      	ldr	r0, [r4, #0]
 8006c7e:	4641      	mov	r1, r8
 8006c80:	f000 f966 	bl	8006f50 <memmove>
 8006c84:	68a3      	ldr	r3, [r4, #8]
 8006c86:	6822      	ldr	r2, [r4, #0]
 8006c88:	1b9b      	subs	r3, r3, r6
 8006c8a:	4432      	add	r2, r6
 8006c8c:	60a3      	str	r3, [r4, #8]
 8006c8e:	6022      	str	r2, [r4, #0]
 8006c90:	2000      	movs	r0, #0
 8006c92:	e7db      	b.n	8006c4c <__ssputs_r+0x58>
 8006c94:	462a      	mov	r2, r5
 8006c96:	f000 f981 	bl	8006f9c <_realloc_r>
 8006c9a:	4606      	mov	r6, r0
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d1e1      	bne.n	8006c64 <__ssputs_r+0x70>
 8006ca0:	6921      	ldr	r1, [r4, #16]
 8006ca2:	4650      	mov	r0, sl
 8006ca4:	f7ff fefc 	bl	8006aa0 <_free_r>
 8006ca8:	e7c7      	b.n	8006c3a <__ssputs_r+0x46>
	...

08006cac <_svfiprintf_r>:
 8006cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb0:	4698      	mov	r8, r3
 8006cb2:	898b      	ldrh	r3, [r1, #12]
 8006cb4:	061b      	lsls	r3, r3, #24
 8006cb6:	b09d      	sub	sp, #116	; 0x74
 8006cb8:	4607      	mov	r7, r0
 8006cba:	460d      	mov	r5, r1
 8006cbc:	4614      	mov	r4, r2
 8006cbe:	d50e      	bpl.n	8006cde <_svfiprintf_r+0x32>
 8006cc0:	690b      	ldr	r3, [r1, #16]
 8006cc2:	b963      	cbnz	r3, 8006cde <_svfiprintf_r+0x32>
 8006cc4:	2140      	movs	r1, #64	; 0x40
 8006cc6:	f7ff ff3b 	bl	8006b40 <_malloc_r>
 8006cca:	6028      	str	r0, [r5, #0]
 8006ccc:	6128      	str	r0, [r5, #16]
 8006cce:	b920      	cbnz	r0, 8006cda <_svfiprintf_r+0x2e>
 8006cd0:	230c      	movs	r3, #12
 8006cd2:	603b      	str	r3, [r7, #0]
 8006cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cd8:	e0d1      	b.n	8006e7e <_svfiprintf_r+0x1d2>
 8006cda:	2340      	movs	r3, #64	; 0x40
 8006cdc:	616b      	str	r3, [r5, #20]
 8006cde:	2300      	movs	r3, #0
 8006ce0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce2:	2320      	movs	r3, #32
 8006ce4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006ce8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006cec:	2330      	movs	r3, #48	; 0x30
 8006cee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006e98 <_svfiprintf_r+0x1ec>
 8006cf2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006cf6:	f04f 0901 	mov.w	r9, #1
 8006cfa:	4623      	mov	r3, r4
 8006cfc:	469a      	mov	sl, r3
 8006cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d02:	b10a      	cbz	r2, 8006d08 <_svfiprintf_r+0x5c>
 8006d04:	2a25      	cmp	r2, #37	; 0x25
 8006d06:	d1f9      	bne.n	8006cfc <_svfiprintf_r+0x50>
 8006d08:	ebba 0b04 	subs.w	fp, sl, r4
 8006d0c:	d00b      	beq.n	8006d26 <_svfiprintf_r+0x7a>
 8006d0e:	465b      	mov	r3, fp
 8006d10:	4622      	mov	r2, r4
 8006d12:	4629      	mov	r1, r5
 8006d14:	4638      	mov	r0, r7
 8006d16:	f7ff ff6d 	bl	8006bf4 <__ssputs_r>
 8006d1a:	3001      	adds	r0, #1
 8006d1c:	f000 80aa 	beq.w	8006e74 <_svfiprintf_r+0x1c8>
 8006d20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d22:	445a      	add	r2, fp
 8006d24:	9209      	str	r2, [sp, #36]	; 0x24
 8006d26:	f89a 3000 	ldrb.w	r3, [sl]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f000 80a2 	beq.w	8006e74 <_svfiprintf_r+0x1c8>
 8006d30:	2300      	movs	r3, #0
 8006d32:	f04f 32ff 	mov.w	r2, #4294967295
 8006d36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d3a:	f10a 0a01 	add.w	sl, sl, #1
 8006d3e:	9304      	str	r3, [sp, #16]
 8006d40:	9307      	str	r3, [sp, #28]
 8006d42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006d46:	931a      	str	r3, [sp, #104]	; 0x68
 8006d48:	4654      	mov	r4, sl
 8006d4a:	2205      	movs	r2, #5
 8006d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d50:	4851      	ldr	r0, [pc, #324]	; (8006e98 <_svfiprintf_r+0x1ec>)
 8006d52:	f7f9 fa4d 	bl	80001f0 <memchr>
 8006d56:	9a04      	ldr	r2, [sp, #16]
 8006d58:	b9d8      	cbnz	r0, 8006d92 <_svfiprintf_r+0xe6>
 8006d5a:	06d0      	lsls	r0, r2, #27
 8006d5c:	bf44      	itt	mi
 8006d5e:	2320      	movmi	r3, #32
 8006d60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d64:	0711      	lsls	r1, r2, #28
 8006d66:	bf44      	itt	mi
 8006d68:	232b      	movmi	r3, #43	; 0x2b
 8006d6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006d6e:	f89a 3000 	ldrb.w	r3, [sl]
 8006d72:	2b2a      	cmp	r3, #42	; 0x2a
 8006d74:	d015      	beq.n	8006da2 <_svfiprintf_r+0xf6>
 8006d76:	9a07      	ldr	r2, [sp, #28]
 8006d78:	4654      	mov	r4, sl
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	f04f 0c0a 	mov.w	ip, #10
 8006d80:	4621      	mov	r1, r4
 8006d82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006d86:	3b30      	subs	r3, #48	; 0x30
 8006d88:	2b09      	cmp	r3, #9
 8006d8a:	d94e      	bls.n	8006e2a <_svfiprintf_r+0x17e>
 8006d8c:	b1b0      	cbz	r0, 8006dbc <_svfiprintf_r+0x110>
 8006d8e:	9207      	str	r2, [sp, #28]
 8006d90:	e014      	b.n	8006dbc <_svfiprintf_r+0x110>
 8006d92:	eba0 0308 	sub.w	r3, r0, r8
 8006d96:	fa09 f303 	lsl.w	r3, r9, r3
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	9304      	str	r3, [sp, #16]
 8006d9e:	46a2      	mov	sl, r4
 8006da0:	e7d2      	b.n	8006d48 <_svfiprintf_r+0x9c>
 8006da2:	9b03      	ldr	r3, [sp, #12]
 8006da4:	1d19      	adds	r1, r3, #4
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	9103      	str	r1, [sp, #12]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	bfbb      	ittet	lt
 8006dae:	425b      	neglt	r3, r3
 8006db0:	f042 0202 	orrlt.w	r2, r2, #2
 8006db4:	9307      	strge	r3, [sp, #28]
 8006db6:	9307      	strlt	r3, [sp, #28]
 8006db8:	bfb8      	it	lt
 8006dba:	9204      	strlt	r2, [sp, #16]
 8006dbc:	7823      	ldrb	r3, [r4, #0]
 8006dbe:	2b2e      	cmp	r3, #46	; 0x2e
 8006dc0:	d10c      	bne.n	8006ddc <_svfiprintf_r+0x130>
 8006dc2:	7863      	ldrb	r3, [r4, #1]
 8006dc4:	2b2a      	cmp	r3, #42	; 0x2a
 8006dc6:	d135      	bne.n	8006e34 <_svfiprintf_r+0x188>
 8006dc8:	9b03      	ldr	r3, [sp, #12]
 8006dca:	1d1a      	adds	r2, r3, #4
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	9203      	str	r2, [sp, #12]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	bfb8      	it	lt
 8006dd4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006dd8:	3402      	adds	r4, #2
 8006dda:	9305      	str	r3, [sp, #20]
 8006ddc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006ea8 <_svfiprintf_r+0x1fc>
 8006de0:	7821      	ldrb	r1, [r4, #0]
 8006de2:	2203      	movs	r2, #3
 8006de4:	4650      	mov	r0, sl
 8006de6:	f7f9 fa03 	bl	80001f0 <memchr>
 8006dea:	b140      	cbz	r0, 8006dfe <_svfiprintf_r+0x152>
 8006dec:	2340      	movs	r3, #64	; 0x40
 8006dee:	eba0 000a 	sub.w	r0, r0, sl
 8006df2:	fa03 f000 	lsl.w	r0, r3, r0
 8006df6:	9b04      	ldr	r3, [sp, #16]
 8006df8:	4303      	orrs	r3, r0
 8006dfa:	3401      	adds	r4, #1
 8006dfc:	9304      	str	r3, [sp, #16]
 8006dfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e02:	4826      	ldr	r0, [pc, #152]	; (8006e9c <_svfiprintf_r+0x1f0>)
 8006e04:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006e08:	2206      	movs	r2, #6
 8006e0a:	f7f9 f9f1 	bl	80001f0 <memchr>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	d038      	beq.n	8006e84 <_svfiprintf_r+0x1d8>
 8006e12:	4b23      	ldr	r3, [pc, #140]	; (8006ea0 <_svfiprintf_r+0x1f4>)
 8006e14:	bb1b      	cbnz	r3, 8006e5e <_svfiprintf_r+0x1b2>
 8006e16:	9b03      	ldr	r3, [sp, #12]
 8006e18:	3307      	adds	r3, #7
 8006e1a:	f023 0307 	bic.w	r3, r3, #7
 8006e1e:	3308      	adds	r3, #8
 8006e20:	9303      	str	r3, [sp, #12]
 8006e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e24:	4433      	add	r3, r6
 8006e26:	9309      	str	r3, [sp, #36]	; 0x24
 8006e28:	e767      	b.n	8006cfa <_svfiprintf_r+0x4e>
 8006e2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e2e:	460c      	mov	r4, r1
 8006e30:	2001      	movs	r0, #1
 8006e32:	e7a5      	b.n	8006d80 <_svfiprintf_r+0xd4>
 8006e34:	2300      	movs	r3, #0
 8006e36:	3401      	adds	r4, #1
 8006e38:	9305      	str	r3, [sp, #20]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	f04f 0c0a 	mov.w	ip, #10
 8006e40:	4620      	mov	r0, r4
 8006e42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006e46:	3a30      	subs	r2, #48	; 0x30
 8006e48:	2a09      	cmp	r2, #9
 8006e4a:	d903      	bls.n	8006e54 <_svfiprintf_r+0x1a8>
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d0c5      	beq.n	8006ddc <_svfiprintf_r+0x130>
 8006e50:	9105      	str	r1, [sp, #20]
 8006e52:	e7c3      	b.n	8006ddc <_svfiprintf_r+0x130>
 8006e54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006e58:	4604      	mov	r4, r0
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e7f0      	b.n	8006e40 <_svfiprintf_r+0x194>
 8006e5e:	ab03      	add	r3, sp, #12
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	462a      	mov	r2, r5
 8006e64:	4b0f      	ldr	r3, [pc, #60]	; (8006ea4 <_svfiprintf_r+0x1f8>)
 8006e66:	a904      	add	r1, sp, #16
 8006e68:	4638      	mov	r0, r7
 8006e6a:	f7fe f80f 	bl	8004e8c <_printf_float>
 8006e6e:	1c42      	adds	r2, r0, #1
 8006e70:	4606      	mov	r6, r0
 8006e72:	d1d6      	bne.n	8006e22 <_svfiprintf_r+0x176>
 8006e74:	89ab      	ldrh	r3, [r5, #12]
 8006e76:	065b      	lsls	r3, r3, #25
 8006e78:	f53f af2c 	bmi.w	8006cd4 <_svfiprintf_r+0x28>
 8006e7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006e7e:	b01d      	add	sp, #116	; 0x74
 8006e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e84:	ab03      	add	r3, sp, #12
 8006e86:	9300      	str	r3, [sp, #0]
 8006e88:	462a      	mov	r2, r5
 8006e8a:	4b06      	ldr	r3, [pc, #24]	; (8006ea4 <_svfiprintf_r+0x1f8>)
 8006e8c:	a904      	add	r1, sp, #16
 8006e8e:	4638      	mov	r0, r7
 8006e90:	f7fe faa0 	bl	80053d4 <_printf_i>
 8006e94:	e7eb      	b.n	8006e6e <_svfiprintf_r+0x1c2>
 8006e96:	bf00      	nop
 8006e98:	08008c7c 	.word	0x08008c7c
 8006e9c:	08008c86 	.word	0x08008c86
 8006ea0:	08004e8d 	.word	0x08004e8d
 8006ea4:	08006bf5 	.word	0x08006bf5
 8006ea8:	08008c82 	.word	0x08008c82

08006eac <_sbrk_r>:
 8006eac:	b538      	push	{r3, r4, r5, lr}
 8006eae:	4d06      	ldr	r5, [pc, #24]	; (8006ec8 <_sbrk_r+0x1c>)
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	4608      	mov	r0, r1
 8006eb6:	602b      	str	r3, [r5, #0]
 8006eb8:	f7fa fe76 	bl	8001ba8 <_sbrk>
 8006ebc:	1c43      	adds	r3, r0, #1
 8006ebe:	d102      	bne.n	8006ec6 <_sbrk_r+0x1a>
 8006ec0:	682b      	ldr	r3, [r5, #0]
 8006ec2:	b103      	cbz	r3, 8006ec6 <_sbrk_r+0x1a>
 8006ec4:	6023      	str	r3, [r4, #0]
 8006ec6:	bd38      	pop	{r3, r4, r5, pc}
 8006ec8:	2000134c 	.word	0x2000134c

08006ecc <__assert_func>:
 8006ecc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006ece:	4614      	mov	r4, r2
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	4b09      	ldr	r3, [pc, #36]	; (8006ef8 <__assert_func+0x2c>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4605      	mov	r5, r0
 8006ed8:	68d8      	ldr	r0, [r3, #12]
 8006eda:	b14c      	cbz	r4, 8006ef0 <__assert_func+0x24>
 8006edc:	4b07      	ldr	r3, [pc, #28]	; (8006efc <__assert_func+0x30>)
 8006ede:	9100      	str	r1, [sp, #0]
 8006ee0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ee4:	4906      	ldr	r1, [pc, #24]	; (8006f00 <__assert_func+0x34>)
 8006ee6:	462b      	mov	r3, r5
 8006ee8:	f000 f80e 	bl	8006f08 <fiprintf>
 8006eec:	f000 faa4 	bl	8007438 <abort>
 8006ef0:	4b04      	ldr	r3, [pc, #16]	; (8006f04 <__assert_func+0x38>)
 8006ef2:	461c      	mov	r4, r3
 8006ef4:	e7f3      	b.n	8006ede <__assert_func+0x12>
 8006ef6:	bf00      	nop
 8006ef8:	2000001c 	.word	0x2000001c
 8006efc:	08008c8d 	.word	0x08008c8d
 8006f00:	08008c9a 	.word	0x08008c9a
 8006f04:	08008cc8 	.word	0x08008cc8

08006f08 <fiprintf>:
 8006f08:	b40e      	push	{r1, r2, r3}
 8006f0a:	b503      	push	{r0, r1, lr}
 8006f0c:	4601      	mov	r1, r0
 8006f0e:	ab03      	add	r3, sp, #12
 8006f10:	4805      	ldr	r0, [pc, #20]	; (8006f28 <fiprintf+0x20>)
 8006f12:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f16:	6800      	ldr	r0, [r0, #0]
 8006f18:	9301      	str	r3, [sp, #4]
 8006f1a:	f000 f88f 	bl	800703c <_vfiprintf_r>
 8006f1e:	b002      	add	sp, #8
 8006f20:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f24:	b003      	add	sp, #12
 8006f26:	4770      	bx	lr
 8006f28:	2000001c 	.word	0x2000001c

08006f2c <__ascii_mbtowc>:
 8006f2c:	b082      	sub	sp, #8
 8006f2e:	b901      	cbnz	r1, 8006f32 <__ascii_mbtowc+0x6>
 8006f30:	a901      	add	r1, sp, #4
 8006f32:	b142      	cbz	r2, 8006f46 <__ascii_mbtowc+0x1a>
 8006f34:	b14b      	cbz	r3, 8006f4a <__ascii_mbtowc+0x1e>
 8006f36:	7813      	ldrb	r3, [r2, #0]
 8006f38:	600b      	str	r3, [r1, #0]
 8006f3a:	7812      	ldrb	r2, [r2, #0]
 8006f3c:	1e10      	subs	r0, r2, #0
 8006f3e:	bf18      	it	ne
 8006f40:	2001      	movne	r0, #1
 8006f42:	b002      	add	sp, #8
 8006f44:	4770      	bx	lr
 8006f46:	4610      	mov	r0, r2
 8006f48:	e7fb      	b.n	8006f42 <__ascii_mbtowc+0x16>
 8006f4a:	f06f 0001 	mvn.w	r0, #1
 8006f4e:	e7f8      	b.n	8006f42 <__ascii_mbtowc+0x16>

08006f50 <memmove>:
 8006f50:	4288      	cmp	r0, r1
 8006f52:	b510      	push	{r4, lr}
 8006f54:	eb01 0402 	add.w	r4, r1, r2
 8006f58:	d902      	bls.n	8006f60 <memmove+0x10>
 8006f5a:	4284      	cmp	r4, r0
 8006f5c:	4623      	mov	r3, r4
 8006f5e:	d807      	bhi.n	8006f70 <memmove+0x20>
 8006f60:	1e43      	subs	r3, r0, #1
 8006f62:	42a1      	cmp	r1, r4
 8006f64:	d008      	beq.n	8006f78 <memmove+0x28>
 8006f66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f6a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f6e:	e7f8      	b.n	8006f62 <memmove+0x12>
 8006f70:	4402      	add	r2, r0
 8006f72:	4601      	mov	r1, r0
 8006f74:	428a      	cmp	r2, r1
 8006f76:	d100      	bne.n	8006f7a <memmove+0x2a>
 8006f78:	bd10      	pop	{r4, pc}
 8006f7a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f7e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f82:	e7f7      	b.n	8006f74 <memmove+0x24>

08006f84 <__malloc_lock>:
 8006f84:	4801      	ldr	r0, [pc, #4]	; (8006f8c <__malloc_lock+0x8>)
 8006f86:	f000 bc17 	b.w	80077b8 <__retarget_lock_acquire_recursive>
 8006f8a:	bf00      	nop
 8006f8c:	20001354 	.word	0x20001354

08006f90 <__malloc_unlock>:
 8006f90:	4801      	ldr	r0, [pc, #4]	; (8006f98 <__malloc_unlock+0x8>)
 8006f92:	f000 bc12 	b.w	80077ba <__retarget_lock_release_recursive>
 8006f96:	bf00      	nop
 8006f98:	20001354 	.word	0x20001354

08006f9c <_realloc_r>:
 8006f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f9e:	4607      	mov	r7, r0
 8006fa0:	4614      	mov	r4, r2
 8006fa2:	460e      	mov	r6, r1
 8006fa4:	b921      	cbnz	r1, 8006fb0 <_realloc_r+0x14>
 8006fa6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006faa:	4611      	mov	r1, r2
 8006fac:	f7ff bdc8 	b.w	8006b40 <_malloc_r>
 8006fb0:	b922      	cbnz	r2, 8006fbc <_realloc_r+0x20>
 8006fb2:	f7ff fd75 	bl	8006aa0 <_free_r>
 8006fb6:	4625      	mov	r5, r4
 8006fb8:	4628      	mov	r0, r5
 8006fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fbc:	f000 fc62 	bl	8007884 <_malloc_usable_size_r>
 8006fc0:	42a0      	cmp	r0, r4
 8006fc2:	d20f      	bcs.n	8006fe4 <_realloc_r+0x48>
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	f7ff fdba 	bl	8006b40 <_malloc_r>
 8006fcc:	4605      	mov	r5, r0
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	d0f2      	beq.n	8006fb8 <_realloc_r+0x1c>
 8006fd2:	4631      	mov	r1, r6
 8006fd4:	4622      	mov	r2, r4
 8006fd6:	f7ff f9c7 	bl	8006368 <memcpy>
 8006fda:	4631      	mov	r1, r6
 8006fdc:	4638      	mov	r0, r7
 8006fde:	f7ff fd5f 	bl	8006aa0 <_free_r>
 8006fe2:	e7e9      	b.n	8006fb8 <_realloc_r+0x1c>
 8006fe4:	4635      	mov	r5, r6
 8006fe6:	e7e7      	b.n	8006fb8 <_realloc_r+0x1c>

08006fe8 <__sfputc_r>:
 8006fe8:	6893      	ldr	r3, [r2, #8]
 8006fea:	3b01      	subs	r3, #1
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	b410      	push	{r4}
 8006ff0:	6093      	str	r3, [r2, #8]
 8006ff2:	da08      	bge.n	8007006 <__sfputc_r+0x1e>
 8006ff4:	6994      	ldr	r4, [r2, #24]
 8006ff6:	42a3      	cmp	r3, r4
 8006ff8:	db01      	blt.n	8006ffe <__sfputc_r+0x16>
 8006ffa:	290a      	cmp	r1, #10
 8006ffc:	d103      	bne.n	8007006 <__sfputc_r+0x1e>
 8006ffe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007002:	f000 b94b 	b.w	800729c <__swbuf_r>
 8007006:	6813      	ldr	r3, [r2, #0]
 8007008:	1c58      	adds	r0, r3, #1
 800700a:	6010      	str	r0, [r2, #0]
 800700c:	7019      	strb	r1, [r3, #0]
 800700e:	4608      	mov	r0, r1
 8007010:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007014:	4770      	bx	lr

08007016 <__sfputs_r>:
 8007016:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007018:	4606      	mov	r6, r0
 800701a:	460f      	mov	r7, r1
 800701c:	4614      	mov	r4, r2
 800701e:	18d5      	adds	r5, r2, r3
 8007020:	42ac      	cmp	r4, r5
 8007022:	d101      	bne.n	8007028 <__sfputs_r+0x12>
 8007024:	2000      	movs	r0, #0
 8007026:	e007      	b.n	8007038 <__sfputs_r+0x22>
 8007028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800702c:	463a      	mov	r2, r7
 800702e:	4630      	mov	r0, r6
 8007030:	f7ff ffda 	bl	8006fe8 <__sfputc_r>
 8007034:	1c43      	adds	r3, r0, #1
 8007036:	d1f3      	bne.n	8007020 <__sfputs_r+0xa>
 8007038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800703c <_vfiprintf_r>:
 800703c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007040:	460d      	mov	r5, r1
 8007042:	b09d      	sub	sp, #116	; 0x74
 8007044:	4614      	mov	r4, r2
 8007046:	4698      	mov	r8, r3
 8007048:	4606      	mov	r6, r0
 800704a:	b118      	cbz	r0, 8007054 <_vfiprintf_r+0x18>
 800704c:	6983      	ldr	r3, [r0, #24]
 800704e:	b90b      	cbnz	r3, 8007054 <_vfiprintf_r+0x18>
 8007050:	f000 fb14 	bl	800767c <__sinit>
 8007054:	4b89      	ldr	r3, [pc, #548]	; (800727c <_vfiprintf_r+0x240>)
 8007056:	429d      	cmp	r5, r3
 8007058:	d11b      	bne.n	8007092 <_vfiprintf_r+0x56>
 800705a:	6875      	ldr	r5, [r6, #4]
 800705c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800705e:	07d9      	lsls	r1, r3, #31
 8007060:	d405      	bmi.n	800706e <_vfiprintf_r+0x32>
 8007062:	89ab      	ldrh	r3, [r5, #12]
 8007064:	059a      	lsls	r2, r3, #22
 8007066:	d402      	bmi.n	800706e <_vfiprintf_r+0x32>
 8007068:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800706a:	f000 fba5 	bl	80077b8 <__retarget_lock_acquire_recursive>
 800706e:	89ab      	ldrh	r3, [r5, #12]
 8007070:	071b      	lsls	r3, r3, #28
 8007072:	d501      	bpl.n	8007078 <_vfiprintf_r+0x3c>
 8007074:	692b      	ldr	r3, [r5, #16]
 8007076:	b9eb      	cbnz	r3, 80070b4 <_vfiprintf_r+0x78>
 8007078:	4629      	mov	r1, r5
 800707a:	4630      	mov	r0, r6
 800707c:	f000 f96e 	bl	800735c <__swsetup_r>
 8007080:	b1c0      	cbz	r0, 80070b4 <_vfiprintf_r+0x78>
 8007082:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007084:	07dc      	lsls	r4, r3, #31
 8007086:	d50e      	bpl.n	80070a6 <_vfiprintf_r+0x6a>
 8007088:	f04f 30ff 	mov.w	r0, #4294967295
 800708c:	b01d      	add	sp, #116	; 0x74
 800708e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007092:	4b7b      	ldr	r3, [pc, #492]	; (8007280 <_vfiprintf_r+0x244>)
 8007094:	429d      	cmp	r5, r3
 8007096:	d101      	bne.n	800709c <_vfiprintf_r+0x60>
 8007098:	68b5      	ldr	r5, [r6, #8]
 800709a:	e7df      	b.n	800705c <_vfiprintf_r+0x20>
 800709c:	4b79      	ldr	r3, [pc, #484]	; (8007284 <_vfiprintf_r+0x248>)
 800709e:	429d      	cmp	r5, r3
 80070a0:	bf08      	it	eq
 80070a2:	68f5      	ldreq	r5, [r6, #12]
 80070a4:	e7da      	b.n	800705c <_vfiprintf_r+0x20>
 80070a6:	89ab      	ldrh	r3, [r5, #12]
 80070a8:	0598      	lsls	r0, r3, #22
 80070aa:	d4ed      	bmi.n	8007088 <_vfiprintf_r+0x4c>
 80070ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80070ae:	f000 fb84 	bl	80077ba <__retarget_lock_release_recursive>
 80070b2:	e7e9      	b.n	8007088 <_vfiprintf_r+0x4c>
 80070b4:	2300      	movs	r3, #0
 80070b6:	9309      	str	r3, [sp, #36]	; 0x24
 80070b8:	2320      	movs	r3, #32
 80070ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070be:	f8cd 800c 	str.w	r8, [sp, #12]
 80070c2:	2330      	movs	r3, #48	; 0x30
 80070c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007288 <_vfiprintf_r+0x24c>
 80070c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070cc:	f04f 0901 	mov.w	r9, #1
 80070d0:	4623      	mov	r3, r4
 80070d2:	469a      	mov	sl, r3
 80070d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80070d8:	b10a      	cbz	r2, 80070de <_vfiprintf_r+0xa2>
 80070da:	2a25      	cmp	r2, #37	; 0x25
 80070dc:	d1f9      	bne.n	80070d2 <_vfiprintf_r+0x96>
 80070de:	ebba 0b04 	subs.w	fp, sl, r4
 80070e2:	d00b      	beq.n	80070fc <_vfiprintf_r+0xc0>
 80070e4:	465b      	mov	r3, fp
 80070e6:	4622      	mov	r2, r4
 80070e8:	4629      	mov	r1, r5
 80070ea:	4630      	mov	r0, r6
 80070ec:	f7ff ff93 	bl	8007016 <__sfputs_r>
 80070f0:	3001      	adds	r0, #1
 80070f2:	f000 80aa 	beq.w	800724a <_vfiprintf_r+0x20e>
 80070f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070f8:	445a      	add	r2, fp
 80070fa:	9209      	str	r2, [sp, #36]	; 0x24
 80070fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 80a2 	beq.w	800724a <_vfiprintf_r+0x20e>
 8007106:	2300      	movs	r3, #0
 8007108:	f04f 32ff 	mov.w	r2, #4294967295
 800710c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007110:	f10a 0a01 	add.w	sl, sl, #1
 8007114:	9304      	str	r3, [sp, #16]
 8007116:	9307      	str	r3, [sp, #28]
 8007118:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800711c:	931a      	str	r3, [sp, #104]	; 0x68
 800711e:	4654      	mov	r4, sl
 8007120:	2205      	movs	r2, #5
 8007122:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007126:	4858      	ldr	r0, [pc, #352]	; (8007288 <_vfiprintf_r+0x24c>)
 8007128:	f7f9 f862 	bl	80001f0 <memchr>
 800712c:	9a04      	ldr	r2, [sp, #16]
 800712e:	b9d8      	cbnz	r0, 8007168 <_vfiprintf_r+0x12c>
 8007130:	06d1      	lsls	r1, r2, #27
 8007132:	bf44      	itt	mi
 8007134:	2320      	movmi	r3, #32
 8007136:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800713a:	0713      	lsls	r3, r2, #28
 800713c:	bf44      	itt	mi
 800713e:	232b      	movmi	r3, #43	; 0x2b
 8007140:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007144:	f89a 3000 	ldrb.w	r3, [sl]
 8007148:	2b2a      	cmp	r3, #42	; 0x2a
 800714a:	d015      	beq.n	8007178 <_vfiprintf_r+0x13c>
 800714c:	9a07      	ldr	r2, [sp, #28]
 800714e:	4654      	mov	r4, sl
 8007150:	2000      	movs	r0, #0
 8007152:	f04f 0c0a 	mov.w	ip, #10
 8007156:	4621      	mov	r1, r4
 8007158:	f811 3b01 	ldrb.w	r3, [r1], #1
 800715c:	3b30      	subs	r3, #48	; 0x30
 800715e:	2b09      	cmp	r3, #9
 8007160:	d94e      	bls.n	8007200 <_vfiprintf_r+0x1c4>
 8007162:	b1b0      	cbz	r0, 8007192 <_vfiprintf_r+0x156>
 8007164:	9207      	str	r2, [sp, #28]
 8007166:	e014      	b.n	8007192 <_vfiprintf_r+0x156>
 8007168:	eba0 0308 	sub.w	r3, r0, r8
 800716c:	fa09 f303 	lsl.w	r3, r9, r3
 8007170:	4313      	orrs	r3, r2
 8007172:	9304      	str	r3, [sp, #16]
 8007174:	46a2      	mov	sl, r4
 8007176:	e7d2      	b.n	800711e <_vfiprintf_r+0xe2>
 8007178:	9b03      	ldr	r3, [sp, #12]
 800717a:	1d19      	adds	r1, r3, #4
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	9103      	str	r1, [sp, #12]
 8007180:	2b00      	cmp	r3, #0
 8007182:	bfbb      	ittet	lt
 8007184:	425b      	neglt	r3, r3
 8007186:	f042 0202 	orrlt.w	r2, r2, #2
 800718a:	9307      	strge	r3, [sp, #28]
 800718c:	9307      	strlt	r3, [sp, #28]
 800718e:	bfb8      	it	lt
 8007190:	9204      	strlt	r2, [sp, #16]
 8007192:	7823      	ldrb	r3, [r4, #0]
 8007194:	2b2e      	cmp	r3, #46	; 0x2e
 8007196:	d10c      	bne.n	80071b2 <_vfiprintf_r+0x176>
 8007198:	7863      	ldrb	r3, [r4, #1]
 800719a:	2b2a      	cmp	r3, #42	; 0x2a
 800719c:	d135      	bne.n	800720a <_vfiprintf_r+0x1ce>
 800719e:	9b03      	ldr	r3, [sp, #12]
 80071a0:	1d1a      	adds	r2, r3, #4
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	9203      	str	r2, [sp, #12]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	bfb8      	it	lt
 80071aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80071ae:	3402      	adds	r4, #2
 80071b0:	9305      	str	r3, [sp, #20]
 80071b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007298 <_vfiprintf_r+0x25c>
 80071b6:	7821      	ldrb	r1, [r4, #0]
 80071b8:	2203      	movs	r2, #3
 80071ba:	4650      	mov	r0, sl
 80071bc:	f7f9 f818 	bl	80001f0 <memchr>
 80071c0:	b140      	cbz	r0, 80071d4 <_vfiprintf_r+0x198>
 80071c2:	2340      	movs	r3, #64	; 0x40
 80071c4:	eba0 000a 	sub.w	r0, r0, sl
 80071c8:	fa03 f000 	lsl.w	r0, r3, r0
 80071cc:	9b04      	ldr	r3, [sp, #16]
 80071ce:	4303      	orrs	r3, r0
 80071d0:	3401      	adds	r4, #1
 80071d2:	9304      	str	r3, [sp, #16]
 80071d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071d8:	482c      	ldr	r0, [pc, #176]	; (800728c <_vfiprintf_r+0x250>)
 80071da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80071de:	2206      	movs	r2, #6
 80071e0:	f7f9 f806 	bl	80001f0 <memchr>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d03f      	beq.n	8007268 <_vfiprintf_r+0x22c>
 80071e8:	4b29      	ldr	r3, [pc, #164]	; (8007290 <_vfiprintf_r+0x254>)
 80071ea:	bb1b      	cbnz	r3, 8007234 <_vfiprintf_r+0x1f8>
 80071ec:	9b03      	ldr	r3, [sp, #12]
 80071ee:	3307      	adds	r3, #7
 80071f0:	f023 0307 	bic.w	r3, r3, #7
 80071f4:	3308      	adds	r3, #8
 80071f6:	9303      	str	r3, [sp, #12]
 80071f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071fa:	443b      	add	r3, r7
 80071fc:	9309      	str	r3, [sp, #36]	; 0x24
 80071fe:	e767      	b.n	80070d0 <_vfiprintf_r+0x94>
 8007200:	fb0c 3202 	mla	r2, ip, r2, r3
 8007204:	460c      	mov	r4, r1
 8007206:	2001      	movs	r0, #1
 8007208:	e7a5      	b.n	8007156 <_vfiprintf_r+0x11a>
 800720a:	2300      	movs	r3, #0
 800720c:	3401      	adds	r4, #1
 800720e:	9305      	str	r3, [sp, #20]
 8007210:	4619      	mov	r1, r3
 8007212:	f04f 0c0a 	mov.w	ip, #10
 8007216:	4620      	mov	r0, r4
 8007218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800721c:	3a30      	subs	r2, #48	; 0x30
 800721e:	2a09      	cmp	r2, #9
 8007220:	d903      	bls.n	800722a <_vfiprintf_r+0x1ee>
 8007222:	2b00      	cmp	r3, #0
 8007224:	d0c5      	beq.n	80071b2 <_vfiprintf_r+0x176>
 8007226:	9105      	str	r1, [sp, #20]
 8007228:	e7c3      	b.n	80071b2 <_vfiprintf_r+0x176>
 800722a:	fb0c 2101 	mla	r1, ip, r1, r2
 800722e:	4604      	mov	r4, r0
 8007230:	2301      	movs	r3, #1
 8007232:	e7f0      	b.n	8007216 <_vfiprintf_r+0x1da>
 8007234:	ab03      	add	r3, sp, #12
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	462a      	mov	r2, r5
 800723a:	4b16      	ldr	r3, [pc, #88]	; (8007294 <_vfiprintf_r+0x258>)
 800723c:	a904      	add	r1, sp, #16
 800723e:	4630      	mov	r0, r6
 8007240:	f7fd fe24 	bl	8004e8c <_printf_float>
 8007244:	4607      	mov	r7, r0
 8007246:	1c78      	adds	r0, r7, #1
 8007248:	d1d6      	bne.n	80071f8 <_vfiprintf_r+0x1bc>
 800724a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800724c:	07d9      	lsls	r1, r3, #31
 800724e:	d405      	bmi.n	800725c <_vfiprintf_r+0x220>
 8007250:	89ab      	ldrh	r3, [r5, #12]
 8007252:	059a      	lsls	r2, r3, #22
 8007254:	d402      	bmi.n	800725c <_vfiprintf_r+0x220>
 8007256:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007258:	f000 faaf 	bl	80077ba <__retarget_lock_release_recursive>
 800725c:	89ab      	ldrh	r3, [r5, #12]
 800725e:	065b      	lsls	r3, r3, #25
 8007260:	f53f af12 	bmi.w	8007088 <_vfiprintf_r+0x4c>
 8007264:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007266:	e711      	b.n	800708c <_vfiprintf_r+0x50>
 8007268:	ab03      	add	r3, sp, #12
 800726a:	9300      	str	r3, [sp, #0]
 800726c:	462a      	mov	r2, r5
 800726e:	4b09      	ldr	r3, [pc, #36]	; (8007294 <_vfiprintf_r+0x258>)
 8007270:	a904      	add	r1, sp, #16
 8007272:	4630      	mov	r0, r6
 8007274:	f7fe f8ae 	bl	80053d4 <_printf_i>
 8007278:	e7e4      	b.n	8007244 <_vfiprintf_r+0x208>
 800727a:	bf00      	nop
 800727c:	08008df4 	.word	0x08008df4
 8007280:	08008e14 	.word	0x08008e14
 8007284:	08008dd4 	.word	0x08008dd4
 8007288:	08008c7c 	.word	0x08008c7c
 800728c:	08008c86 	.word	0x08008c86
 8007290:	08004e8d 	.word	0x08004e8d
 8007294:	08007017 	.word	0x08007017
 8007298:	08008c82 	.word	0x08008c82

0800729c <__swbuf_r>:
 800729c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729e:	460e      	mov	r6, r1
 80072a0:	4614      	mov	r4, r2
 80072a2:	4605      	mov	r5, r0
 80072a4:	b118      	cbz	r0, 80072ae <__swbuf_r+0x12>
 80072a6:	6983      	ldr	r3, [r0, #24]
 80072a8:	b90b      	cbnz	r3, 80072ae <__swbuf_r+0x12>
 80072aa:	f000 f9e7 	bl	800767c <__sinit>
 80072ae:	4b21      	ldr	r3, [pc, #132]	; (8007334 <__swbuf_r+0x98>)
 80072b0:	429c      	cmp	r4, r3
 80072b2:	d12b      	bne.n	800730c <__swbuf_r+0x70>
 80072b4:	686c      	ldr	r4, [r5, #4]
 80072b6:	69a3      	ldr	r3, [r4, #24]
 80072b8:	60a3      	str	r3, [r4, #8]
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	071a      	lsls	r2, r3, #28
 80072be:	d52f      	bpl.n	8007320 <__swbuf_r+0x84>
 80072c0:	6923      	ldr	r3, [r4, #16]
 80072c2:	b36b      	cbz	r3, 8007320 <__swbuf_r+0x84>
 80072c4:	6923      	ldr	r3, [r4, #16]
 80072c6:	6820      	ldr	r0, [r4, #0]
 80072c8:	1ac0      	subs	r0, r0, r3
 80072ca:	6963      	ldr	r3, [r4, #20]
 80072cc:	b2f6      	uxtb	r6, r6
 80072ce:	4283      	cmp	r3, r0
 80072d0:	4637      	mov	r7, r6
 80072d2:	dc04      	bgt.n	80072de <__swbuf_r+0x42>
 80072d4:	4621      	mov	r1, r4
 80072d6:	4628      	mov	r0, r5
 80072d8:	f000 f93c 	bl	8007554 <_fflush_r>
 80072dc:	bb30      	cbnz	r0, 800732c <__swbuf_r+0x90>
 80072de:	68a3      	ldr	r3, [r4, #8]
 80072e0:	3b01      	subs	r3, #1
 80072e2:	60a3      	str	r3, [r4, #8]
 80072e4:	6823      	ldr	r3, [r4, #0]
 80072e6:	1c5a      	adds	r2, r3, #1
 80072e8:	6022      	str	r2, [r4, #0]
 80072ea:	701e      	strb	r6, [r3, #0]
 80072ec:	6963      	ldr	r3, [r4, #20]
 80072ee:	3001      	adds	r0, #1
 80072f0:	4283      	cmp	r3, r0
 80072f2:	d004      	beq.n	80072fe <__swbuf_r+0x62>
 80072f4:	89a3      	ldrh	r3, [r4, #12]
 80072f6:	07db      	lsls	r3, r3, #31
 80072f8:	d506      	bpl.n	8007308 <__swbuf_r+0x6c>
 80072fa:	2e0a      	cmp	r6, #10
 80072fc:	d104      	bne.n	8007308 <__swbuf_r+0x6c>
 80072fe:	4621      	mov	r1, r4
 8007300:	4628      	mov	r0, r5
 8007302:	f000 f927 	bl	8007554 <_fflush_r>
 8007306:	b988      	cbnz	r0, 800732c <__swbuf_r+0x90>
 8007308:	4638      	mov	r0, r7
 800730a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800730c:	4b0a      	ldr	r3, [pc, #40]	; (8007338 <__swbuf_r+0x9c>)
 800730e:	429c      	cmp	r4, r3
 8007310:	d101      	bne.n	8007316 <__swbuf_r+0x7a>
 8007312:	68ac      	ldr	r4, [r5, #8]
 8007314:	e7cf      	b.n	80072b6 <__swbuf_r+0x1a>
 8007316:	4b09      	ldr	r3, [pc, #36]	; (800733c <__swbuf_r+0xa0>)
 8007318:	429c      	cmp	r4, r3
 800731a:	bf08      	it	eq
 800731c:	68ec      	ldreq	r4, [r5, #12]
 800731e:	e7ca      	b.n	80072b6 <__swbuf_r+0x1a>
 8007320:	4621      	mov	r1, r4
 8007322:	4628      	mov	r0, r5
 8007324:	f000 f81a 	bl	800735c <__swsetup_r>
 8007328:	2800      	cmp	r0, #0
 800732a:	d0cb      	beq.n	80072c4 <__swbuf_r+0x28>
 800732c:	f04f 37ff 	mov.w	r7, #4294967295
 8007330:	e7ea      	b.n	8007308 <__swbuf_r+0x6c>
 8007332:	bf00      	nop
 8007334:	08008df4 	.word	0x08008df4
 8007338:	08008e14 	.word	0x08008e14
 800733c:	08008dd4 	.word	0x08008dd4

08007340 <__ascii_wctomb>:
 8007340:	b149      	cbz	r1, 8007356 <__ascii_wctomb+0x16>
 8007342:	2aff      	cmp	r2, #255	; 0xff
 8007344:	bf85      	ittet	hi
 8007346:	238a      	movhi	r3, #138	; 0x8a
 8007348:	6003      	strhi	r3, [r0, #0]
 800734a:	700a      	strbls	r2, [r1, #0]
 800734c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007350:	bf98      	it	ls
 8007352:	2001      	movls	r0, #1
 8007354:	4770      	bx	lr
 8007356:	4608      	mov	r0, r1
 8007358:	4770      	bx	lr
	...

0800735c <__swsetup_r>:
 800735c:	4b32      	ldr	r3, [pc, #200]	; (8007428 <__swsetup_r+0xcc>)
 800735e:	b570      	push	{r4, r5, r6, lr}
 8007360:	681d      	ldr	r5, [r3, #0]
 8007362:	4606      	mov	r6, r0
 8007364:	460c      	mov	r4, r1
 8007366:	b125      	cbz	r5, 8007372 <__swsetup_r+0x16>
 8007368:	69ab      	ldr	r3, [r5, #24]
 800736a:	b913      	cbnz	r3, 8007372 <__swsetup_r+0x16>
 800736c:	4628      	mov	r0, r5
 800736e:	f000 f985 	bl	800767c <__sinit>
 8007372:	4b2e      	ldr	r3, [pc, #184]	; (800742c <__swsetup_r+0xd0>)
 8007374:	429c      	cmp	r4, r3
 8007376:	d10f      	bne.n	8007398 <__swsetup_r+0x3c>
 8007378:	686c      	ldr	r4, [r5, #4]
 800737a:	89a3      	ldrh	r3, [r4, #12]
 800737c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007380:	0719      	lsls	r1, r3, #28
 8007382:	d42c      	bmi.n	80073de <__swsetup_r+0x82>
 8007384:	06dd      	lsls	r5, r3, #27
 8007386:	d411      	bmi.n	80073ac <__swsetup_r+0x50>
 8007388:	2309      	movs	r3, #9
 800738a:	6033      	str	r3, [r6, #0]
 800738c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007390:	81a3      	strh	r3, [r4, #12]
 8007392:	f04f 30ff 	mov.w	r0, #4294967295
 8007396:	e03e      	b.n	8007416 <__swsetup_r+0xba>
 8007398:	4b25      	ldr	r3, [pc, #148]	; (8007430 <__swsetup_r+0xd4>)
 800739a:	429c      	cmp	r4, r3
 800739c:	d101      	bne.n	80073a2 <__swsetup_r+0x46>
 800739e:	68ac      	ldr	r4, [r5, #8]
 80073a0:	e7eb      	b.n	800737a <__swsetup_r+0x1e>
 80073a2:	4b24      	ldr	r3, [pc, #144]	; (8007434 <__swsetup_r+0xd8>)
 80073a4:	429c      	cmp	r4, r3
 80073a6:	bf08      	it	eq
 80073a8:	68ec      	ldreq	r4, [r5, #12]
 80073aa:	e7e6      	b.n	800737a <__swsetup_r+0x1e>
 80073ac:	0758      	lsls	r0, r3, #29
 80073ae:	d512      	bpl.n	80073d6 <__swsetup_r+0x7a>
 80073b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073b2:	b141      	cbz	r1, 80073c6 <__swsetup_r+0x6a>
 80073b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073b8:	4299      	cmp	r1, r3
 80073ba:	d002      	beq.n	80073c2 <__swsetup_r+0x66>
 80073bc:	4630      	mov	r0, r6
 80073be:	f7ff fb6f 	bl	8006aa0 <_free_r>
 80073c2:	2300      	movs	r3, #0
 80073c4:	6363      	str	r3, [r4, #52]	; 0x34
 80073c6:	89a3      	ldrh	r3, [r4, #12]
 80073c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073cc:	81a3      	strh	r3, [r4, #12]
 80073ce:	2300      	movs	r3, #0
 80073d0:	6063      	str	r3, [r4, #4]
 80073d2:	6923      	ldr	r3, [r4, #16]
 80073d4:	6023      	str	r3, [r4, #0]
 80073d6:	89a3      	ldrh	r3, [r4, #12]
 80073d8:	f043 0308 	orr.w	r3, r3, #8
 80073dc:	81a3      	strh	r3, [r4, #12]
 80073de:	6923      	ldr	r3, [r4, #16]
 80073e0:	b94b      	cbnz	r3, 80073f6 <__swsetup_r+0x9a>
 80073e2:	89a3      	ldrh	r3, [r4, #12]
 80073e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80073e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073ec:	d003      	beq.n	80073f6 <__swsetup_r+0x9a>
 80073ee:	4621      	mov	r1, r4
 80073f0:	4630      	mov	r0, r6
 80073f2:	f000 fa07 	bl	8007804 <__smakebuf_r>
 80073f6:	89a0      	ldrh	r0, [r4, #12]
 80073f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073fc:	f010 0301 	ands.w	r3, r0, #1
 8007400:	d00a      	beq.n	8007418 <__swsetup_r+0xbc>
 8007402:	2300      	movs	r3, #0
 8007404:	60a3      	str	r3, [r4, #8]
 8007406:	6963      	ldr	r3, [r4, #20]
 8007408:	425b      	negs	r3, r3
 800740a:	61a3      	str	r3, [r4, #24]
 800740c:	6923      	ldr	r3, [r4, #16]
 800740e:	b943      	cbnz	r3, 8007422 <__swsetup_r+0xc6>
 8007410:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007414:	d1ba      	bne.n	800738c <__swsetup_r+0x30>
 8007416:	bd70      	pop	{r4, r5, r6, pc}
 8007418:	0781      	lsls	r1, r0, #30
 800741a:	bf58      	it	pl
 800741c:	6963      	ldrpl	r3, [r4, #20]
 800741e:	60a3      	str	r3, [r4, #8]
 8007420:	e7f4      	b.n	800740c <__swsetup_r+0xb0>
 8007422:	2000      	movs	r0, #0
 8007424:	e7f7      	b.n	8007416 <__swsetup_r+0xba>
 8007426:	bf00      	nop
 8007428:	2000001c 	.word	0x2000001c
 800742c:	08008df4 	.word	0x08008df4
 8007430:	08008e14 	.word	0x08008e14
 8007434:	08008dd4 	.word	0x08008dd4

08007438 <abort>:
 8007438:	b508      	push	{r3, lr}
 800743a:	2006      	movs	r0, #6
 800743c:	f000 fa52 	bl	80078e4 <raise>
 8007440:	2001      	movs	r0, #1
 8007442:	f7fa fb39 	bl	8001ab8 <_exit>
	...

08007448 <__sflush_r>:
 8007448:	898a      	ldrh	r2, [r1, #12]
 800744a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744e:	4605      	mov	r5, r0
 8007450:	0710      	lsls	r0, r2, #28
 8007452:	460c      	mov	r4, r1
 8007454:	d458      	bmi.n	8007508 <__sflush_r+0xc0>
 8007456:	684b      	ldr	r3, [r1, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	dc05      	bgt.n	8007468 <__sflush_r+0x20>
 800745c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	dc02      	bgt.n	8007468 <__sflush_r+0x20>
 8007462:	2000      	movs	r0, #0
 8007464:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007468:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800746a:	2e00      	cmp	r6, #0
 800746c:	d0f9      	beq.n	8007462 <__sflush_r+0x1a>
 800746e:	2300      	movs	r3, #0
 8007470:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007474:	682f      	ldr	r7, [r5, #0]
 8007476:	602b      	str	r3, [r5, #0]
 8007478:	d032      	beq.n	80074e0 <__sflush_r+0x98>
 800747a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800747c:	89a3      	ldrh	r3, [r4, #12]
 800747e:	075a      	lsls	r2, r3, #29
 8007480:	d505      	bpl.n	800748e <__sflush_r+0x46>
 8007482:	6863      	ldr	r3, [r4, #4]
 8007484:	1ac0      	subs	r0, r0, r3
 8007486:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007488:	b10b      	cbz	r3, 800748e <__sflush_r+0x46>
 800748a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800748c:	1ac0      	subs	r0, r0, r3
 800748e:	2300      	movs	r3, #0
 8007490:	4602      	mov	r2, r0
 8007492:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007494:	6a21      	ldr	r1, [r4, #32]
 8007496:	4628      	mov	r0, r5
 8007498:	47b0      	blx	r6
 800749a:	1c43      	adds	r3, r0, #1
 800749c:	89a3      	ldrh	r3, [r4, #12]
 800749e:	d106      	bne.n	80074ae <__sflush_r+0x66>
 80074a0:	6829      	ldr	r1, [r5, #0]
 80074a2:	291d      	cmp	r1, #29
 80074a4:	d82c      	bhi.n	8007500 <__sflush_r+0xb8>
 80074a6:	4a2a      	ldr	r2, [pc, #168]	; (8007550 <__sflush_r+0x108>)
 80074a8:	40ca      	lsrs	r2, r1
 80074aa:	07d6      	lsls	r6, r2, #31
 80074ac:	d528      	bpl.n	8007500 <__sflush_r+0xb8>
 80074ae:	2200      	movs	r2, #0
 80074b0:	6062      	str	r2, [r4, #4]
 80074b2:	04d9      	lsls	r1, r3, #19
 80074b4:	6922      	ldr	r2, [r4, #16]
 80074b6:	6022      	str	r2, [r4, #0]
 80074b8:	d504      	bpl.n	80074c4 <__sflush_r+0x7c>
 80074ba:	1c42      	adds	r2, r0, #1
 80074bc:	d101      	bne.n	80074c2 <__sflush_r+0x7a>
 80074be:	682b      	ldr	r3, [r5, #0]
 80074c0:	b903      	cbnz	r3, 80074c4 <__sflush_r+0x7c>
 80074c2:	6560      	str	r0, [r4, #84]	; 0x54
 80074c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074c6:	602f      	str	r7, [r5, #0]
 80074c8:	2900      	cmp	r1, #0
 80074ca:	d0ca      	beq.n	8007462 <__sflush_r+0x1a>
 80074cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074d0:	4299      	cmp	r1, r3
 80074d2:	d002      	beq.n	80074da <__sflush_r+0x92>
 80074d4:	4628      	mov	r0, r5
 80074d6:	f7ff fae3 	bl	8006aa0 <_free_r>
 80074da:	2000      	movs	r0, #0
 80074dc:	6360      	str	r0, [r4, #52]	; 0x34
 80074de:	e7c1      	b.n	8007464 <__sflush_r+0x1c>
 80074e0:	6a21      	ldr	r1, [r4, #32]
 80074e2:	2301      	movs	r3, #1
 80074e4:	4628      	mov	r0, r5
 80074e6:	47b0      	blx	r6
 80074e8:	1c41      	adds	r1, r0, #1
 80074ea:	d1c7      	bne.n	800747c <__sflush_r+0x34>
 80074ec:	682b      	ldr	r3, [r5, #0]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d0c4      	beq.n	800747c <__sflush_r+0x34>
 80074f2:	2b1d      	cmp	r3, #29
 80074f4:	d001      	beq.n	80074fa <__sflush_r+0xb2>
 80074f6:	2b16      	cmp	r3, #22
 80074f8:	d101      	bne.n	80074fe <__sflush_r+0xb6>
 80074fa:	602f      	str	r7, [r5, #0]
 80074fc:	e7b1      	b.n	8007462 <__sflush_r+0x1a>
 80074fe:	89a3      	ldrh	r3, [r4, #12]
 8007500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007504:	81a3      	strh	r3, [r4, #12]
 8007506:	e7ad      	b.n	8007464 <__sflush_r+0x1c>
 8007508:	690f      	ldr	r7, [r1, #16]
 800750a:	2f00      	cmp	r7, #0
 800750c:	d0a9      	beq.n	8007462 <__sflush_r+0x1a>
 800750e:	0793      	lsls	r3, r2, #30
 8007510:	680e      	ldr	r6, [r1, #0]
 8007512:	bf08      	it	eq
 8007514:	694b      	ldreq	r3, [r1, #20]
 8007516:	600f      	str	r7, [r1, #0]
 8007518:	bf18      	it	ne
 800751a:	2300      	movne	r3, #0
 800751c:	eba6 0807 	sub.w	r8, r6, r7
 8007520:	608b      	str	r3, [r1, #8]
 8007522:	f1b8 0f00 	cmp.w	r8, #0
 8007526:	dd9c      	ble.n	8007462 <__sflush_r+0x1a>
 8007528:	6a21      	ldr	r1, [r4, #32]
 800752a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800752c:	4643      	mov	r3, r8
 800752e:	463a      	mov	r2, r7
 8007530:	4628      	mov	r0, r5
 8007532:	47b0      	blx	r6
 8007534:	2800      	cmp	r0, #0
 8007536:	dc06      	bgt.n	8007546 <__sflush_r+0xfe>
 8007538:	89a3      	ldrh	r3, [r4, #12]
 800753a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800753e:	81a3      	strh	r3, [r4, #12]
 8007540:	f04f 30ff 	mov.w	r0, #4294967295
 8007544:	e78e      	b.n	8007464 <__sflush_r+0x1c>
 8007546:	4407      	add	r7, r0
 8007548:	eba8 0800 	sub.w	r8, r8, r0
 800754c:	e7e9      	b.n	8007522 <__sflush_r+0xda>
 800754e:	bf00      	nop
 8007550:	20400001 	.word	0x20400001

08007554 <_fflush_r>:
 8007554:	b538      	push	{r3, r4, r5, lr}
 8007556:	690b      	ldr	r3, [r1, #16]
 8007558:	4605      	mov	r5, r0
 800755a:	460c      	mov	r4, r1
 800755c:	b913      	cbnz	r3, 8007564 <_fflush_r+0x10>
 800755e:	2500      	movs	r5, #0
 8007560:	4628      	mov	r0, r5
 8007562:	bd38      	pop	{r3, r4, r5, pc}
 8007564:	b118      	cbz	r0, 800756e <_fflush_r+0x1a>
 8007566:	6983      	ldr	r3, [r0, #24]
 8007568:	b90b      	cbnz	r3, 800756e <_fflush_r+0x1a>
 800756a:	f000 f887 	bl	800767c <__sinit>
 800756e:	4b14      	ldr	r3, [pc, #80]	; (80075c0 <_fflush_r+0x6c>)
 8007570:	429c      	cmp	r4, r3
 8007572:	d11b      	bne.n	80075ac <_fflush_r+0x58>
 8007574:	686c      	ldr	r4, [r5, #4]
 8007576:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d0ef      	beq.n	800755e <_fflush_r+0xa>
 800757e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007580:	07d0      	lsls	r0, r2, #31
 8007582:	d404      	bmi.n	800758e <_fflush_r+0x3a>
 8007584:	0599      	lsls	r1, r3, #22
 8007586:	d402      	bmi.n	800758e <_fflush_r+0x3a>
 8007588:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800758a:	f000 f915 	bl	80077b8 <__retarget_lock_acquire_recursive>
 800758e:	4628      	mov	r0, r5
 8007590:	4621      	mov	r1, r4
 8007592:	f7ff ff59 	bl	8007448 <__sflush_r>
 8007596:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007598:	07da      	lsls	r2, r3, #31
 800759a:	4605      	mov	r5, r0
 800759c:	d4e0      	bmi.n	8007560 <_fflush_r+0xc>
 800759e:	89a3      	ldrh	r3, [r4, #12]
 80075a0:	059b      	lsls	r3, r3, #22
 80075a2:	d4dd      	bmi.n	8007560 <_fflush_r+0xc>
 80075a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075a6:	f000 f908 	bl	80077ba <__retarget_lock_release_recursive>
 80075aa:	e7d9      	b.n	8007560 <_fflush_r+0xc>
 80075ac:	4b05      	ldr	r3, [pc, #20]	; (80075c4 <_fflush_r+0x70>)
 80075ae:	429c      	cmp	r4, r3
 80075b0:	d101      	bne.n	80075b6 <_fflush_r+0x62>
 80075b2:	68ac      	ldr	r4, [r5, #8]
 80075b4:	e7df      	b.n	8007576 <_fflush_r+0x22>
 80075b6:	4b04      	ldr	r3, [pc, #16]	; (80075c8 <_fflush_r+0x74>)
 80075b8:	429c      	cmp	r4, r3
 80075ba:	bf08      	it	eq
 80075bc:	68ec      	ldreq	r4, [r5, #12]
 80075be:	e7da      	b.n	8007576 <_fflush_r+0x22>
 80075c0:	08008df4 	.word	0x08008df4
 80075c4:	08008e14 	.word	0x08008e14
 80075c8:	08008dd4 	.word	0x08008dd4

080075cc <std>:
 80075cc:	2300      	movs	r3, #0
 80075ce:	b510      	push	{r4, lr}
 80075d0:	4604      	mov	r4, r0
 80075d2:	e9c0 3300 	strd	r3, r3, [r0]
 80075d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075da:	6083      	str	r3, [r0, #8]
 80075dc:	8181      	strh	r1, [r0, #12]
 80075de:	6643      	str	r3, [r0, #100]	; 0x64
 80075e0:	81c2      	strh	r2, [r0, #14]
 80075e2:	6183      	str	r3, [r0, #24]
 80075e4:	4619      	mov	r1, r3
 80075e6:	2208      	movs	r2, #8
 80075e8:	305c      	adds	r0, #92	; 0x5c
 80075ea:	f7fd fba7 	bl	8004d3c <memset>
 80075ee:	4b05      	ldr	r3, [pc, #20]	; (8007604 <std+0x38>)
 80075f0:	6263      	str	r3, [r4, #36]	; 0x24
 80075f2:	4b05      	ldr	r3, [pc, #20]	; (8007608 <std+0x3c>)
 80075f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80075f6:	4b05      	ldr	r3, [pc, #20]	; (800760c <std+0x40>)
 80075f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80075fa:	4b05      	ldr	r3, [pc, #20]	; (8007610 <std+0x44>)
 80075fc:	6224      	str	r4, [r4, #32]
 80075fe:	6323      	str	r3, [r4, #48]	; 0x30
 8007600:	bd10      	pop	{r4, pc}
 8007602:	bf00      	nop
 8007604:	0800791d 	.word	0x0800791d
 8007608:	0800793f 	.word	0x0800793f
 800760c:	08007977 	.word	0x08007977
 8007610:	0800799b 	.word	0x0800799b

08007614 <_cleanup_r>:
 8007614:	4901      	ldr	r1, [pc, #4]	; (800761c <_cleanup_r+0x8>)
 8007616:	f000 b8af 	b.w	8007778 <_fwalk_reent>
 800761a:	bf00      	nop
 800761c:	08007555 	.word	0x08007555

08007620 <__sfmoreglue>:
 8007620:	b570      	push	{r4, r5, r6, lr}
 8007622:	1e4a      	subs	r2, r1, #1
 8007624:	2568      	movs	r5, #104	; 0x68
 8007626:	4355      	muls	r5, r2
 8007628:	460e      	mov	r6, r1
 800762a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800762e:	f7ff fa87 	bl	8006b40 <_malloc_r>
 8007632:	4604      	mov	r4, r0
 8007634:	b140      	cbz	r0, 8007648 <__sfmoreglue+0x28>
 8007636:	2100      	movs	r1, #0
 8007638:	e9c0 1600 	strd	r1, r6, [r0]
 800763c:	300c      	adds	r0, #12
 800763e:	60a0      	str	r0, [r4, #8]
 8007640:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007644:	f7fd fb7a 	bl	8004d3c <memset>
 8007648:	4620      	mov	r0, r4
 800764a:	bd70      	pop	{r4, r5, r6, pc}

0800764c <__sfp_lock_acquire>:
 800764c:	4801      	ldr	r0, [pc, #4]	; (8007654 <__sfp_lock_acquire+0x8>)
 800764e:	f000 b8b3 	b.w	80077b8 <__retarget_lock_acquire_recursive>
 8007652:	bf00      	nop
 8007654:	20001358 	.word	0x20001358

08007658 <__sfp_lock_release>:
 8007658:	4801      	ldr	r0, [pc, #4]	; (8007660 <__sfp_lock_release+0x8>)
 800765a:	f000 b8ae 	b.w	80077ba <__retarget_lock_release_recursive>
 800765e:	bf00      	nop
 8007660:	20001358 	.word	0x20001358

08007664 <__sinit_lock_acquire>:
 8007664:	4801      	ldr	r0, [pc, #4]	; (800766c <__sinit_lock_acquire+0x8>)
 8007666:	f000 b8a7 	b.w	80077b8 <__retarget_lock_acquire_recursive>
 800766a:	bf00      	nop
 800766c:	20001353 	.word	0x20001353

08007670 <__sinit_lock_release>:
 8007670:	4801      	ldr	r0, [pc, #4]	; (8007678 <__sinit_lock_release+0x8>)
 8007672:	f000 b8a2 	b.w	80077ba <__retarget_lock_release_recursive>
 8007676:	bf00      	nop
 8007678:	20001353 	.word	0x20001353

0800767c <__sinit>:
 800767c:	b510      	push	{r4, lr}
 800767e:	4604      	mov	r4, r0
 8007680:	f7ff fff0 	bl	8007664 <__sinit_lock_acquire>
 8007684:	69a3      	ldr	r3, [r4, #24]
 8007686:	b11b      	cbz	r3, 8007690 <__sinit+0x14>
 8007688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800768c:	f7ff bff0 	b.w	8007670 <__sinit_lock_release>
 8007690:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007694:	6523      	str	r3, [r4, #80]	; 0x50
 8007696:	4b13      	ldr	r3, [pc, #76]	; (80076e4 <__sinit+0x68>)
 8007698:	4a13      	ldr	r2, [pc, #76]	; (80076e8 <__sinit+0x6c>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	62a2      	str	r2, [r4, #40]	; 0x28
 800769e:	42a3      	cmp	r3, r4
 80076a0:	bf04      	itt	eq
 80076a2:	2301      	moveq	r3, #1
 80076a4:	61a3      	streq	r3, [r4, #24]
 80076a6:	4620      	mov	r0, r4
 80076a8:	f000 f820 	bl	80076ec <__sfp>
 80076ac:	6060      	str	r0, [r4, #4]
 80076ae:	4620      	mov	r0, r4
 80076b0:	f000 f81c 	bl	80076ec <__sfp>
 80076b4:	60a0      	str	r0, [r4, #8]
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 f818 	bl	80076ec <__sfp>
 80076bc:	2200      	movs	r2, #0
 80076be:	60e0      	str	r0, [r4, #12]
 80076c0:	2104      	movs	r1, #4
 80076c2:	6860      	ldr	r0, [r4, #4]
 80076c4:	f7ff ff82 	bl	80075cc <std>
 80076c8:	68a0      	ldr	r0, [r4, #8]
 80076ca:	2201      	movs	r2, #1
 80076cc:	2109      	movs	r1, #9
 80076ce:	f7ff ff7d 	bl	80075cc <std>
 80076d2:	68e0      	ldr	r0, [r4, #12]
 80076d4:	2202      	movs	r2, #2
 80076d6:	2112      	movs	r1, #18
 80076d8:	f7ff ff78 	bl	80075cc <std>
 80076dc:	2301      	movs	r3, #1
 80076de:	61a3      	str	r3, [r4, #24]
 80076e0:	e7d2      	b.n	8007688 <__sinit+0xc>
 80076e2:	bf00      	nop
 80076e4:	08008a50 	.word	0x08008a50
 80076e8:	08007615 	.word	0x08007615

080076ec <__sfp>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	4607      	mov	r7, r0
 80076f0:	f7ff ffac 	bl	800764c <__sfp_lock_acquire>
 80076f4:	4b1e      	ldr	r3, [pc, #120]	; (8007770 <__sfp+0x84>)
 80076f6:	681e      	ldr	r6, [r3, #0]
 80076f8:	69b3      	ldr	r3, [r6, #24]
 80076fa:	b913      	cbnz	r3, 8007702 <__sfp+0x16>
 80076fc:	4630      	mov	r0, r6
 80076fe:	f7ff ffbd 	bl	800767c <__sinit>
 8007702:	3648      	adds	r6, #72	; 0x48
 8007704:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007708:	3b01      	subs	r3, #1
 800770a:	d503      	bpl.n	8007714 <__sfp+0x28>
 800770c:	6833      	ldr	r3, [r6, #0]
 800770e:	b30b      	cbz	r3, 8007754 <__sfp+0x68>
 8007710:	6836      	ldr	r6, [r6, #0]
 8007712:	e7f7      	b.n	8007704 <__sfp+0x18>
 8007714:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007718:	b9d5      	cbnz	r5, 8007750 <__sfp+0x64>
 800771a:	4b16      	ldr	r3, [pc, #88]	; (8007774 <__sfp+0x88>)
 800771c:	60e3      	str	r3, [r4, #12]
 800771e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007722:	6665      	str	r5, [r4, #100]	; 0x64
 8007724:	f000 f847 	bl	80077b6 <__retarget_lock_init_recursive>
 8007728:	f7ff ff96 	bl	8007658 <__sfp_lock_release>
 800772c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007730:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007734:	6025      	str	r5, [r4, #0]
 8007736:	61a5      	str	r5, [r4, #24]
 8007738:	2208      	movs	r2, #8
 800773a:	4629      	mov	r1, r5
 800773c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007740:	f7fd fafc 	bl	8004d3c <memset>
 8007744:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007748:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800774c:	4620      	mov	r0, r4
 800774e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007750:	3468      	adds	r4, #104	; 0x68
 8007752:	e7d9      	b.n	8007708 <__sfp+0x1c>
 8007754:	2104      	movs	r1, #4
 8007756:	4638      	mov	r0, r7
 8007758:	f7ff ff62 	bl	8007620 <__sfmoreglue>
 800775c:	4604      	mov	r4, r0
 800775e:	6030      	str	r0, [r6, #0]
 8007760:	2800      	cmp	r0, #0
 8007762:	d1d5      	bne.n	8007710 <__sfp+0x24>
 8007764:	f7ff ff78 	bl	8007658 <__sfp_lock_release>
 8007768:	230c      	movs	r3, #12
 800776a:	603b      	str	r3, [r7, #0]
 800776c:	e7ee      	b.n	800774c <__sfp+0x60>
 800776e:	bf00      	nop
 8007770:	08008a50 	.word	0x08008a50
 8007774:	ffff0001 	.word	0xffff0001

08007778 <_fwalk_reent>:
 8007778:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800777c:	4606      	mov	r6, r0
 800777e:	4688      	mov	r8, r1
 8007780:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007784:	2700      	movs	r7, #0
 8007786:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800778a:	f1b9 0901 	subs.w	r9, r9, #1
 800778e:	d505      	bpl.n	800779c <_fwalk_reent+0x24>
 8007790:	6824      	ldr	r4, [r4, #0]
 8007792:	2c00      	cmp	r4, #0
 8007794:	d1f7      	bne.n	8007786 <_fwalk_reent+0xe>
 8007796:	4638      	mov	r0, r7
 8007798:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800779c:	89ab      	ldrh	r3, [r5, #12]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d907      	bls.n	80077b2 <_fwalk_reent+0x3a>
 80077a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077a6:	3301      	adds	r3, #1
 80077a8:	d003      	beq.n	80077b2 <_fwalk_reent+0x3a>
 80077aa:	4629      	mov	r1, r5
 80077ac:	4630      	mov	r0, r6
 80077ae:	47c0      	blx	r8
 80077b0:	4307      	orrs	r7, r0
 80077b2:	3568      	adds	r5, #104	; 0x68
 80077b4:	e7e9      	b.n	800778a <_fwalk_reent+0x12>

080077b6 <__retarget_lock_init_recursive>:
 80077b6:	4770      	bx	lr

080077b8 <__retarget_lock_acquire_recursive>:
 80077b8:	4770      	bx	lr

080077ba <__retarget_lock_release_recursive>:
 80077ba:	4770      	bx	lr

080077bc <__swhatbuf_r>:
 80077bc:	b570      	push	{r4, r5, r6, lr}
 80077be:	460e      	mov	r6, r1
 80077c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077c4:	2900      	cmp	r1, #0
 80077c6:	b096      	sub	sp, #88	; 0x58
 80077c8:	4614      	mov	r4, r2
 80077ca:	461d      	mov	r5, r3
 80077cc:	da07      	bge.n	80077de <__swhatbuf_r+0x22>
 80077ce:	2300      	movs	r3, #0
 80077d0:	602b      	str	r3, [r5, #0]
 80077d2:	89b3      	ldrh	r3, [r6, #12]
 80077d4:	061a      	lsls	r2, r3, #24
 80077d6:	d410      	bmi.n	80077fa <__swhatbuf_r+0x3e>
 80077d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077dc:	e00e      	b.n	80077fc <__swhatbuf_r+0x40>
 80077de:	466a      	mov	r2, sp
 80077e0:	f000 f902 	bl	80079e8 <_fstat_r>
 80077e4:	2800      	cmp	r0, #0
 80077e6:	dbf2      	blt.n	80077ce <__swhatbuf_r+0x12>
 80077e8:	9a01      	ldr	r2, [sp, #4]
 80077ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80077f2:	425a      	negs	r2, r3
 80077f4:	415a      	adcs	r2, r3
 80077f6:	602a      	str	r2, [r5, #0]
 80077f8:	e7ee      	b.n	80077d8 <__swhatbuf_r+0x1c>
 80077fa:	2340      	movs	r3, #64	; 0x40
 80077fc:	2000      	movs	r0, #0
 80077fe:	6023      	str	r3, [r4, #0]
 8007800:	b016      	add	sp, #88	; 0x58
 8007802:	bd70      	pop	{r4, r5, r6, pc}

08007804 <__smakebuf_r>:
 8007804:	898b      	ldrh	r3, [r1, #12]
 8007806:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007808:	079d      	lsls	r5, r3, #30
 800780a:	4606      	mov	r6, r0
 800780c:	460c      	mov	r4, r1
 800780e:	d507      	bpl.n	8007820 <__smakebuf_r+0x1c>
 8007810:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	6123      	str	r3, [r4, #16]
 8007818:	2301      	movs	r3, #1
 800781a:	6163      	str	r3, [r4, #20]
 800781c:	b002      	add	sp, #8
 800781e:	bd70      	pop	{r4, r5, r6, pc}
 8007820:	ab01      	add	r3, sp, #4
 8007822:	466a      	mov	r2, sp
 8007824:	f7ff ffca 	bl	80077bc <__swhatbuf_r>
 8007828:	9900      	ldr	r1, [sp, #0]
 800782a:	4605      	mov	r5, r0
 800782c:	4630      	mov	r0, r6
 800782e:	f7ff f987 	bl	8006b40 <_malloc_r>
 8007832:	b948      	cbnz	r0, 8007848 <__smakebuf_r+0x44>
 8007834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007838:	059a      	lsls	r2, r3, #22
 800783a:	d4ef      	bmi.n	800781c <__smakebuf_r+0x18>
 800783c:	f023 0303 	bic.w	r3, r3, #3
 8007840:	f043 0302 	orr.w	r3, r3, #2
 8007844:	81a3      	strh	r3, [r4, #12]
 8007846:	e7e3      	b.n	8007810 <__smakebuf_r+0xc>
 8007848:	4b0d      	ldr	r3, [pc, #52]	; (8007880 <__smakebuf_r+0x7c>)
 800784a:	62b3      	str	r3, [r6, #40]	; 0x28
 800784c:	89a3      	ldrh	r3, [r4, #12]
 800784e:	6020      	str	r0, [r4, #0]
 8007850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007854:	81a3      	strh	r3, [r4, #12]
 8007856:	9b00      	ldr	r3, [sp, #0]
 8007858:	6163      	str	r3, [r4, #20]
 800785a:	9b01      	ldr	r3, [sp, #4]
 800785c:	6120      	str	r0, [r4, #16]
 800785e:	b15b      	cbz	r3, 8007878 <__smakebuf_r+0x74>
 8007860:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007864:	4630      	mov	r0, r6
 8007866:	f000 f8d1 	bl	8007a0c <_isatty_r>
 800786a:	b128      	cbz	r0, 8007878 <__smakebuf_r+0x74>
 800786c:	89a3      	ldrh	r3, [r4, #12]
 800786e:	f023 0303 	bic.w	r3, r3, #3
 8007872:	f043 0301 	orr.w	r3, r3, #1
 8007876:	81a3      	strh	r3, [r4, #12]
 8007878:	89a0      	ldrh	r0, [r4, #12]
 800787a:	4305      	orrs	r5, r0
 800787c:	81a5      	strh	r5, [r4, #12]
 800787e:	e7cd      	b.n	800781c <__smakebuf_r+0x18>
 8007880:	08007615 	.word	0x08007615

08007884 <_malloc_usable_size_r>:
 8007884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007888:	1f18      	subs	r0, r3, #4
 800788a:	2b00      	cmp	r3, #0
 800788c:	bfbc      	itt	lt
 800788e:	580b      	ldrlt	r3, [r1, r0]
 8007890:	18c0      	addlt	r0, r0, r3
 8007892:	4770      	bx	lr

08007894 <_raise_r>:
 8007894:	291f      	cmp	r1, #31
 8007896:	b538      	push	{r3, r4, r5, lr}
 8007898:	4604      	mov	r4, r0
 800789a:	460d      	mov	r5, r1
 800789c:	d904      	bls.n	80078a8 <_raise_r+0x14>
 800789e:	2316      	movs	r3, #22
 80078a0:	6003      	str	r3, [r0, #0]
 80078a2:	f04f 30ff 	mov.w	r0, #4294967295
 80078a6:	bd38      	pop	{r3, r4, r5, pc}
 80078a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80078aa:	b112      	cbz	r2, 80078b2 <_raise_r+0x1e>
 80078ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80078b0:	b94b      	cbnz	r3, 80078c6 <_raise_r+0x32>
 80078b2:	4620      	mov	r0, r4
 80078b4:	f000 f830 	bl	8007918 <_getpid_r>
 80078b8:	462a      	mov	r2, r5
 80078ba:	4601      	mov	r1, r0
 80078bc:	4620      	mov	r0, r4
 80078be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80078c2:	f000 b817 	b.w	80078f4 <_kill_r>
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d00a      	beq.n	80078e0 <_raise_r+0x4c>
 80078ca:	1c59      	adds	r1, r3, #1
 80078cc:	d103      	bne.n	80078d6 <_raise_r+0x42>
 80078ce:	2316      	movs	r3, #22
 80078d0:	6003      	str	r3, [r0, #0]
 80078d2:	2001      	movs	r0, #1
 80078d4:	e7e7      	b.n	80078a6 <_raise_r+0x12>
 80078d6:	2400      	movs	r4, #0
 80078d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80078dc:	4628      	mov	r0, r5
 80078de:	4798      	blx	r3
 80078e0:	2000      	movs	r0, #0
 80078e2:	e7e0      	b.n	80078a6 <_raise_r+0x12>

080078e4 <raise>:
 80078e4:	4b02      	ldr	r3, [pc, #8]	; (80078f0 <raise+0xc>)
 80078e6:	4601      	mov	r1, r0
 80078e8:	6818      	ldr	r0, [r3, #0]
 80078ea:	f7ff bfd3 	b.w	8007894 <_raise_r>
 80078ee:	bf00      	nop
 80078f0:	2000001c 	.word	0x2000001c

080078f4 <_kill_r>:
 80078f4:	b538      	push	{r3, r4, r5, lr}
 80078f6:	4d07      	ldr	r5, [pc, #28]	; (8007914 <_kill_r+0x20>)
 80078f8:	2300      	movs	r3, #0
 80078fa:	4604      	mov	r4, r0
 80078fc:	4608      	mov	r0, r1
 80078fe:	4611      	mov	r1, r2
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	f7fa f8c9 	bl	8001a98 <_kill>
 8007906:	1c43      	adds	r3, r0, #1
 8007908:	d102      	bne.n	8007910 <_kill_r+0x1c>
 800790a:	682b      	ldr	r3, [r5, #0]
 800790c:	b103      	cbz	r3, 8007910 <_kill_r+0x1c>
 800790e:	6023      	str	r3, [r4, #0]
 8007910:	bd38      	pop	{r3, r4, r5, pc}
 8007912:	bf00      	nop
 8007914:	2000134c 	.word	0x2000134c

08007918 <_getpid_r>:
 8007918:	f7fa b8b6 	b.w	8001a88 <_getpid>

0800791c <__sread>:
 800791c:	b510      	push	{r4, lr}
 800791e:	460c      	mov	r4, r1
 8007920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007924:	f000 f894 	bl	8007a50 <_read_r>
 8007928:	2800      	cmp	r0, #0
 800792a:	bfab      	itete	ge
 800792c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800792e:	89a3      	ldrhlt	r3, [r4, #12]
 8007930:	181b      	addge	r3, r3, r0
 8007932:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007936:	bfac      	ite	ge
 8007938:	6563      	strge	r3, [r4, #84]	; 0x54
 800793a:	81a3      	strhlt	r3, [r4, #12]
 800793c:	bd10      	pop	{r4, pc}

0800793e <__swrite>:
 800793e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007942:	461f      	mov	r7, r3
 8007944:	898b      	ldrh	r3, [r1, #12]
 8007946:	05db      	lsls	r3, r3, #23
 8007948:	4605      	mov	r5, r0
 800794a:	460c      	mov	r4, r1
 800794c:	4616      	mov	r6, r2
 800794e:	d505      	bpl.n	800795c <__swrite+0x1e>
 8007950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007954:	2302      	movs	r3, #2
 8007956:	2200      	movs	r2, #0
 8007958:	f000 f868 	bl	8007a2c <_lseek_r>
 800795c:	89a3      	ldrh	r3, [r4, #12]
 800795e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007962:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007966:	81a3      	strh	r3, [r4, #12]
 8007968:	4632      	mov	r2, r6
 800796a:	463b      	mov	r3, r7
 800796c:	4628      	mov	r0, r5
 800796e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007972:	f000 b817 	b.w	80079a4 <_write_r>

08007976 <__sseek>:
 8007976:	b510      	push	{r4, lr}
 8007978:	460c      	mov	r4, r1
 800797a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800797e:	f000 f855 	bl	8007a2c <_lseek_r>
 8007982:	1c43      	adds	r3, r0, #1
 8007984:	89a3      	ldrh	r3, [r4, #12]
 8007986:	bf15      	itete	ne
 8007988:	6560      	strne	r0, [r4, #84]	; 0x54
 800798a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800798e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007992:	81a3      	strheq	r3, [r4, #12]
 8007994:	bf18      	it	ne
 8007996:	81a3      	strhne	r3, [r4, #12]
 8007998:	bd10      	pop	{r4, pc}

0800799a <__sclose>:
 800799a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800799e:	f000 b813 	b.w	80079c8 <_close_r>
	...

080079a4 <_write_r>:
 80079a4:	b538      	push	{r3, r4, r5, lr}
 80079a6:	4d07      	ldr	r5, [pc, #28]	; (80079c4 <_write_r+0x20>)
 80079a8:	4604      	mov	r4, r0
 80079aa:	4608      	mov	r0, r1
 80079ac:	4611      	mov	r1, r2
 80079ae:	2200      	movs	r2, #0
 80079b0:	602a      	str	r2, [r5, #0]
 80079b2:	461a      	mov	r2, r3
 80079b4:	f7fa f8a7 	bl	8001b06 <_write>
 80079b8:	1c43      	adds	r3, r0, #1
 80079ba:	d102      	bne.n	80079c2 <_write_r+0x1e>
 80079bc:	682b      	ldr	r3, [r5, #0]
 80079be:	b103      	cbz	r3, 80079c2 <_write_r+0x1e>
 80079c0:	6023      	str	r3, [r4, #0]
 80079c2:	bd38      	pop	{r3, r4, r5, pc}
 80079c4:	2000134c 	.word	0x2000134c

080079c8 <_close_r>:
 80079c8:	b538      	push	{r3, r4, r5, lr}
 80079ca:	4d06      	ldr	r5, [pc, #24]	; (80079e4 <_close_r+0x1c>)
 80079cc:	2300      	movs	r3, #0
 80079ce:	4604      	mov	r4, r0
 80079d0:	4608      	mov	r0, r1
 80079d2:	602b      	str	r3, [r5, #0]
 80079d4:	f7fa f8b3 	bl	8001b3e <_close>
 80079d8:	1c43      	adds	r3, r0, #1
 80079da:	d102      	bne.n	80079e2 <_close_r+0x1a>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	b103      	cbz	r3, 80079e2 <_close_r+0x1a>
 80079e0:	6023      	str	r3, [r4, #0]
 80079e2:	bd38      	pop	{r3, r4, r5, pc}
 80079e4:	2000134c 	.word	0x2000134c

080079e8 <_fstat_r>:
 80079e8:	b538      	push	{r3, r4, r5, lr}
 80079ea:	4d07      	ldr	r5, [pc, #28]	; (8007a08 <_fstat_r+0x20>)
 80079ec:	2300      	movs	r3, #0
 80079ee:	4604      	mov	r4, r0
 80079f0:	4608      	mov	r0, r1
 80079f2:	4611      	mov	r1, r2
 80079f4:	602b      	str	r3, [r5, #0]
 80079f6:	f7fa f8ae 	bl	8001b56 <_fstat>
 80079fa:	1c43      	adds	r3, r0, #1
 80079fc:	d102      	bne.n	8007a04 <_fstat_r+0x1c>
 80079fe:	682b      	ldr	r3, [r5, #0]
 8007a00:	b103      	cbz	r3, 8007a04 <_fstat_r+0x1c>
 8007a02:	6023      	str	r3, [r4, #0]
 8007a04:	bd38      	pop	{r3, r4, r5, pc}
 8007a06:	bf00      	nop
 8007a08:	2000134c 	.word	0x2000134c

08007a0c <_isatty_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4d06      	ldr	r5, [pc, #24]	; (8007a28 <_isatty_r+0x1c>)
 8007a10:	2300      	movs	r3, #0
 8007a12:	4604      	mov	r4, r0
 8007a14:	4608      	mov	r0, r1
 8007a16:	602b      	str	r3, [r5, #0]
 8007a18:	f7fa f8ad 	bl	8001b76 <_isatty>
 8007a1c:	1c43      	adds	r3, r0, #1
 8007a1e:	d102      	bne.n	8007a26 <_isatty_r+0x1a>
 8007a20:	682b      	ldr	r3, [r5, #0]
 8007a22:	b103      	cbz	r3, 8007a26 <_isatty_r+0x1a>
 8007a24:	6023      	str	r3, [r4, #0]
 8007a26:	bd38      	pop	{r3, r4, r5, pc}
 8007a28:	2000134c 	.word	0x2000134c

08007a2c <_lseek_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4d07      	ldr	r5, [pc, #28]	; (8007a4c <_lseek_r+0x20>)
 8007a30:	4604      	mov	r4, r0
 8007a32:	4608      	mov	r0, r1
 8007a34:	4611      	mov	r1, r2
 8007a36:	2200      	movs	r2, #0
 8007a38:	602a      	str	r2, [r5, #0]
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	f7fa f8a6 	bl	8001b8c <_lseek>
 8007a40:	1c43      	adds	r3, r0, #1
 8007a42:	d102      	bne.n	8007a4a <_lseek_r+0x1e>
 8007a44:	682b      	ldr	r3, [r5, #0]
 8007a46:	b103      	cbz	r3, 8007a4a <_lseek_r+0x1e>
 8007a48:	6023      	str	r3, [r4, #0]
 8007a4a:	bd38      	pop	{r3, r4, r5, pc}
 8007a4c:	2000134c 	.word	0x2000134c

08007a50 <_read_r>:
 8007a50:	b538      	push	{r3, r4, r5, lr}
 8007a52:	4d07      	ldr	r5, [pc, #28]	; (8007a70 <_read_r+0x20>)
 8007a54:	4604      	mov	r4, r0
 8007a56:	4608      	mov	r0, r1
 8007a58:	4611      	mov	r1, r2
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	602a      	str	r2, [r5, #0]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f7fa f834 	bl	8001acc <_read>
 8007a64:	1c43      	adds	r3, r0, #1
 8007a66:	d102      	bne.n	8007a6e <_read_r+0x1e>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	b103      	cbz	r3, 8007a6e <_read_r+0x1e>
 8007a6c:	6023      	str	r3, [r4, #0]
 8007a6e:	bd38      	pop	{r3, r4, r5, pc}
 8007a70:	2000134c 	.word	0x2000134c

08007a74 <pow>:
 8007a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a78:	ec59 8b10 	vmov	r8, r9, d0
 8007a7c:	ec57 6b11 	vmov	r6, r7, d1
 8007a80:	f000 f8a6 	bl	8007bd0 <__ieee754_pow>
 8007a84:	4b4e      	ldr	r3, [pc, #312]	; (8007bc0 <pow+0x14c>)
 8007a86:	f993 3000 	ldrsb.w	r3, [r3]
 8007a8a:	3301      	adds	r3, #1
 8007a8c:	ec55 4b10 	vmov	r4, r5, d0
 8007a90:	d015      	beq.n	8007abe <pow+0x4a>
 8007a92:	4632      	mov	r2, r6
 8007a94:	463b      	mov	r3, r7
 8007a96:	4630      	mov	r0, r6
 8007a98:	4639      	mov	r1, r7
 8007a9a:	f7f9 f84f 	bl	8000b3c <__aeabi_dcmpun>
 8007a9e:	b970      	cbnz	r0, 8007abe <pow+0x4a>
 8007aa0:	4642      	mov	r2, r8
 8007aa2:	464b      	mov	r3, r9
 8007aa4:	4640      	mov	r0, r8
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	f7f9 f848 	bl	8000b3c <__aeabi_dcmpun>
 8007aac:	2200      	movs	r2, #0
 8007aae:	2300      	movs	r3, #0
 8007ab0:	b148      	cbz	r0, 8007ac6 <pow+0x52>
 8007ab2:	4630      	mov	r0, r6
 8007ab4:	4639      	mov	r1, r7
 8007ab6:	f7f9 f80f 	bl	8000ad8 <__aeabi_dcmpeq>
 8007aba:	2800      	cmp	r0, #0
 8007abc:	d17d      	bne.n	8007bba <pow+0x146>
 8007abe:	ec45 4b10 	vmov	d0, r4, r5
 8007ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ac6:	4640      	mov	r0, r8
 8007ac8:	4649      	mov	r1, r9
 8007aca:	f7f9 f805 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ace:	b1e0      	cbz	r0, 8007b0a <pow+0x96>
 8007ad0:	2200      	movs	r2, #0
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	4639      	mov	r1, r7
 8007ad8:	f7f8 fffe 	bl	8000ad8 <__aeabi_dcmpeq>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d16c      	bne.n	8007bba <pow+0x146>
 8007ae0:	ec47 6b10 	vmov	d0, r6, r7
 8007ae4:	f000 fe53 	bl	800878e <finite>
 8007ae8:	2800      	cmp	r0, #0
 8007aea:	d0e8      	beq.n	8007abe <pow+0x4a>
 8007aec:	2200      	movs	r2, #0
 8007aee:	2300      	movs	r3, #0
 8007af0:	4630      	mov	r0, r6
 8007af2:	4639      	mov	r1, r7
 8007af4:	f7f8 fffa 	bl	8000aec <__aeabi_dcmplt>
 8007af8:	2800      	cmp	r0, #0
 8007afa:	d0e0      	beq.n	8007abe <pow+0x4a>
 8007afc:	f7fd f8f4 	bl	8004ce8 <__errno>
 8007b00:	2321      	movs	r3, #33	; 0x21
 8007b02:	6003      	str	r3, [r0, #0]
 8007b04:	2400      	movs	r4, #0
 8007b06:	4d2f      	ldr	r5, [pc, #188]	; (8007bc4 <pow+0x150>)
 8007b08:	e7d9      	b.n	8007abe <pow+0x4a>
 8007b0a:	ec45 4b10 	vmov	d0, r4, r5
 8007b0e:	f000 fe3e 	bl	800878e <finite>
 8007b12:	bbb8      	cbnz	r0, 8007b84 <pow+0x110>
 8007b14:	ec49 8b10 	vmov	d0, r8, r9
 8007b18:	f000 fe39 	bl	800878e <finite>
 8007b1c:	b390      	cbz	r0, 8007b84 <pow+0x110>
 8007b1e:	ec47 6b10 	vmov	d0, r6, r7
 8007b22:	f000 fe34 	bl	800878e <finite>
 8007b26:	b368      	cbz	r0, 8007b84 <pow+0x110>
 8007b28:	4622      	mov	r2, r4
 8007b2a:	462b      	mov	r3, r5
 8007b2c:	4620      	mov	r0, r4
 8007b2e:	4629      	mov	r1, r5
 8007b30:	f7f9 f804 	bl	8000b3c <__aeabi_dcmpun>
 8007b34:	b160      	cbz	r0, 8007b50 <pow+0xdc>
 8007b36:	f7fd f8d7 	bl	8004ce8 <__errno>
 8007b3a:	2321      	movs	r3, #33	; 0x21
 8007b3c:	6003      	str	r3, [r0, #0]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	2300      	movs	r3, #0
 8007b42:	4610      	mov	r0, r2
 8007b44:	4619      	mov	r1, r3
 8007b46:	f7f8 fe89 	bl	800085c <__aeabi_ddiv>
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	460d      	mov	r5, r1
 8007b4e:	e7b6      	b.n	8007abe <pow+0x4a>
 8007b50:	f7fd f8ca 	bl	8004ce8 <__errno>
 8007b54:	2322      	movs	r3, #34	; 0x22
 8007b56:	6003      	str	r3, [r0, #0]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4640      	mov	r0, r8
 8007b5e:	4649      	mov	r1, r9
 8007b60:	f7f8 ffc4 	bl	8000aec <__aeabi_dcmplt>
 8007b64:	2400      	movs	r4, #0
 8007b66:	b158      	cbz	r0, 8007b80 <pow+0x10c>
 8007b68:	ec47 6b10 	vmov	d0, r6, r7
 8007b6c:	f000 fe24 	bl	80087b8 <rint>
 8007b70:	4632      	mov	r2, r6
 8007b72:	ec51 0b10 	vmov	r0, r1, d0
 8007b76:	463b      	mov	r3, r7
 8007b78:	f7f8 ffae 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b7c:	2800      	cmp	r0, #0
 8007b7e:	d0c2      	beq.n	8007b06 <pow+0x92>
 8007b80:	4d11      	ldr	r5, [pc, #68]	; (8007bc8 <pow+0x154>)
 8007b82:	e79c      	b.n	8007abe <pow+0x4a>
 8007b84:	2200      	movs	r2, #0
 8007b86:	2300      	movs	r3, #0
 8007b88:	4620      	mov	r0, r4
 8007b8a:	4629      	mov	r1, r5
 8007b8c:	f7f8 ffa4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	d094      	beq.n	8007abe <pow+0x4a>
 8007b94:	ec49 8b10 	vmov	d0, r8, r9
 8007b98:	f000 fdf9 	bl	800878e <finite>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	d08e      	beq.n	8007abe <pow+0x4a>
 8007ba0:	ec47 6b10 	vmov	d0, r6, r7
 8007ba4:	f000 fdf3 	bl	800878e <finite>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d088      	beq.n	8007abe <pow+0x4a>
 8007bac:	f7fd f89c 	bl	8004ce8 <__errno>
 8007bb0:	2322      	movs	r3, #34	; 0x22
 8007bb2:	6003      	str	r3, [r0, #0]
 8007bb4:	2400      	movs	r4, #0
 8007bb6:	2500      	movs	r5, #0
 8007bb8:	e781      	b.n	8007abe <pow+0x4a>
 8007bba:	4d04      	ldr	r5, [pc, #16]	; (8007bcc <pow+0x158>)
 8007bbc:	2400      	movs	r4, #0
 8007bbe:	e77e      	b.n	8007abe <pow+0x4a>
 8007bc0:	200001ec 	.word	0x200001ec
 8007bc4:	fff00000 	.word	0xfff00000
 8007bc8:	7ff00000 	.word	0x7ff00000
 8007bcc:	3ff00000 	.word	0x3ff00000

08007bd0 <__ieee754_pow>:
 8007bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd4:	ed2d 8b06 	vpush	{d8-d10}
 8007bd8:	b08d      	sub	sp, #52	; 0x34
 8007bda:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007bde:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8007be2:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8007be6:	ea56 0100 	orrs.w	r1, r6, r0
 8007bea:	ec53 2b10 	vmov	r2, r3, d0
 8007bee:	f000 84d1 	beq.w	8008594 <__ieee754_pow+0x9c4>
 8007bf2:	497f      	ldr	r1, [pc, #508]	; (8007df0 <__ieee754_pow+0x220>)
 8007bf4:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8007bf8:	428c      	cmp	r4, r1
 8007bfa:	ee10 8a10 	vmov	r8, s0
 8007bfe:	4699      	mov	r9, r3
 8007c00:	dc09      	bgt.n	8007c16 <__ieee754_pow+0x46>
 8007c02:	d103      	bne.n	8007c0c <__ieee754_pow+0x3c>
 8007c04:	b97a      	cbnz	r2, 8007c26 <__ieee754_pow+0x56>
 8007c06:	42a6      	cmp	r6, r4
 8007c08:	dd02      	ble.n	8007c10 <__ieee754_pow+0x40>
 8007c0a:	e00c      	b.n	8007c26 <__ieee754_pow+0x56>
 8007c0c:	428e      	cmp	r6, r1
 8007c0e:	dc02      	bgt.n	8007c16 <__ieee754_pow+0x46>
 8007c10:	428e      	cmp	r6, r1
 8007c12:	d110      	bne.n	8007c36 <__ieee754_pow+0x66>
 8007c14:	b178      	cbz	r0, 8007c36 <__ieee754_pow+0x66>
 8007c16:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007c1a:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007c1e:	ea54 0308 	orrs.w	r3, r4, r8
 8007c22:	f000 84b7 	beq.w	8008594 <__ieee754_pow+0x9c4>
 8007c26:	4873      	ldr	r0, [pc, #460]	; (8007df4 <__ieee754_pow+0x224>)
 8007c28:	b00d      	add	sp, #52	; 0x34
 8007c2a:	ecbd 8b06 	vpop	{d8-d10}
 8007c2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c32:	f000 bdb9 	b.w	80087a8 <nan>
 8007c36:	f1b9 0f00 	cmp.w	r9, #0
 8007c3a:	da36      	bge.n	8007caa <__ieee754_pow+0xda>
 8007c3c:	496e      	ldr	r1, [pc, #440]	; (8007df8 <__ieee754_pow+0x228>)
 8007c3e:	428e      	cmp	r6, r1
 8007c40:	dc51      	bgt.n	8007ce6 <__ieee754_pow+0x116>
 8007c42:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8007c46:	428e      	cmp	r6, r1
 8007c48:	f340 84af 	ble.w	80085aa <__ieee754_pow+0x9da>
 8007c4c:	1531      	asrs	r1, r6, #20
 8007c4e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8007c52:	2914      	cmp	r1, #20
 8007c54:	dd0f      	ble.n	8007c76 <__ieee754_pow+0xa6>
 8007c56:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8007c5a:	fa20 fc01 	lsr.w	ip, r0, r1
 8007c5e:	fa0c f101 	lsl.w	r1, ip, r1
 8007c62:	4281      	cmp	r1, r0
 8007c64:	f040 84a1 	bne.w	80085aa <__ieee754_pow+0x9da>
 8007c68:	f00c 0c01 	and.w	ip, ip, #1
 8007c6c:	f1cc 0102 	rsb	r1, ip, #2
 8007c70:	9100      	str	r1, [sp, #0]
 8007c72:	b180      	cbz	r0, 8007c96 <__ieee754_pow+0xc6>
 8007c74:	e059      	b.n	8007d2a <__ieee754_pow+0x15a>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	d155      	bne.n	8007d26 <__ieee754_pow+0x156>
 8007c7a:	f1c1 0114 	rsb	r1, r1, #20
 8007c7e:	fa46 fc01 	asr.w	ip, r6, r1
 8007c82:	fa0c f101 	lsl.w	r1, ip, r1
 8007c86:	42b1      	cmp	r1, r6
 8007c88:	f040 848c 	bne.w	80085a4 <__ieee754_pow+0x9d4>
 8007c8c:	f00c 0c01 	and.w	ip, ip, #1
 8007c90:	f1cc 0102 	rsb	r1, ip, #2
 8007c94:	9100      	str	r1, [sp, #0]
 8007c96:	4959      	ldr	r1, [pc, #356]	; (8007dfc <__ieee754_pow+0x22c>)
 8007c98:	428e      	cmp	r6, r1
 8007c9a:	d12d      	bne.n	8007cf8 <__ieee754_pow+0x128>
 8007c9c:	2f00      	cmp	r7, #0
 8007c9e:	da79      	bge.n	8007d94 <__ieee754_pow+0x1c4>
 8007ca0:	4956      	ldr	r1, [pc, #344]	; (8007dfc <__ieee754_pow+0x22c>)
 8007ca2:	2000      	movs	r0, #0
 8007ca4:	f7f8 fdda 	bl	800085c <__aeabi_ddiv>
 8007ca8:	e016      	b.n	8007cd8 <__ieee754_pow+0x108>
 8007caa:	2100      	movs	r1, #0
 8007cac:	9100      	str	r1, [sp, #0]
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	d13b      	bne.n	8007d2a <__ieee754_pow+0x15a>
 8007cb2:	494f      	ldr	r1, [pc, #316]	; (8007df0 <__ieee754_pow+0x220>)
 8007cb4:	428e      	cmp	r6, r1
 8007cb6:	d1ee      	bne.n	8007c96 <__ieee754_pow+0xc6>
 8007cb8:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007cbc:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8007cc0:	ea53 0308 	orrs.w	r3, r3, r8
 8007cc4:	f000 8466 	beq.w	8008594 <__ieee754_pow+0x9c4>
 8007cc8:	4b4d      	ldr	r3, [pc, #308]	; (8007e00 <__ieee754_pow+0x230>)
 8007cca:	429c      	cmp	r4, r3
 8007ccc:	dd0d      	ble.n	8007cea <__ieee754_pow+0x11a>
 8007cce:	2f00      	cmp	r7, #0
 8007cd0:	f280 8464 	bge.w	800859c <__ieee754_pow+0x9cc>
 8007cd4:	2000      	movs	r0, #0
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	ec41 0b10 	vmov	d0, r0, r1
 8007cdc:	b00d      	add	sp, #52	; 0x34
 8007cde:	ecbd 8b06 	vpop	{d8-d10}
 8007ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce6:	2102      	movs	r1, #2
 8007ce8:	e7e0      	b.n	8007cac <__ieee754_pow+0xdc>
 8007cea:	2f00      	cmp	r7, #0
 8007cec:	daf2      	bge.n	8007cd4 <__ieee754_pow+0x104>
 8007cee:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 8007cf2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007cf6:	e7ef      	b.n	8007cd8 <__ieee754_pow+0x108>
 8007cf8:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8007cfc:	d104      	bne.n	8007d08 <__ieee754_pow+0x138>
 8007cfe:	4610      	mov	r0, r2
 8007d00:	4619      	mov	r1, r3
 8007d02:	f7f8 fc81 	bl	8000608 <__aeabi_dmul>
 8007d06:	e7e7      	b.n	8007cd8 <__ieee754_pow+0x108>
 8007d08:	493e      	ldr	r1, [pc, #248]	; (8007e04 <__ieee754_pow+0x234>)
 8007d0a:	428f      	cmp	r7, r1
 8007d0c:	d10d      	bne.n	8007d2a <__ieee754_pow+0x15a>
 8007d0e:	f1b9 0f00 	cmp.w	r9, #0
 8007d12:	db0a      	blt.n	8007d2a <__ieee754_pow+0x15a>
 8007d14:	ec43 2b10 	vmov	d0, r2, r3
 8007d18:	b00d      	add	sp, #52	; 0x34
 8007d1a:	ecbd 8b06 	vpop	{d8-d10}
 8007d1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d22:	f000 bc77 	b.w	8008614 <__ieee754_sqrt>
 8007d26:	2100      	movs	r1, #0
 8007d28:	9100      	str	r1, [sp, #0]
 8007d2a:	ec43 2b10 	vmov	d0, r2, r3
 8007d2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d32:	f000 fd23 	bl	800877c <fabs>
 8007d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d3a:	ec51 0b10 	vmov	r0, r1, d0
 8007d3e:	f1b8 0f00 	cmp.w	r8, #0
 8007d42:	d12a      	bne.n	8007d9a <__ieee754_pow+0x1ca>
 8007d44:	b12c      	cbz	r4, 8007d52 <__ieee754_pow+0x182>
 8007d46:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8007dfc <__ieee754_pow+0x22c>
 8007d4a:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8007d4e:	45e6      	cmp	lr, ip
 8007d50:	d123      	bne.n	8007d9a <__ieee754_pow+0x1ca>
 8007d52:	2f00      	cmp	r7, #0
 8007d54:	da05      	bge.n	8007d62 <__ieee754_pow+0x192>
 8007d56:	4602      	mov	r2, r0
 8007d58:	460b      	mov	r3, r1
 8007d5a:	2000      	movs	r0, #0
 8007d5c:	4927      	ldr	r1, [pc, #156]	; (8007dfc <__ieee754_pow+0x22c>)
 8007d5e:	f7f8 fd7d 	bl	800085c <__aeabi_ddiv>
 8007d62:	f1b9 0f00 	cmp.w	r9, #0
 8007d66:	dab7      	bge.n	8007cd8 <__ieee754_pow+0x108>
 8007d68:	9b00      	ldr	r3, [sp, #0]
 8007d6a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8007d6e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007d72:	4323      	orrs	r3, r4
 8007d74:	d108      	bne.n	8007d88 <__ieee754_pow+0x1b8>
 8007d76:	4602      	mov	r2, r0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4610      	mov	r0, r2
 8007d7c:	4619      	mov	r1, r3
 8007d7e:	f7f8 fa8b 	bl	8000298 <__aeabi_dsub>
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	e78d      	b.n	8007ca4 <__ieee754_pow+0xd4>
 8007d88:	9b00      	ldr	r3, [sp, #0]
 8007d8a:	2b01      	cmp	r3, #1
 8007d8c:	d1a4      	bne.n	8007cd8 <__ieee754_pow+0x108>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d94:	4610      	mov	r0, r2
 8007d96:	4619      	mov	r1, r3
 8007d98:	e79e      	b.n	8007cd8 <__ieee754_pow+0x108>
 8007d9a:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8007d9e:	f10c 35ff 	add.w	r5, ip, #4294967295
 8007da2:	950a      	str	r5, [sp, #40]	; 0x28
 8007da4:	9d00      	ldr	r5, [sp, #0]
 8007da6:	46ac      	mov	ip, r5
 8007da8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007daa:	ea5c 0505 	orrs.w	r5, ip, r5
 8007dae:	d0e4      	beq.n	8007d7a <__ieee754_pow+0x1aa>
 8007db0:	4b15      	ldr	r3, [pc, #84]	; (8007e08 <__ieee754_pow+0x238>)
 8007db2:	429e      	cmp	r6, r3
 8007db4:	f340 80fc 	ble.w	8007fb0 <__ieee754_pow+0x3e0>
 8007db8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007dbc:	429e      	cmp	r6, r3
 8007dbe:	4b10      	ldr	r3, [pc, #64]	; (8007e00 <__ieee754_pow+0x230>)
 8007dc0:	dd07      	ble.n	8007dd2 <__ieee754_pow+0x202>
 8007dc2:	429c      	cmp	r4, r3
 8007dc4:	dc0a      	bgt.n	8007ddc <__ieee754_pow+0x20c>
 8007dc6:	2f00      	cmp	r7, #0
 8007dc8:	da84      	bge.n	8007cd4 <__ieee754_pow+0x104>
 8007dca:	a307      	add	r3, pc, #28	; (adr r3, 8007de8 <__ieee754_pow+0x218>)
 8007dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd0:	e795      	b.n	8007cfe <__ieee754_pow+0x12e>
 8007dd2:	429c      	cmp	r4, r3
 8007dd4:	dbf7      	blt.n	8007dc6 <__ieee754_pow+0x1f6>
 8007dd6:	4b09      	ldr	r3, [pc, #36]	; (8007dfc <__ieee754_pow+0x22c>)
 8007dd8:	429c      	cmp	r4, r3
 8007dda:	dd17      	ble.n	8007e0c <__ieee754_pow+0x23c>
 8007ddc:	2f00      	cmp	r7, #0
 8007dde:	dcf4      	bgt.n	8007dca <__ieee754_pow+0x1fa>
 8007de0:	e778      	b.n	8007cd4 <__ieee754_pow+0x104>
 8007de2:	bf00      	nop
 8007de4:	f3af 8000 	nop.w
 8007de8:	8800759c 	.word	0x8800759c
 8007dec:	7e37e43c 	.word	0x7e37e43c
 8007df0:	7ff00000 	.word	0x7ff00000
 8007df4:	08008cc8 	.word	0x08008cc8
 8007df8:	433fffff 	.word	0x433fffff
 8007dfc:	3ff00000 	.word	0x3ff00000
 8007e00:	3fefffff 	.word	0x3fefffff
 8007e04:	3fe00000 	.word	0x3fe00000
 8007e08:	41e00000 	.word	0x41e00000
 8007e0c:	4b64      	ldr	r3, [pc, #400]	; (8007fa0 <__ieee754_pow+0x3d0>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f7f8 fa42 	bl	8000298 <__aeabi_dsub>
 8007e14:	a356      	add	r3, pc, #344	; (adr r3, 8007f70 <__ieee754_pow+0x3a0>)
 8007e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	460d      	mov	r5, r1
 8007e1e:	f7f8 fbf3 	bl	8000608 <__aeabi_dmul>
 8007e22:	a355      	add	r3, pc, #340	; (adr r3, 8007f78 <__ieee754_pow+0x3a8>)
 8007e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e28:	4606      	mov	r6, r0
 8007e2a:	460f      	mov	r7, r1
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	4629      	mov	r1, r5
 8007e30:	f7f8 fbea 	bl	8000608 <__aeabi_dmul>
 8007e34:	4b5b      	ldr	r3, [pc, #364]	; (8007fa4 <__ieee754_pow+0x3d4>)
 8007e36:	4682      	mov	sl, r0
 8007e38:	468b      	mov	fp, r1
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	4620      	mov	r0, r4
 8007e3e:	4629      	mov	r1, r5
 8007e40:	f7f8 fbe2 	bl	8000608 <__aeabi_dmul>
 8007e44:	4602      	mov	r2, r0
 8007e46:	460b      	mov	r3, r1
 8007e48:	a14d      	add	r1, pc, #308	; (adr r1, 8007f80 <__ieee754_pow+0x3b0>)
 8007e4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e4e:	f7f8 fa23 	bl	8000298 <__aeabi_dsub>
 8007e52:	4622      	mov	r2, r4
 8007e54:	462b      	mov	r3, r5
 8007e56:	f7f8 fbd7 	bl	8000608 <__aeabi_dmul>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	2000      	movs	r0, #0
 8007e60:	4951      	ldr	r1, [pc, #324]	; (8007fa8 <__ieee754_pow+0x3d8>)
 8007e62:	f7f8 fa19 	bl	8000298 <__aeabi_dsub>
 8007e66:	4622      	mov	r2, r4
 8007e68:	4680      	mov	r8, r0
 8007e6a:	4689      	mov	r9, r1
 8007e6c:	462b      	mov	r3, r5
 8007e6e:	4620      	mov	r0, r4
 8007e70:	4629      	mov	r1, r5
 8007e72:	f7f8 fbc9 	bl	8000608 <__aeabi_dmul>
 8007e76:	4602      	mov	r2, r0
 8007e78:	460b      	mov	r3, r1
 8007e7a:	4640      	mov	r0, r8
 8007e7c:	4649      	mov	r1, r9
 8007e7e:	f7f8 fbc3 	bl	8000608 <__aeabi_dmul>
 8007e82:	a341      	add	r3, pc, #260	; (adr r3, 8007f88 <__ieee754_pow+0x3b8>)
 8007e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e88:	f7f8 fbbe 	bl	8000608 <__aeabi_dmul>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4650      	mov	r0, sl
 8007e92:	4659      	mov	r1, fp
 8007e94:	f7f8 fa00 	bl	8000298 <__aeabi_dsub>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	4680      	mov	r8, r0
 8007e9e:	4689      	mov	r9, r1
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	4639      	mov	r1, r7
 8007ea4:	f7f8 f9fa 	bl	800029c <__adddf3>
 8007ea8:	2400      	movs	r4, #0
 8007eaa:	4632      	mov	r2, r6
 8007eac:	463b      	mov	r3, r7
 8007eae:	4620      	mov	r0, r4
 8007eb0:	460d      	mov	r5, r1
 8007eb2:	f7f8 f9f1 	bl	8000298 <__aeabi_dsub>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4640      	mov	r0, r8
 8007ebc:	4649      	mov	r1, r9
 8007ebe:	f7f8 f9eb 	bl	8000298 <__aeabi_dsub>
 8007ec2:	9b00      	ldr	r3, [sp, #0]
 8007ec4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ec6:	3b01      	subs	r3, #1
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	4682      	mov	sl, r0
 8007ecc:	468b      	mov	fp, r1
 8007ece:	f040 81f1 	bne.w	80082b4 <__ieee754_pow+0x6e4>
 8007ed2:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8007f90 <__ieee754_pow+0x3c0>
 8007ed6:	eeb0 8a47 	vmov.f32	s16, s14
 8007eda:	eef0 8a67 	vmov.f32	s17, s15
 8007ede:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007ee2:	2600      	movs	r6, #0
 8007ee4:	4632      	mov	r2, r6
 8007ee6:	463b      	mov	r3, r7
 8007ee8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eec:	f7f8 f9d4 	bl	8000298 <__aeabi_dsub>
 8007ef0:	4622      	mov	r2, r4
 8007ef2:	462b      	mov	r3, r5
 8007ef4:	f7f8 fb88 	bl	8000608 <__aeabi_dmul>
 8007ef8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007efc:	4680      	mov	r8, r0
 8007efe:	4689      	mov	r9, r1
 8007f00:	4650      	mov	r0, sl
 8007f02:	4659      	mov	r1, fp
 8007f04:	f7f8 fb80 	bl	8000608 <__aeabi_dmul>
 8007f08:	4602      	mov	r2, r0
 8007f0a:	460b      	mov	r3, r1
 8007f0c:	4640      	mov	r0, r8
 8007f0e:	4649      	mov	r1, r9
 8007f10:	f7f8 f9c4 	bl	800029c <__adddf3>
 8007f14:	4632      	mov	r2, r6
 8007f16:	463b      	mov	r3, r7
 8007f18:	4680      	mov	r8, r0
 8007f1a:	4689      	mov	r9, r1
 8007f1c:	4620      	mov	r0, r4
 8007f1e:	4629      	mov	r1, r5
 8007f20:	f7f8 fb72 	bl	8000608 <__aeabi_dmul>
 8007f24:	460b      	mov	r3, r1
 8007f26:	4604      	mov	r4, r0
 8007f28:	460d      	mov	r5, r1
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	4649      	mov	r1, r9
 8007f2e:	4640      	mov	r0, r8
 8007f30:	f7f8 f9b4 	bl	800029c <__adddf3>
 8007f34:	4b1d      	ldr	r3, [pc, #116]	; (8007fac <__ieee754_pow+0x3dc>)
 8007f36:	4299      	cmp	r1, r3
 8007f38:	ec45 4b19 	vmov	d9, r4, r5
 8007f3c:	4606      	mov	r6, r0
 8007f3e:	460f      	mov	r7, r1
 8007f40:	468b      	mov	fp, r1
 8007f42:	f340 82fe 	ble.w	8008542 <__ieee754_pow+0x972>
 8007f46:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007f4a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007f4e:	4303      	orrs	r3, r0
 8007f50:	f000 81f0 	beq.w	8008334 <__ieee754_pow+0x764>
 8007f54:	a310      	add	r3, pc, #64	; (adr r3, 8007f98 <__ieee754_pow+0x3c8>)
 8007f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5a:	ec51 0b18 	vmov	r0, r1, d8
 8007f5e:	f7f8 fb53 	bl	8000608 <__aeabi_dmul>
 8007f62:	a30d      	add	r3, pc, #52	; (adr r3, 8007f98 <__ieee754_pow+0x3c8>)
 8007f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f68:	e6cb      	b.n	8007d02 <__ieee754_pow+0x132>
 8007f6a:	bf00      	nop
 8007f6c:	f3af 8000 	nop.w
 8007f70:	60000000 	.word	0x60000000
 8007f74:	3ff71547 	.word	0x3ff71547
 8007f78:	f85ddf44 	.word	0xf85ddf44
 8007f7c:	3e54ae0b 	.word	0x3e54ae0b
 8007f80:	55555555 	.word	0x55555555
 8007f84:	3fd55555 	.word	0x3fd55555
 8007f88:	652b82fe 	.word	0x652b82fe
 8007f8c:	3ff71547 	.word	0x3ff71547
 8007f90:	00000000 	.word	0x00000000
 8007f94:	bff00000 	.word	0xbff00000
 8007f98:	8800759c 	.word	0x8800759c
 8007f9c:	7e37e43c 	.word	0x7e37e43c
 8007fa0:	3ff00000 	.word	0x3ff00000
 8007fa4:	3fd00000 	.word	0x3fd00000
 8007fa8:	3fe00000 	.word	0x3fe00000
 8007fac:	408fffff 	.word	0x408fffff
 8007fb0:	4bd7      	ldr	r3, [pc, #860]	; (8008310 <__ieee754_pow+0x740>)
 8007fb2:	ea03 0309 	and.w	r3, r3, r9
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	b92b      	cbnz	r3, 8007fc6 <__ieee754_pow+0x3f6>
 8007fba:	4bd6      	ldr	r3, [pc, #856]	; (8008314 <__ieee754_pow+0x744>)
 8007fbc:	f7f8 fb24 	bl	8000608 <__aeabi_dmul>
 8007fc0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007fc4:	460c      	mov	r4, r1
 8007fc6:	1523      	asrs	r3, r4, #20
 8007fc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007fcc:	4413      	add	r3, r2
 8007fce:	9309      	str	r3, [sp, #36]	; 0x24
 8007fd0:	4bd1      	ldr	r3, [pc, #836]	; (8008318 <__ieee754_pow+0x748>)
 8007fd2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007fd6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007fda:	429c      	cmp	r4, r3
 8007fdc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007fe0:	dd08      	ble.n	8007ff4 <__ieee754_pow+0x424>
 8007fe2:	4bce      	ldr	r3, [pc, #824]	; (800831c <__ieee754_pow+0x74c>)
 8007fe4:	429c      	cmp	r4, r3
 8007fe6:	f340 8163 	ble.w	80082b0 <__ieee754_pow+0x6e0>
 8007fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fec:	3301      	adds	r3, #1
 8007fee:	9309      	str	r3, [sp, #36]	; 0x24
 8007ff0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007ff4:	2400      	movs	r4, #0
 8007ff6:	00e3      	lsls	r3, r4, #3
 8007ff8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ffa:	4bc9      	ldr	r3, [pc, #804]	; (8008320 <__ieee754_pow+0x750>)
 8007ffc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008000:	ed93 7b00 	vldr	d7, [r3]
 8008004:	4629      	mov	r1, r5
 8008006:	ec53 2b17 	vmov	r2, r3, d7
 800800a:	eeb0 8a47 	vmov.f32	s16, s14
 800800e:	eef0 8a67 	vmov.f32	s17, s15
 8008012:	4682      	mov	sl, r0
 8008014:	f7f8 f940 	bl	8000298 <__aeabi_dsub>
 8008018:	4652      	mov	r2, sl
 800801a:	4606      	mov	r6, r0
 800801c:	460f      	mov	r7, r1
 800801e:	462b      	mov	r3, r5
 8008020:	ec51 0b18 	vmov	r0, r1, d8
 8008024:	f7f8 f93a 	bl	800029c <__adddf3>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	2000      	movs	r0, #0
 800802e:	49bd      	ldr	r1, [pc, #756]	; (8008324 <__ieee754_pow+0x754>)
 8008030:	f7f8 fc14 	bl	800085c <__aeabi_ddiv>
 8008034:	ec41 0b19 	vmov	d9, r0, r1
 8008038:	4602      	mov	r2, r0
 800803a:	460b      	mov	r3, r1
 800803c:	4630      	mov	r0, r6
 800803e:	4639      	mov	r1, r7
 8008040:	f7f8 fae2 	bl	8000608 <__aeabi_dmul>
 8008044:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008048:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800804c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008050:	2300      	movs	r3, #0
 8008052:	9304      	str	r3, [sp, #16]
 8008054:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8008058:	46ab      	mov	fp, r5
 800805a:	106d      	asrs	r5, r5, #1
 800805c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8008060:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8008064:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008068:	2200      	movs	r2, #0
 800806a:	4640      	mov	r0, r8
 800806c:	4649      	mov	r1, r9
 800806e:	4614      	mov	r4, r2
 8008070:	461d      	mov	r5, r3
 8008072:	f7f8 fac9 	bl	8000608 <__aeabi_dmul>
 8008076:	4602      	mov	r2, r0
 8008078:	460b      	mov	r3, r1
 800807a:	4630      	mov	r0, r6
 800807c:	4639      	mov	r1, r7
 800807e:	f7f8 f90b 	bl	8000298 <__aeabi_dsub>
 8008082:	ec53 2b18 	vmov	r2, r3, d8
 8008086:	4606      	mov	r6, r0
 8008088:	460f      	mov	r7, r1
 800808a:	4620      	mov	r0, r4
 800808c:	4629      	mov	r1, r5
 800808e:	f7f8 f903 	bl	8000298 <__aeabi_dsub>
 8008092:	4602      	mov	r2, r0
 8008094:	460b      	mov	r3, r1
 8008096:	4650      	mov	r0, sl
 8008098:	4659      	mov	r1, fp
 800809a:	f7f8 f8fd 	bl	8000298 <__aeabi_dsub>
 800809e:	4642      	mov	r2, r8
 80080a0:	464b      	mov	r3, r9
 80080a2:	f7f8 fab1 	bl	8000608 <__aeabi_dmul>
 80080a6:	4602      	mov	r2, r0
 80080a8:	460b      	mov	r3, r1
 80080aa:	4630      	mov	r0, r6
 80080ac:	4639      	mov	r1, r7
 80080ae:	f7f8 f8f3 	bl	8000298 <__aeabi_dsub>
 80080b2:	ec53 2b19 	vmov	r2, r3, d9
 80080b6:	f7f8 faa7 	bl	8000608 <__aeabi_dmul>
 80080ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080be:	ec41 0b18 	vmov	d8, r0, r1
 80080c2:	4610      	mov	r0, r2
 80080c4:	4619      	mov	r1, r3
 80080c6:	f7f8 fa9f 	bl	8000608 <__aeabi_dmul>
 80080ca:	a37d      	add	r3, pc, #500	; (adr r3, 80082c0 <__ieee754_pow+0x6f0>)
 80080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d0:	4604      	mov	r4, r0
 80080d2:	460d      	mov	r5, r1
 80080d4:	f7f8 fa98 	bl	8000608 <__aeabi_dmul>
 80080d8:	a37b      	add	r3, pc, #492	; (adr r3, 80082c8 <__ieee754_pow+0x6f8>)
 80080da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080de:	f7f8 f8dd 	bl	800029c <__adddf3>
 80080e2:	4622      	mov	r2, r4
 80080e4:	462b      	mov	r3, r5
 80080e6:	f7f8 fa8f 	bl	8000608 <__aeabi_dmul>
 80080ea:	a379      	add	r3, pc, #484	; (adr r3, 80082d0 <__ieee754_pow+0x700>)
 80080ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f0:	f7f8 f8d4 	bl	800029c <__adddf3>
 80080f4:	4622      	mov	r2, r4
 80080f6:	462b      	mov	r3, r5
 80080f8:	f7f8 fa86 	bl	8000608 <__aeabi_dmul>
 80080fc:	a376      	add	r3, pc, #472	; (adr r3, 80082d8 <__ieee754_pow+0x708>)
 80080fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008102:	f7f8 f8cb 	bl	800029c <__adddf3>
 8008106:	4622      	mov	r2, r4
 8008108:	462b      	mov	r3, r5
 800810a:	f7f8 fa7d 	bl	8000608 <__aeabi_dmul>
 800810e:	a374      	add	r3, pc, #464	; (adr r3, 80082e0 <__ieee754_pow+0x710>)
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	f7f8 f8c2 	bl	800029c <__adddf3>
 8008118:	4622      	mov	r2, r4
 800811a:	462b      	mov	r3, r5
 800811c:	f7f8 fa74 	bl	8000608 <__aeabi_dmul>
 8008120:	a371      	add	r3, pc, #452	; (adr r3, 80082e8 <__ieee754_pow+0x718>)
 8008122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008126:	f7f8 f8b9 	bl	800029c <__adddf3>
 800812a:	4622      	mov	r2, r4
 800812c:	4606      	mov	r6, r0
 800812e:	460f      	mov	r7, r1
 8008130:	462b      	mov	r3, r5
 8008132:	4620      	mov	r0, r4
 8008134:	4629      	mov	r1, r5
 8008136:	f7f8 fa67 	bl	8000608 <__aeabi_dmul>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	4630      	mov	r0, r6
 8008140:	4639      	mov	r1, r7
 8008142:	f7f8 fa61 	bl	8000608 <__aeabi_dmul>
 8008146:	4642      	mov	r2, r8
 8008148:	4604      	mov	r4, r0
 800814a:	460d      	mov	r5, r1
 800814c:	464b      	mov	r3, r9
 800814e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008152:	f7f8 f8a3 	bl	800029c <__adddf3>
 8008156:	ec53 2b18 	vmov	r2, r3, d8
 800815a:	f7f8 fa55 	bl	8000608 <__aeabi_dmul>
 800815e:	4622      	mov	r2, r4
 8008160:	462b      	mov	r3, r5
 8008162:	f7f8 f89b 	bl	800029c <__adddf3>
 8008166:	4642      	mov	r2, r8
 8008168:	4682      	mov	sl, r0
 800816a:	468b      	mov	fp, r1
 800816c:	464b      	mov	r3, r9
 800816e:	4640      	mov	r0, r8
 8008170:	4649      	mov	r1, r9
 8008172:	f7f8 fa49 	bl	8000608 <__aeabi_dmul>
 8008176:	4b6c      	ldr	r3, [pc, #432]	; (8008328 <__ieee754_pow+0x758>)
 8008178:	2200      	movs	r2, #0
 800817a:	4606      	mov	r6, r0
 800817c:	460f      	mov	r7, r1
 800817e:	f7f8 f88d 	bl	800029c <__adddf3>
 8008182:	4652      	mov	r2, sl
 8008184:	465b      	mov	r3, fp
 8008186:	f7f8 f889 	bl	800029c <__adddf3>
 800818a:	9c04      	ldr	r4, [sp, #16]
 800818c:	460d      	mov	r5, r1
 800818e:	4622      	mov	r2, r4
 8008190:	460b      	mov	r3, r1
 8008192:	4640      	mov	r0, r8
 8008194:	4649      	mov	r1, r9
 8008196:	f7f8 fa37 	bl	8000608 <__aeabi_dmul>
 800819a:	4b63      	ldr	r3, [pc, #396]	; (8008328 <__ieee754_pow+0x758>)
 800819c:	4680      	mov	r8, r0
 800819e:	4689      	mov	r9, r1
 80081a0:	2200      	movs	r2, #0
 80081a2:	4620      	mov	r0, r4
 80081a4:	4629      	mov	r1, r5
 80081a6:	f7f8 f877 	bl	8000298 <__aeabi_dsub>
 80081aa:	4632      	mov	r2, r6
 80081ac:	463b      	mov	r3, r7
 80081ae:	f7f8 f873 	bl	8000298 <__aeabi_dsub>
 80081b2:	4602      	mov	r2, r0
 80081b4:	460b      	mov	r3, r1
 80081b6:	4650      	mov	r0, sl
 80081b8:	4659      	mov	r1, fp
 80081ba:	f7f8 f86d 	bl	8000298 <__aeabi_dsub>
 80081be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081c2:	f7f8 fa21 	bl	8000608 <__aeabi_dmul>
 80081c6:	4622      	mov	r2, r4
 80081c8:	4606      	mov	r6, r0
 80081ca:	460f      	mov	r7, r1
 80081cc:	462b      	mov	r3, r5
 80081ce:	ec51 0b18 	vmov	r0, r1, d8
 80081d2:	f7f8 fa19 	bl	8000608 <__aeabi_dmul>
 80081d6:	4602      	mov	r2, r0
 80081d8:	460b      	mov	r3, r1
 80081da:	4630      	mov	r0, r6
 80081dc:	4639      	mov	r1, r7
 80081de:	f7f8 f85d 	bl	800029c <__adddf3>
 80081e2:	4606      	mov	r6, r0
 80081e4:	460f      	mov	r7, r1
 80081e6:	4602      	mov	r2, r0
 80081e8:	460b      	mov	r3, r1
 80081ea:	4640      	mov	r0, r8
 80081ec:	4649      	mov	r1, r9
 80081ee:	f7f8 f855 	bl	800029c <__adddf3>
 80081f2:	9c04      	ldr	r4, [sp, #16]
 80081f4:	a33e      	add	r3, pc, #248	; (adr r3, 80082f0 <__ieee754_pow+0x720>)
 80081f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fa:	4620      	mov	r0, r4
 80081fc:	460d      	mov	r5, r1
 80081fe:	f7f8 fa03 	bl	8000608 <__aeabi_dmul>
 8008202:	4642      	mov	r2, r8
 8008204:	ec41 0b18 	vmov	d8, r0, r1
 8008208:	464b      	mov	r3, r9
 800820a:	4620      	mov	r0, r4
 800820c:	4629      	mov	r1, r5
 800820e:	f7f8 f843 	bl	8000298 <__aeabi_dsub>
 8008212:	4602      	mov	r2, r0
 8008214:	460b      	mov	r3, r1
 8008216:	4630      	mov	r0, r6
 8008218:	4639      	mov	r1, r7
 800821a:	f7f8 f83d 	bl	8000298 <__aeabi_dsub>
 800821e:	a336      	add	r3, pc, #216	; (adr r3, 80082f8 <__ieee754_pow+0x728>)
 8008220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008224:	f7f8 f9f0 	bl	8000608 <__aeabi_dmul>
 8008228:	a335      	add	r3, pc, #212	; (adr r3, 8008300 <__ieee754_pow+0x730>)
 800822a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822e:	4606      	mov	r6, r0
 8008230:	460f      	mov	r7, r1
 8008232:	4620      	mov	r0, r4
 8008234:	4629      	mov	r1, r5
 8008236:	f7f8 f9e7 	bl	8000608 <__aeabi_dmul>
 800823a:	4602      	mov	r2, r0
 800823c:	460b      	mov	r3, r1
 800823e:	4630      	mov	r0, r6
 8008240:	4639      	mov	r1, r7
 8008242:	f7f8 f82b 	bl	800029c <__adddf3>
 8008246:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008248:	4b38      	ldr	r3, [pc, #224]	; (800832c <__ieee754_pow+0x75c>)
 800824a:	4413      	add	r3, r2
 800824c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008250:	f7f8 f824 	bl	800029c <__adddf3>
 8008254:	4682      	mov	sl, r0
 8008256:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008258:	468b      	mov	fp, r1
 800825a:	f7f8 f96b 	bl	8000534 <__aeabi_i2d>
 800825e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008260:	4b33      	ldr	r3, [pc, #204]	; (8008330 <__ieee754_pow+0x760>)
 8008262:	4413      	add	r3, r2
 8008264:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008268:	4606      	mov	r6, r0
 800826a:	460f      	mov	r7, r1
 800826c:	4652      	mov	r2, sl
 800826e:	465b      	mov	r3, fp
 8008270:	ec51 0b18 	vmov	r0, r1, d8
 8008274:	f7f8 f812 	bl	800029c <__adddf3>
 8008278:	4642      	mov	r2, r8
 800827a:	464b      	mov	r3, r9
 800827c:	f7f8 f80e 	bl	800029c <__adddf3>
 8008280:	4632      	mov	r2, r6
 8008282:	463b      	mov	r3, r7
 8008284:	f7f8 f80a 	bl	800029c <__adddf3>
 8008288:	9c04      	ldr	r4, [sp, #16]
 800828a:	4632      	mov	r2, r6
 800828c:	463b      	mov	r3, r7
 800828e:	4620      	mov	r0, r4
 8008290:	460d      	mov	r5, r1
 8008292:	f7f8 f801 	bl	8000298 <__aeabi_dsub>
 8008296:	4642      	mov	r2, r8
 8008298:	464b      	mov	r3, r9
 800829a:	f7f7 fffd 	bl	8000298 <__aeabi_dsub>
 800829e:	ec53 2b18 	vmov	r2, r3, d8
 80082a2:	f7f7 fff9 	bl	8000298 <__aeabi_dsub>
 80082a6:	4602      	mov	r2, r0
 80082a8:	460b      	mov	r3, r1
 80082aa:	4650      	mov	r0, sl
 80082ac:	4659      	mov	r1, fp
 80082ae:	e606      	b.n	8007ebe <__ieee754_pow+0x2ee>
 80082b0:	2401      	movs	r4, #1
 80082b2:	e6a0      	b.n	8007ff6 <__ieee754_pow+0x426>
 80082b4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008308 <__ieee754_pow+0x738>
 80082b8:	e60d      	b.n	8007ed6 <__ieee754_pow+0x306>
 80082ba:	bf00      	nop
 80082bc:	f3af 8000 	nop.w
 80082c0:	4a454eef 	.word	0x4a454eef
 80082c4:	3fca7e28 	.word	0x3fca7e28
 80082c8:	93c9db65 	.word	0x93c9db65
 80082cc:	3fcd864a 	.word	0x3fcd864a
 80082d0:	a91d4101 	.word	0xa91d4101
 80082d4:	3fd17460 	.word	0x3fd17460
 80082d8:	518f264d 	.word	0x518f264d
 80082dc:	3fd55555 	.word	0x3fd55555
 80082e0:	db6fabff 	.word	0xdb6fabff
 80082e4:	3fdb6db6 	.word	0x3fdb6db6
 80082e8:	33333303 	.word	0x33333303
 80082ec:	3fe33333 	.word	0x3fe33333
 80082f0:	e0000000 	.word	0xe0000000
 80082f4:	3feec709 	.word	0x3feec709
 80082f8:	dc3a03fd 	.word	0xdc3a03fd
 80082fc:	3feec709 	.word	0x3feec709
 8008300:	145b01f5 	.word	0x145b01f5
 8008304:	be3e2fe0 	.word	0xbe3e2fe0
 8008308:	00000000 	.word	0x00000000
 800830c:	3ff00000 	.word	0x3ff00000
 8008310:	7ff00000 	.word	0x7ff00000
 8008314:	43400000 	.word	0x43400000
 8008318:	0003988e 	.word	0x0003988e
 800831c:	000bb679 	.word	0x000bb679
 8008320:	08008e38 	.word	0x08008e38
 8008324:	3ff00000 	.word	0x3ff00000
 8008328:	40080000 	.word	0x40080000
 800832c:	08008e58 	.word	0x08008e58
 8008330:	08008e48 	.word	0x08008e48
 8008334:	a3b5      	add	r3, pc, #724	; (adr r3, 800860c <__ieee754_pow+0xa3c>)
 8008336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833a:	4640      	mov	r0, r8
 800833c:	4649      	mov	r1, r9
 800833e:	f7f7 ffad 	bl	800029c <__adddf3>
 8008342:	4622      	mov	r2, r4
 8008344:	ec41 0b1a 	vmov	d10, r0, r1
 8008348:	462b      	mov	r3, r5
 800834a:	4630      	mov	r0, r6
 800834c:	4639      	mov	r1, r7
 800834e:	f7f7 ffa3 	bl	8000298 <__aeabi_dsub>
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	ec51 0b1a 	vmov	r0, r1, d10
 800835a:	f7f8 fbe5 	bl	8000b28 <__aeabi_dcmpgt>
 800835e:	2800      	cmp	r0, #0
 8008360:	f47f adf8 	bne.w	8007f54 <__ieee754_pow+0x384>
 8008364:	4aa4      	ldr	r2, [pc, #656]	; (80085f8 <__ieee754_pow+0xa28>)
 8008366:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800836a:	4293      	cmp	r3, r2
 800836c:	f340 810b 	ble.w	8008586 <__ieee754_pow+0x9b6>
 8008370:	151b      	asrs	r3, r3, #20
 8008372:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008376:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800837a:	fa4a f303 	asr.w	r3, sl, r3
 800837e:	445b      	add	r3, fp
 8008380:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008384:	4e9d      	ldr	r6, [pc, #628]	; (80085fc <__ieee754_pow+0xa2c>)
 8008386:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800838a:	4116      	asrs	r6, r2
 800838c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008390:	2000      	movs	r0, #0
 8008392:	ea23 0106 	bic.w	r1, r3, r6
 8008396:	f1c2 0214 	rsb	r2, r2, #20
 800839a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800839e:	fa4a fa02 	asr.w	sl, sl, r2
 80083a2:	f1bb 0f00 	cmp.w	fp, #0
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	4620      	mov	r0, r4
 80083ac:	4629      	mov	r1, r5
 80083ae:	bfb8      	it	lt
 80083b0:	f1ca 0a00 	rsblt	sl, sl, #0
 80083b4:	f7f7 ff70 	bl	8000298 <__aeabi_dsub>
 80083b8:	ec41 0b19 	vmov	d9, r0, r1
 80083bc:	4642      	mov	r2, r8
 80083be:	464b      	mov	r3, r9
 80083c0:	ec51 0b19 	vmov	r0, r1, d9
 80083c4:	f7f7 ff6a 	bl	800029c <__adddf3>
 80083c8:	2400      	movs	r4, #0
 80083ca:	a379      	add	r3, pc, #484	; (adr r3, 80085b0 <__ieee754_pow+0x9e0>)
 80083cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d0:	4620      	mov	r0, r4
 80083d2:	460d      	mov	r5, r1
 80083d4:	f7f8 f918 	bl	8000608 <__aeabi_dmul>
 80083d8:	ec53 2b19 	vmov	r2, r3, d9
 80083dc:	4606      	mov	r6, r0
 80083de:	460f      	mov	r7, r1
 80083e0:	4620      	mov	r0, r4
 80083e2:	4629      	mov	r1, r5
 80083e4:	f7f7 ff58 	bl	8000298 <__aeabi_dsub>
 80083e8:	4602      	mov	r2, r0
 80083ea:	460b      	mov	r3, r1
 80083ec:	4640      	mov	r0, r8
 80083ee:	4649      	mov	r1, r9
 80083f0:	f7f7 ff52 	bl	8000298 <__aeabi_dsub>
 80083f4:	a370      	add	r3, pc, #448	; (adr r3, 80085b8 <__ieee754_pow+0x9e8>)
 80083f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083fa:	f7f8 f905 	bl	8000608 <__aeabi_dmul>
 80083fe:	a370      	add	r3, pc, #448	; (adr r3, 80085c0 <__ieee754_pow+0x9f0>)
 8008400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008404:	4680      	mov	r8, r0
 8008406:	4689      	mov	r9, r1
 8008408:	4620      	mov	r0, r4
 800840a:	4629      	mov	r1, r5
 800840c:	f7f8 f8fc 	bl	8000608 <__aeabi_dmul>
 8008410:	4602      	mov	r2, r0
 8008412:	460b      	mov	r3, r1
 8008414:	4640      	mov	r0, r8
 8008416:	4649      	mov	r1, r9
 8008418:	f7f7 ff40 	bl	800029c <__adddf3>
 800841c:	4604      	mov	r4, r0
 800841e:	460d      	mov	r5, r1
 8008420:	4602      	mov	r2, r0
 8008422:	460b      	mov	r3, r1
 8008424:	4630      	mov	r0, r6
 8008426:	4639      	mov	r1, r7
 8008428:	f7f7 ff38 	bl	800029c <__adddf3>
 800842c:	4632      	mov	r2, r6
 800842e:	463b      	mov	r3, r7
 8008430:	4680      	mov	r8, r0
 8008432:	4689      	mov	r9, r1
 8008434:	f7f7 ff30 	bl	8000298 <__aeabi_dsub>
 8008438:	4602      	mov	r2, r0
 800843a:	460b      	mov	r3, r1
 800843c:	4620      	mov	r0, r4
 800843e:	4629      	mov	r1, r5
 8008440:	f7f7 ff2a 	bl	8000298 <__aeabi_dsub>
 8008444:	4642      	mov	r2, r8
 8008446:	4606      	mov	r6, r0
 8008448:	460f      	mov	r7, r1
 800844a:	464b      	mov	r3, r9
 800844c:	4640      	mov	r0, r8
 800844e:	4649      	mov	r1, r9
 8008450:	f7f8 f8da 	bl	8000608 <__aeabi_dmul>
 8008454:	a35c      	add	r3, pc, #368	; (adr r3, 80085c8 <__ieee754_pow+0x9f8>)
 8008456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800845a:	4604      	mov	r4, r0
 800845c:	460d      	mov	r5, r1
 800845e:	f7f8 f8d3 	bl	8000608 <__aeabi_dmul>
 8008462:	a35b      	add	r3, pc, #364	; (adr r3, 80085d0 <__ieee754_pow+0xa00>)
 8008464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008468:	f7f7 ff16 	bl	8000298 <__aeabi_dsub>
 800846c:	4622      	mov	r2, r4
 800846e:	462b      	mov	r3, r5
 8008470:	f7f8 f8ca 	bl	8000608 <__aeabi_dmul>
 8008474:	a358      	add	r3, pc, #352	; (adr r3, 80085d8 <__ieee754_pow+0xa08>)
 8008476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847a:	f7f7 ff0f 	bl	800029c <__adddf3>
 800847e:	4622      	mov	r2, r4
 8008480:	462b      	mov	r3, r5
 8008482:	f7f8 f8c1 	bl	8000608 <__aeabi_dmul>
 8008486:	a356      	add	r3, pc, #344	; (adr r3, 80085e0 <__ieee754_pow+0xa10>)
 8008488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848c:	f7f7 ff04 	bl	8000298 <__aeabi_dsub>
 8008490:	4622      	mov	r2, r4
 8008492:	462b      	mov	r3, r5
 8008494:	f7f8 f8b8 	bl	8000608 <__aeabi_dmul>
 8008498:	a353      	add	r3, pc, #332	; (adr r3, 80085e8 <__ieee754_pow+0xa18>)
 800849a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849e:	f7f7 fefd 	bl	800029c <__adddf3>
 80084a2:	4622      	mov	r2, r4
 80084a4:	462b      	mov	r3, r5
 80084a6:	f7f8 f8af 	bl	8000608 <__aeabi_dmul>
 80084aa:	4602      	mov	r2, r0
 80084ac:	460b      	mov	r3, r1
 80084ae:	4640      	mov	r0, r8
 80084b0:	4649      	mov	r1, r9
 80084b2:	f7f7 fef1 	bl	8000298 <__aeabi_dsub>
 80084b6:	4604      	mov	r4, r0
 80084b8:	460d      	mov	r5, r1
 80084ba:	4602      	mov	r2, r0
 80084bc:	460b      	mov	r3, r1
 80084be:	4640      	mov	r0, r8
 80084c0:	4649      	mov	r1, r9
 80084c2:	f7f8 f8a1 	bl	8000608 <__aeabi_dmul>
 80084c6:	2200      	movs	r2, #0
 80084c8:	ec41 0b19 	vmov	d9, r0, r1
 80084cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80084d0:	4620      	mov	r0, r4
 80084d2:	4629      	mov	r1, r5
 80084d4:	f7f7 fee0 	bl	8000298 <__aeabi_dsub>
 80084d8:	4602      	mov	r2, r0
 80084da:	460b      	mov	r3, r1
 80084dc:	ec51 0b19 	vmov	r0, r1, d9
 80084e0:	f7f8 f9bc 	bl	800085c <__aeabi_ddiv>
 80084e4:	4632      	mov	r2, r6
 80084e6:	4604      	mov	r4, r0
 80084e8:	460d      	mov	r5, r1
 80084ea:	463b      	mov	r3, r7
 80084ec:	4640      	mov	r0, r8
 80084ee:	4649      	mov	r1, r9
 80084f0:	f7f8 f88a 	bl	8000608 <__aeabi_dmul>
 80084f4:	4632      	mov	r2, r6
 80084f6:	463b      	mov	r3, r7
 80084f8:	f7f7 fed0 	bl	800029c <__adddf3>
 80084fc:	4602      	mov	r2, r0
 80084fe:	460b      	mov	r3, r1
 8008500:	4620      	mov	r0, r4
 8008502:	4629      	mov	r1, r5
 8008504:	f7f7 fec8 	bl	8000298 <__aeabi_dsub>
 8008508:	4642      	mov	r2, r8
 800850a:	464b      	mov	r3, r9
 800850c:	f7f7 fec4 	bl	8000298 <__aeabi_dsub>
 8008510:	460b      	mov	r3, r1
 8008512:	4602      	mov	r2, r0
 8008514:	493a      	ldr	r1, [pc, #232]	; (8008600 <__ieee754_pow+0xa30>)
 8008516:	2000      	movs	r0, #0
 8008518:	f7f7 febe 	bl	8000298 <__aeabi_dsub>
 800851c:	e9cd 0100 	strd	r0, r1, [sp]
 8008520:	9b01      	ldr	r3, [sp, #4]
 8008522:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008526:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800852a:	da2f      	bge.n	800858c <__ieee754_pow+0x9bc>
 800852c:	4650      	mov	r0, sl
 800852e:	ed9d 0b00 	vldr	d0, [sp]
 8008532:	f000 f9cd 	bl	80088d0 <scalbn>
 8008536:	ec51 0b10 	vmov	r0, r1, d0
 800853a:	ec53 2b18 	vmov	r2, r3, d8
 800853e:	f7ff bbe0 	b.w	8007d02 <__ieee754_pow+0x132>
 8008542:	4b30      	ldr	r3, [pc, #192]	; (8008604 <__ieee754_pow+0xa34>)
 8008544:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008548:	429e      	cmp	r6, r3
 800854a:	f77f af0b 	ble.w	8008364 <__ieee754_pow+0x794>
 800854e:	4b2e      	ldr	r3, [pc, #184]	; (8008608 <__ieee754_pow+0xa38>)
 8008550:	440b      	add	r3, r1
 8008552:	4303      	orrs	r3, r0
 8008554:	d00b      	beq.n	800856e <__ieee754_pow+0x99e>
 8008556:	a326      	add	r3, pc, #152	; (adr r3, 80085f0 <__ieee754_pow+0xa20>)
 8008558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855c:	ec51 0b18 	vmov	r0, r1, d8
 8008560:	f7f8 f852 	bl	8000608 <__aeabi_dmul>
 8008564:	a322      	add	r3, pc, #136	; (adr r3, 80085f0 <__ieee754_pow+0xa20>)
 8008566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856a:	f7ff bbca 	b.w	8007d02 <__ieee754_pow+0x132>
 800856e:	4622      	mov	r2, r4
 8008570:	462b      	mov	r3, r5
 8008572:	f7f7 fe91 	bl	8000298 <__aeabi_dsub>
 8008576:	4642      	mov	r2, r8
 8008578:	464b      	mov	r3, r9
 800857a:	f7f8 facb 	bl	8000b14 <__aeabi_dcmpge>
 800857e:	2800      	cmp	r0, #0
 8008580:	f43f aef0 	beq.w	8008364 <__ieee754_pow+0x794>
 8008584:	e7e7      	b.n	8008556 <__ieee754_pow+0x986>
 8008586:	f04f 0a00 	mov.w	sl, #0
 800858a:	e717      	b.n	80083bc <__ieee754_pow+0x7ec>
 800858c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008590:	4619      	mov	r1, r3
 8008592:	e7d2      	b.n	800853a <__ieee754_pow+0x96a>
 8008594:	491a      	ldr	r1, [pc, #104]	; (8008600 <__ieee754_pow+0xa30>)
 8008596:	2000      	movs	r0, #0
 8008598:	f7ff bb9e 	b.w	8007cd8 <__ieee754_pow+0x108>
 800859c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085a0:	f7ff bb9a 	b.w	8007cd8 <__ieee754_pow+0x108>
 80085a4:	9000      	str	r0, [sp, #0]
 80085a6:	f7ff bb76 	b.w	8007c96 <__ieee754_pow+0xc6>
 80085aa:	2100      	movs	r1, #0
 80085ac:	f7ff bb60 	b.w	8007c70 <__ieee754_pow+0xa0>
 80085b0:	00000000 	.word	0x00000000
 80085b4:	3fe62e43 	.word	0x3fe62e43
 80085b8:	fefa39ef 	.word	0xfefa39ef
 80085bc:	3fe62e42 	.word	0x3fe62e42
 80085c0:	0ca86c39 	.word	0x0ca86c39
 80085c4:	be205c61 	.word	0xbe205c61
 80085c8:	72bea4d0 	.word	0x72bea4d0
 80085cc:	3e663769 	.word	0x3e663769
 80085d0:	c5d26bf1 	.word	0xc5d26bf1
 80085d4:	3ebbbd41 	.word	0x3ebbbd41
 80085d8:	af25de2c 	.word	0xaf25de2c
 80085dc:	3f11566a 	.word	0x3f11566a
 80085e0:	16bebd93 	.word	0x16bebd93
 80085e4:	3f66c16c 	.word	0x3f66c16c
 80085e8:	5555553e 	.word	0x5555553e
 80085ec:	3fc55555 	.word	0x3fc55555
 80085f0:	c2f8f359 	.word	0xc2f8f359
 80085f4:	01a56e1f 	.word	0x01a56e1f
 80085f8:	3fe00000 	.word	0x3fe00000
 80085fc:	000fffff 	.word	0x000fffff
 8008600:	3ff00000 	.word	0x3ff00000
 8008604:	4090cbff 	.word	0x4090cbff
 8008608:	3f6f3400 	.word	0x3f6f3400
 800860c:	652b82fe 	.word	0x652b82fe
 8008610:	3c971547 	.word	0x3c971547

08008614 <__ieee754_sqrt>:
 8008614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008618:	ec55 4b10 	vmov	r4, r5, d0
 800861c:	4e56      	ldr	r6, [pc, #344]	; (8008778 <__ieee754_sqrt+0x164>)
 800861e:	43ae      	bics	r6, r5
 8008620:	ee10 0a10 	vmov	r0, s0
 8008624:	ee10 3a10 	vmov	r3, s0
 8008628:	4629      	mov	r1, r5
 800862a:	462a      	mov	r2, r5
 800862c:	d110      	bne.n	8008650 <__ieee754_sqrt+0x3c>
 800862e:	ee10 2a10 	vmov	r2, s0
 8008632:	462b      	mov	r3, r5
 8008634:	f7f7 ffe8 	bl	8000608 <__aeabi_dmul>
 8008638:	4602      	mov	r2, r0
 800863a:	460b      	mov	r3, r1
 800863c:	4620      	mov	r0, r4
 800863e:	4629      	mov	r1, r5
 8008640:	f7f7 fe2c 	bl	800029c <__adddf3>
 8008644:	4604      	mov	r4, r0
 8008646:	460d      	mov	r5, r1
 8008648:	ec45 4b10 	vmov	d0, r4, r5
 800864c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008650:	2d00      	cmp	r5, #0
 8008652:	dc10      	bgt.n	8008676 <__ieee754_sqrt+0x62>
 8008654:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008658:	4330      	orrs	r0, r6
 800865a:	d0f5      	beq.n	8008648 <__ieee754_sqrt+0x34>
 800865c:	b15d      	cbz	r5, 8008676 <__ieee754_sqrt+0x62>
 800865e:	ee10 2a10 	vmov	r2, s0
 8008662:	462b      	mov	r3, r5
 8008664:	ee10 0a10 	vmov	r0, s0
 8008668:	f7f7 fe16 	bl	8000298 <__aeabi_dsub>
 800866c:	4602      	mov	r2, r0
 800866e:	460b      	mov	r3, r1
 8008670:	f7f8 f8f4 	bl	800085c <__aeabi_ddiv>
 8008674:	e7e6      	b.n	8008644 <__ieee754_sqrt+0x30>
 8008676:	1509      	asrs	r1, r1, #20
 8008678:	d076      	beq.n	8008768 <__ieee754_sqrt+0x154>
 800867a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800867e:	07ce      	lsls	r6, r1, #31
 8008680:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8008684:	bf5e      	ittt	pl
 8008686:	0fda      	lsrpl	r2, r3, #31
 8008688:	005b      	lslpl	r3, r3, #1
 800868a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800868e:	0fda      	lsrs	r2, r3, #31
 8008690:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8008694:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8008698:	2000      	movs	r0, #0
 800869a:	106d      	asrs	r5, r5, #1
 800869c:	005b      	lsls	r3, r3, #1
 800869e:	f04f 0e16 	mov.w	lr, #22
 80086a2:	4684      	mov	ip, r0
 80086a4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80086a8:	eb0c 0401 	add.w	r4, ip, r1
 80086ac:	4294      	cmp	r4, r2
 80086ae:	bfde      	ittt	le
 80086b0:	1b12      	suble	r2, r2, r4
 80086b2:	eb04 0c01 	addle.w	ip, r4, r1
 80086b6:	1840      	addle	r0, r0, r1
 80086b8:	0052      	lsls	r2, r2, #1
 80086ba:	f1be 0e01 	subs.w	lr, lr, #1
 80086be:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80086c2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80086c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80086ca:	d1ed      	bne.n	80086a8 <__ieee754_sqrt+0x94>
 80086cc:	4671      	mov	r1, lr
 80086ce:	2720      	movs	r7, #32
 80086d0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80086d4:	4562      	cmp	r2, ip
 80086d6:	eb04 060e 	add.w	r6, r4, lr
 80086da:	dc02      	bgt.n	80086e2 <__ieee754_sqrt+0xce>
 80086dc:	d113      	bne.n	8008706 <__ieee754_sqrt+0xf2>
 80086de:	429e      	cmp	r6, r3
 80086e0:	d811      	bhi.n	8008706 <__ieee754_sqrt+0xf2>
 80086e2:	2e00      	cmp	r6, #0
 80086e4:	eb06 0e04 	add.w	lr, r6, r4
 80086e8:	da43      	bge.n	8008772 <__ieee754_sqrt+0x15e>
 80086ea:	f1be 0f00 	cmp.w	lr, #0
 80086ee:	db40      	blt.n	8008772 <__ieee754_sqrt+0x15e>
 80086f0:	f10c 0801 	add.w	r8, ip, #1
 80086f4:	eba2 020c 	sub.w	r2, r2, ip
 80086f8:	429e      	cmp	r6, r3
 80086fa:	bf88      	it	hi
 80086fc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8008700:	1b9b      	subs	r3, r3, r6
 8008702:	4421      	add	r1, r4
 8008704:	46c4      	mov	ip, r8
 8008706:	0052      	lsls	r2, r2, #1
 8008708:	3f01      	subs	r7, #1
 800870a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800870e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008712:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008716:	d1dd      	bne.n	80086d4 <__ieee754_sqrt+0xc0>
 8008718:	4313      	orrs	r3, r2
 800871a:	d006      	beq.n	800872a <__ieee754_sqrt+0x116>
 800871c:	1c4c      	adds	r4, r1, #1
 800871e:	bf13      	iteet	ne
 8008720:	3101      	addne	r1, #1
 8008722:	3001      	addeq	r0, #1
 8008724:	4639      	moveq	r1, r7
 8008726:	f021 0101 	bicne.w	r1, r1, #1
 800872a:	1043      	asrs	r3, r0, #1
 800872c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008730:	0849      	lsrs	r1, r1, #1
 8008732:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008736:	07c2      	lsls	r2, r0, #31
 8008738:	bf48      	it	mi
 800873a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800873e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8008742:	460c      	mov	r4, r1
 8008744:	463d      	mov	r5, r7
 8008746:	e77f      	b.n	8008648 <__ieee754_sqrt+0x34>
 8008748:	0ada      	lsrs	r2, r3, #11
 800874a:	3815      	subs	r0, #21
 800874c:	055b      	lsls	r3, r3, #21
 800874e:	2a00      	cmp	r2, #0
 8008750:	d0fa      	beq.n	8008748 <__ieee754_sqrt+0x134>
 8008752:	02d7      	lsls	r7, r2, #11
 8008754:	d50a      	bpl.n	800876c <__ieee754_sqrt+0x158>
 8008756:	f1c1 0420 	rsb	r4, r1, #32
 800875a:	fa23 f404 	lsr.w	r4, r3, r4
 800875e:	1e4d      	subs	r5, r1, #1
 8008760:	408b      	lsls	r3, r1
 8008762:	4322      	orrs	r2, r4
 8008764:	1b41      	subs	r1, r0, r5
 8008766:	e788      	b.n	800867a <__ieee754_sqrt+0x66>
 8008768:	4608      	mov	r0, r1
 800876a:	e7f0      	b.n	800874e <__ieee754_sqrt+0x13a>
 800876c:	0052      	lsls	r2, r2, #1
 800876e:	3101      	adds	r1, #1
 8008770:	e7ef      	b.n	8008752 <__ieee754_sqrt+0x13e>
 8008772:	46e0      	mov	r8, ip
 8008774:	e7be      	b.n	80086f4 <__ieee754_sqrt+0xe0>
 8008776:	bf00      	nop
 8008778:	7ff00000 	.word	0x7ff00000

0800877c <fabs>:
 800877c:	ec51 0b10 	vmov	r0, r1, d0
 8008780:	ee10 2a10 	vmov	r2, s0
 8008784:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008788:	ec43 2b10 	vmov	d0, r2, r3
 800878c:	4770      	bx	lr

0800878e <finite>:
 800878e:	b082      	sub	sp, #8
 8008790:	ed8d 0b00 	vstr	d0, [sp]
 8008794:	9801      	ldr	r0, [sp, #4]
 8008796:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800879a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800879e:	0fc0      	lsrs	r0, r0, #31
 80087a0:	b002      	add	sp, #8
 80087a2:	4770      	bx	lr
 80087a4:	0000      	movs	r0, r0
	...

080087a8 <nan>:
 80087a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80087b0 <nan+0x8>
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	00000000 	.word	0x00000000
 80087b4:	7ff80000 	.word	0x7ff80000

080087b8 <rint>:
 80087b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087ba:	ec51 0b10 	vmov	r0, r1, d0
 80087be:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80087c2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80087c6:	2e13      	cmp	r6, #19
 80087c8:	ee10 4a10 	vmov	r4, s0
 80087cc:	460b      	mov	r3, r1
 80087ce:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80087d2:	dc58      	bgt.n	8008886 <rint+0xce>
 80087d4:	2e00      	cmp	r6, #0
 80087d6:	da2b      	bge.n	8008830 <rint+0x78>
 80087d8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80087dc:	4302      	orrs	r2, r0
 80087de:	d023      	beq.n	8008828 <rint+0x70>
 80087e0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80087e4:	4302      	orrs	r2, r0
 80087e6:	4254      	negs	r4, r2
 80087e8:	4314      	orrs	r4, r2
 80087ea:	0c4b      	lsrs	r3, r1, #17
 80087ec:	0b24      	lsrs	r4, r4, #12
 80087ee:	045b      	lsls	r3, r3, #17
 80087f0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80087f4:	ea44 0103 	orr.w	r1, r4, r3
 80087f8:	4b32      	ldr	r3, [pc, #200]	; (80088c4 <rint+0x10c>)
 80087fa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80087fe:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008802:	4602      	mov	r2, r0
 8008804:	460b      	mov	r3, r1
 8008806:	4630      	mov	r0, r6
 8008808:	4639      	mov	r1, r7
 800880a:	f7f7 fd47 	bl	800029c <__adddf3>
 800880e:	e9cd 0100 	strd	r0, r1, [sp]
 8008812:	463b      	mov	r3, r7
 8008814:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008818:	4632      	mov	r2, r6
 800881a:	f7f7 fd3d 	bl	8000298 <__aeabi_dsub>
 800881e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008822:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8008826:	4639      	mov	r1, r7
 8008828:	ec41 0b10 	vmov	d0, r0, r1
 800882c:	b003      	add	sp, #12
 800882e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008830:	4a25      	ldr	r2, [pc, #148]	; (80088c8 <rint+0x110>)
 8008832:	4132      	asrs	r2, r6
 8008834:	ea01 0702 	and.w	r7, r1, r2
 8008838:	4307      	orrs	r7, r0
 800883a:	d0f5      	beq.n	8008828 <rint+0x70>
 800883c:	0851      	lsrs	r1, r2, #1
 800883e:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8008842:	4314      	orrs	r4, r2
 8008844:	d00c      	beq.n	8008860 <rint+0xa8>
 8008846:	ea23 0201 	bic.w	r2, r3, r1
 800884a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800884e:	2e13      	cmp	r6, #19
 8008850:	fa43 f606 	asr.w	r6, r3, r6
 8008854:	bf0c      	ite	eq
 8008856:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800885a:	2400      	movne	r4, #0
 800885c:	ea42 0306 	orr.w	r3, r2, r6
 8008860:	4918      	ldr	r1, [pc, #96]	; (80088c4 <rint+0x10c>)
 8008862:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8008866:	4622      	mov	r2, r4
 8008868:	e9d5 4500 	ldrd	r4, r5, [r5]
 800886c:	4620      	mov	r0, r4
 800886e:	4629      	mov	r1, r5
 8008870:	f7f7 fd14 	bl	800029c <__adddf3>
 8008874:	e9cd 0100 	strd	r0, r1, [sp]
 8008878:	e9dd 0100 	ldrd	r0, r1, [sp]
 800887c:	4622      	mov	r2, r4
 800887e:	462b      	mov	r3, r5
 8008880:	f7f7 fd0a 	bl	8000298 <__aeabi_dsub>
 8008884:	e7d0      	b.n	8008828 <rint+0x70>
 8008886:	2e33      	cmp	r6, #51	; 0x33
 8008888:	dd07      	ble.n	800889a <rint+0xe2>
 800888a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800888e:	d1cb      	bne.n	8008828 <rint+0x70>
 8008890:	ee10 2a10 	vmov	r2, s0
 8008894:	f7f7 fd02 	bl	800029c <__adddf3>
 8008898:	e7c6      	b.n	8008828 <rint+0x70>
 800889a:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800889e:	f04f 36ff 	mov.w	r6, #4294967295
 80088a2:	40d6      	lsrs	r6, r2
 80088a4:	4230      	tst	r0, r6
 80088a6:	d0bf      	beq.n	8008828 <rint+0x70>
 80088a8:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 80088ac:	ea4f 0156 	mov.w	r1, r6, lsr #1
 80088b0:	bf1f      	itttt	ne
 80088b2:	ea24 0101 	bicne.w	r1, r4, r1
 80088b6:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80088ba:	fa44 f202 	asrne.w	r2, r4, r2
 80088be:	ea41 0402 	orrne.w	r4, r1, r2
 80088c2:	e7cd      	b.n	8008860 <rint+0xa8>
 80088c4:	08008e68 	.word	0x08008e68
 80088c8:	000fffff 	.word	0x000fffff
 80088cc:	00000000 	.word	0x00000000

080088d0 <scalbn>:
 80088d0:	b570      	push	{r4, r5, r6, lr}
 80088d2:	ec55 4b10 	vmov	r4, r5, d0
 80088d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80088da:	4606      	mov	r6, r0
 80088dc:	462b      	mov	r3, r5
 80088de:	b99a      	cbnz	r2, 8008908 <scalbn+0x38>
 80088e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80088e4:	4323      	orrs	r3, r4
 80088e6:	d036      	beq.n	8008956 <scalbn+0x86>
 80088e8:	4b39      	ldr	r3, [pc, #228]	; (80089d0 <scalbn+0x100>)
 80088ea:	4629      	mov	r1, r5
 80088ec:	ee10 0a10 	vmov	r0, s0
 80088f0:	2200      	movs	r2, #0
 80088f2:	f7f7 fe89 	bl	8000608 <__aeabi_dmul>
 80088f6:	4b37      	ldr	r3, [pc, #220]	; (80089d4 <scalbn+0x104>)
 80088f8:	429e      	cmp	r6, r3
 80088fa:	4604      	mov	r4, r0
 80088fc:	460d      	mov	r5, r1
 80088fe:	da10      	bge.n	8008922 <scalbn+0x52>
 8008900:	a32b      	add	r3, pc, #172	; (adr r3, 80089b0 <scalbn+0xe0>)
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	e03a      	b.n	800897e <scalbn+0xae>
 8008908:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800890c:	428a      	cmp	r2, r1
 800890e:	d10c      	bne.n	800892a <scalbn+0x5a>
 8008910:	ee10 2a10 	vmov	r2, s0
 8008914:	4620      	mov	r0, r4
 8008916:	4629      	mov	r1, r5
 8008918:	f7f7 fcc0 	bl	800029c <__adddf3>
 800891c:	4604      	mov	r4, r0
 800891e:	460d      	mov	r5, r1
 8008920:	e019      	b.n	8008956 <scalbn+0x86>
 8008922:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008926:	460b      	mov	r3, r1
 8008928:	3a36      	subs	r2, #54	; 0x36
 800892a:	4432      	add	r2, r6
 800892c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008930:	428a      	cmp	r2, r1
 8008932:	dd08      	ble.n	8008946 <scalbn+0x76>
 8008934:	2d00      	cmp	r5, #0
 8008936:	a120      	add	r1, pc, #128	; (adr r1, 80089b8 <scalbn+0xe8>)
 8008938:	e9d1 0100 	ldrd	r0, r1, [r1]
 800893c:	da1c      	bge.n	8008978 <scalbn+0xa8>
 800893e:	a120      	add	r1, pc, #128	; (adr r1, 80089c0 <scalbn+0xf0>)
 8008940:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008944:	e018      	b.n	8008978 <scalbn+0xa8>
 8008946:	2a00      	cmp	r2, #0
 8008948:	dd08      	ble.n	800895c <scalbn+0x8c>
 800894a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800894e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008952:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008956:	ec45 4b10 	vmov	d0, r4, r5
 800895a:	bd70      	pop	{r4, r5, r6, pc}
 800895c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008960:	da19      	bge.n	8008996 <scalbn+0xc6>
 8008962:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008966:	429e      	cmp	r6, r3
 8008968:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800896c:	dd0a      	ble.n	8008984 <scalbn+0xb4>
 800896e:	a112      	add	r1, pc, #72	; (adr r1, 80089b8 <scalbn+0xe8>)
 8008970:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d1e2      	bne.n	800893e <scalbn+0x6e>
 8008978:	a30f      	add	r3, pc, #60	; (adr r3, 80089b8 <scalbn+0xe8>)
 800897a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800897e:	f7f7 fe43 	bl	8000608 <__aeabi_dmul>
 8008982:	e7cb      	b.n	800891c <scalbn+0x4c>
 8008984:	a10a      	add	r1, pc, #40	; (adr r1, 80089b0 <scalbn+0xe0>)
 8008986:	e9d1 0100 	ldrd	r0, r1, [r1]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d0b8      	beq.n	8008900 <scalbn+0x30>
 800898e:	a10e      	add	r1, pc, #56	; (adr r1, 80089c8 <scalbn+0xf8>)
 8008990:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008994:	e7b4      	b.n	8008900 <scalbn+0x30>
 8008996:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800899a:	3236      	adds	r2, #54	; 0x36
 800899c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80089a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80089a4:	4620      	mov	r0, r4
 80089a6:	4b0c      	ldr	r3, [pc, #48]	; (80089d8 <scalbn+0x108>)
 80089a8:	2200      	movs	r2, #0
 80089aa:	e7e8      	b.n	800897e <scalbn+0xae>
 80089ac:	f3af 8000 	nop.w
 80089b0:	c2f8f359 	.word	0xc2f8f359
 80089b4:	01a56e1f 	.word	0x01a56e1f
 80089b8:	8800759c 	.word	0x8800759c
 80089bc:	7e37e43c 	.word	0x7e37e43c
 80089c0:	8800759c 	.word	0x8800759c
 80089c4:	fe37e43c 	.word	0xfe37e43c
 80089c8:	c2f8f359 	.word	0xc2f8f359
 80089cc:	81a56e1f 	.word	0x81a56e1f
 80089d0:	43500000 	.word	0x43500000
 80089d4:	ffff3cb0 	.word	0xffff3cb0
 80089d8:	3c900000 	.word	0x3c900000

080089dc <_init>:
 80089dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089de:	bf00      	nop
 80089e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089e2:	bc08      	pop	{r3}
 80089e4:	469e      	mov	lr, r3
 80089e6:	4770      	bx	lr

080089e8 <_fini>:
 80089e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ea:	bf00      	nop
 80089ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089ee:	bc08      	pop	{r3}
 80089f0:	469e      	mov	lr, r3
 80089f2:	4770      	bx	lr
