<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2023 11 10 10:55:48.320" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll.lpc" type="lpc" modified="2023 11 10 10:55:38.507"/>
		<File name="pll.vhd" type="top_level_vhdl" modified="2023 11 10 10:55:38.557"/>
		<File name="pll_tmpl.vhd" type="template_vhdl" modified="2023 11 10 10:55:38.557"/>
  </Package>
</DiamondModule>
