<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p339" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_339{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_339{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_339{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_339{left:89px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_339{left:174px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t6_339{left:344px;bottom:1049px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_339{left:101px;bottom:1027px;letter-spacing:-0.12px;}
#t8_339{left:102px;bottom:1010px;letter-spacing:-0.14px;}
#t9_339{left:232px;bottom:1010px;letter-spacing:-0.13px;word-spacing:0.04px;}
#ta_339{left:469px;bottom:1010px;letter-spacing:-0.15px;}
#tb_339{left:648px;bottom:1010px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#tc_339{left:88px;bottom:985px;letter-spacing:-0.17px;}
#td_339{left:144px;bottom:985px;letter-spacing:-0.16px;}
#te_339{left:86px;bottom:961px;letter-spacing:-0.17px;}
#tf_339{left:147px;bottom:961px;letter-spacing:-0.12px;}
#tg_339{left:190px;bottom:961px;letter-spacing:-0.16px;}
#th_339{left:447px;bottom:961px;letter-spacing:-0.12px;}
#ti_339{left:540px;bottom:961px;letter-spacing:-0.12px;}
#tj_339{left:190px;bottom:936px;letter-spacing:-0.15px;}
#tk_339{left:540px;bottom:936px;letter-spacing:-0.12px;}
#tl_339{left:190px;bottom:912px;letter-spacing:-0.18px;}
#tm_339{left:540px;bottom:912px;letter-spacing:-0.16px;}
#tn_339{left:540px;bottom:891px;letter-spacing:-0.11px;}
#to_339{left:540px;bottom:874px;letter-spacing:-0.11px;}
#tp_339{left:190px;bottom:849px;letter-spacing:-0.2px;}
#tq_339{left:540px;bottom:849px;letter-spacing:-0.14px;}
#tr_339{left:540px;bottom:828px;letter-spacing:-0.11px;}
#ts_339{left:540px;bottom:807px;letter-spacing:-0.11px;}
#tt_339{left:190px;bottom:782px;letter-spacing:-0.18px;}
#tu_339{left:540px;bottom:782px;letter-spacing:-0.15px;}
#tv_339{left:540px;bottom:761px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tw_339{left:540px;bottom:739px;letter-spacing:-0.11px;}
#tx_339{left:190px;bottom:715px;letter-spacing:-0.2px;}
#ty_339{left:540px;bottom:715px;letter-spacing:-0.13px;}
#tz_339{left:190px;bottom:690px;letter-spacing:-0.2px;}
#t10_339{left:540px;bottom:690px;letter-spacing:-0.13px;}
#t11_339{left:87px;bottom:666px;letter-spacing:-0.18px;}
#t12_339{left:143px;bottom:666px;letter-spacing:-0.17px;}
#t13_339{left:190px;bottom:666px;letter-spacing:-0.14px;}
#t14_339{left:447px;bottom:666px;letter-spacing:-0.12px;}
#t15_339{left:540px;bottom:666px;letter-spacing:-0.12px;}
#t16_339{left:540px;bottom:645px;letter-spacing:-0.12px;}
#t17_339{left:540px;bottom:628px;letter-spacing:-0.11px;}
#t18_339{left:540px;bottom:606px;letter-spacing:-0.11px;}
#t19_339{left:87px;bottom:582px;letter-spacing:-0.16px;}
#t1a_339{left:143px;bottom:582px;letter-spacing:-0.16px;}
#t1b_339{left:190px;bottom:582px;letter-spacing:-0.17px;}
#t1c_339{left:447px;bottom:582px;letter-spacing:-0.11px;}
#t1d_339{left:540px;bottom:582px;letter-spacing:-0.12px;}
#t1e_339{left:540px;bottom:561px;letter-spacing:-0.11px;}
#t1f_339{left:87px;bottom:536px;letter-spacing:-0.16px;}
#t1g_339{left:143px;bottom:536px;letter-spacing:-0.16px;}
#t1h_339{left:190px;bottom:536px;letter-spacing:-0.17px;}
#t1i_339{left:447px;bottom:536px;letter-spacing:-0.11px;}
#t1j_339{left:540px;bottom:536px;letter-spacing:-0.12px;}
#t1k_339{left:540px;bottom:515px;letter-spacing:-0.11px;}
#t1l_339{left:87px;bottom:490px;letter-spacing:-0.18px;}
#t1m_339{left:143px;bottom:490px;letter-spacing:-0.17px;}
#t1n_339{left:190px;bottom:490px;letter-spacing:-0.13px;}
#t1o_339{left:447px;bottom:490px;letter-spacing:-0.13px;}
#t1p_339{left:540px;bottom:490px;letter-spacing:-0.11px;}
#t1q_339{left:540px;bottom:469px;letter-spacing:-0.12px;}
#t1r_339{left:540px;bottom:448px;letter-spacing:-0.11px;}
#t1s_339{left:540px;bottom:431px;letter-spacing:-0.11px;}
#t1t_339{left:190px;bottom:406px;}
#t1u_339{left:540px;bottom:406px;letter-spacing:-0.15px;}
#t1v_339{left:540px;bottom:385px;letter-spacing:-0.11px;}
#t1w_339{left:540px;bottom:368px;letter-spacing:-0.12px;}
#t1x_339{left:540px;bottom:351px;letter-spacing:-0.11px;}
#t1y_339{left:540px;bottom:334px;letter-spacing:-0.14px;}
#t1z_339{left:190px;bottom:310px;}
#t20_339{left:540px;bottom:310px;letter-spacing:-0.14px;}
#t21_339{left:190px;bottom:286px;}
#t22_339{left:540px;bottom:286px;letter-spacing:-0.16px;}
#t23_339{left:190px;bottom:261px;}
#t24_339{left:540px;bottom:261px;letter-spacing:-0.14px;}
#t25_339{left:540px;bottom:240px;letter-spacing:-0.1px;word-spacing:-0.1px;}
#t26_339{left:540px;bottom:223px;letter-spacing:-0.11px;}
#t27_339{left:540px;bottom:202px;letter-spacing:-0.12px;}
#t28_339{left:540px;bottom:185px;letter-spacing:-0.1px;}
#t29_339{left:190px;bottom:160px;}
#t2a_339{left:540px;bottom:160px;letter-spacing:-0.15px;}
#t2b_339{left:540px;bottom:139px;letter-spacing:-0.11px;}
#t2c_339{left:540px;bottom:122px;letter-spacing:-0.14px;}

.s1_339{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_339{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_339{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_339{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s5_339{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts339" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg339Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg339" style="-webkit-user-select: none;"><object width="935" height="1210" data="339/339.svg" type="image/svg+xml" id="pdf339" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_339" class="t s1_339">Vol. 4 </span><span id="t2_339" class="t s1_339">2-323 </span>
<span id="t3_339" class="t s2_339">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_339" class="t s3_339">Table 2-46. </span><span id="t5_339" class="t s3_339">Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting </span>
<span id="t6_339" class="t s3_339">Performance Hybrid Architecture </span>
<span id="t7_339" class="t s4_339">Register </span>
<span id="t8_339" class="t s4_339">Address </span><span id="t9_339" class="t s4_339">Register Name / Bit Fields </span><span id="ta_339" class="t s4_339">Scope </span><span id="tb_339" class="t s4_339">Bit Description </span>
<span id="tc_339" class="t s4_339">Hex </span><span id="td_339" class="t s4_339">Dec </span>
<span id="te_339" class="t s5_339">33H </span><span id="tf_339" class="t s5_339">51 </span><span id="tg_339" class="t s5_339">MSR_MEMORY_CTRL </span><span id="th_339" class="t s5_339">Core </span><span id="ti_339" class="t s5_339">Memory Control Register </span>
<span id="tj_339" class="t s5_339">26:0 </span><span id="tk_339" class="t s5_339">Reserved. </span>
<span id="tl_339" class="t s5_339">27 </span><span id="tm_339" class="t s5_339">UC_STORE_THROTTLE </span>
<span id="tn_339" class="t s5_339">If set to 1, when enabled, the processor will only </span>
<span id="to_339" class="t s5_339">allow one in-progress UC store at a time. </span>
<span id="tp_339" class="t s5_339">28 </span><span id="tq_339" class="t s5_339">UC_LOCK_DISABLE </span>
<span id="tr_339" class="t s5_339">If set to 1, a UC lock will cause a #GP(0) exception. </span>
<span id="ts_339" class="t s5_339">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="tt_339" class="t s5_339">29 </span><span id="tu_339" class="t s5_339">SPLIT_LOCK_DISABLE </span>
<span id="tv_339" class="t s5_339">If set to 1, a split lock will cause an #AC(0) exception. </span>
<span id="tw_339" class="t s5_339">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="tx_339" class="t s5_339">30 </span><span id="ty_339" class="t s5_339">Reserved. </span>
<span id="tz_339" class="t s5_339">31 </span><span id="t10_339" class="t s5_339">Reserved. </span>
<span id="t11_339" class="t s5_339">BCH </span><span id="t12_339" class="t s5_339">188 </span><span id="t13_339" class="t s5_339">IA32_MISC_PACKAGE_CTLS </span><span id="t14_339" class="t s5_339">Package </span><span id="t15_339" class="t s5_339">Power Filtering Control (R/W) </span>
<span id="t16_339" class="t s5_339">IA32_ARCH_CAPABILITIES[bit 10] enumerates </span>
<span id="t17_339" class="t s5_339">support for this MSR. </span>
<span id="t18_339" class="t s5_339">See Table 2-2. </span>
<span id="t19_339" class="t s5_339">C7H </span><span id="t1a_339" class="t s5_339">199 </span><span id="t1b_339" class="t s5_339">IA32_PMC6 </span><span id="t1c_339" class="t s5_339">Core </span><span id="t1d_339" class="t s5_339">General Performance Counter 6 (R/W) </span>
<span id="t1e_339" class="t s5_339">See Table 2-2. </span>
<span id="t1f_339" class="t s5_339">C8H </span><span id="t1g_339" class="t s5_339">200 </span><span id="t1h_339" class="t s5_339">IA32_PMC7 </span><span id="t1i_339" class="t s5_339">Core </span><span id="t1j_339" class="t s5_339">General Performance Counter 7 (R/W) </span>
<span id="t1k_339" class="t s5_339">See Table 2-2. </span>
<span id="t1l_339" class="t s5_339">CFH </span><span id="t1m_339" class="t s5_339">207 </span><span id="t1n_339" class="t s5_339">IA32_CORE_CAPABILITIES </span><span id="t1o_339" class="t s5_339">Package </span><span id="t1p_339" class="t s5_339">IA32 Core Capabilities Register (R/O) </span>
<span id="t1q_339" class="t s5_339">If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. </span>
<span id="t1r_339" class="t s5_339">This MSR provides an architectural enumeration </span>
<span id="t1s_339" class="t s5_339">function for model-specific behavior. </span>
<span id="t1t_339" class="t s5_339">0 </span><span id="t1u_339" class="t s5_339">STLB_QOS_SUPPORTED </span>
<span id="t1v_339" class="t s5_339">When set to 1, the STLB QoS feature is supported </span>
<span id="t1w_339" class="t s5_339">and the STLB QoS MSRs (1A8FH -1A97H) are </span>
<span id="t1x_339" class="t s5_339">accessible. When set to 0, access to these MSRs will </span>
<span id="t1y_339" class="t s5_339">#GP. </span>
<span id="t1z_339" class="t s5_339">1 </span><span id="t20_339" class="t s5_339">Reserved </span>
<span id="t21_339" class="t s5_339">2 </span><span id="t22_339" class="t s5_339">FUSA_SUPPORTED </span>
<span id="t23_339" class="t s5_339">3 </span><span id="t24_339" class="t s5_339">RSM_IN_CPL0_ONLY </span>
<span id="t25_339" class="t s5_339">When set to 1, the RSM instruction is only allowed in </span>
<span id="t26_339" class="t s5_339">CPL0 (#GP triggered in any CPL != 0). </span>
<span id="t27_339" class="t s5_339">When set to 0, then any CPL may execute the RSM </span>
<span id="t28_339" class="t s5_339">instruction. </span>
<span id="t29_339" class="t s5_339">4 </span><span id="t2a_339" class="t s5_339">UC_LOCK_DISABLE_SUPPORTED </span>
<span id="t2b_339" class="t s5_339">When read as 1, software can set bit 28 of </span>
<span id="t2c_339" class="t s5_339">MSR_MEMORY_CTRL (MSR address 33H). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
