#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5bb82ab347b0 .scope module, "Counter" "Counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "out";
o0x7333d5295018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bb82abbbdc0_0 .net "clk", 0 0, o0x7333d5295018;  0 drivers
v0x5bb82abb54a0_0 .var "out", 31 0;
o0x7333d5295078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5bb82abd5200_0 .net "rst", 0 0, o0x7333d5295078;  0 drivers
E_0x5bb82ab66380 .event posedge, v0x5bb82abd5200_0, v0x5bb82abbbdc0_0;
S_0x5bb82abb7b90 .scope module, "MAIN_tb" "MAIN_tb" 3 1;
 .timescale 0 0;
v0x5bb82abdf7b0_0 .var "clk", 0 0;
v0x5bb82abdf870_0 .var "dataIN", 31 0;
v0x5bb82abdf930_0 .var "en", 0 0;
v0x5bb82abdfa20_0 .var "rst", 0 0;
S_0x5bb82abd5320 .scope module, "u_MAIN" "MAIN" 3 12, 4 1 0, S_0x5bb82abb7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dataIN";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "en";
v0x5bb82abdd510_0 .net "JPC", 31 0, v0x5bb82abdb020_0;  1 drivers
v0x5bb82abdd5f0_0 .net "OpA", 31 0, L_0x5bb82abe0070;  1 drivers
v0x5bb82abdd6b0_0 .net "OpB", 31 0, L_0x5bb82abe01b0;  1 drivers
v0x5bb82abdd7b0_0 .net "PC", 31 0, v0x5bb82abdcee0_0;  1 drivers
v0x5bb82abdd8a0_0 .net *"_ivl_10", 1 0, L_0x5bb82abe02a0;  1 drivers
v0x5bb82abdd9b0_0 .net *"_ivl_12", 1 0, L_0x5bb82abe03e0;  1 drivers
L_0x7333d524c060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5bb82abdda90_0 .net/2s *"_ivl_4", 1 0, L_0x7333d524c060;  1 drivers
L_0x7333d524c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5bb82abddb70_0 .net/2s *"_ivl_6", 1 0, L_0x7333d524c0a8;  1 drivers
L_0x7333d524c0f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5bb82abddc50_0 .net/2s *"_ivl_8", 1 0, L_0x7333d524c0f0;  1 drivers
v0x5bb82abdddc0_0 .net "aluOP", 5 0, v0x5bb82abd70c0_0;  1 drivers
v0x5bb82abdde80_0 .net "aluOut", 31 0, v0x5bb82abdbf20_0;  1 drivers
v0x5bb82abddf40_0 .net "branchEN", 0 0, v0x5bb82abd72b0_0;  1 drivers
v0x5bb82abde030_0 .net "clk", 0 0, v0x5bb82abdf7b0_0;  1 drivers
v0x5bb82abde160_0 .net "counter_address", 4 0, v0x5bb82abdd230_0;  1 drivers
v0x5bb82abde220_0 .net "dataIN", 31 0, v0x5bb82abdf870_0;  1 drivers
v0x5bb82abde2e0_0 .net "dataMemLoad", 31 0, v0x5bb82abd9c20_0;  1 drivers
v0x5bb82abde3a0_0 .net "en", 0 0, v0x5bb82abdf930_0;  1 drivers
v0x5bb82abde550_0 .net "imm_gen_inst", 31 0, v0x5bb82abd7530_0;  1 drivers
v0x5bb82abde5f0_0 .net "instMemOUT", 31 0, v0x5bb82abdd070_0;  1 drivers
v0x5bb82abde700_0 .net "jalEN", 0 0, v0x5bb82abd7780_0;  1 drivers
v0x5bb82abde7f0_0 .net "jalrEN", 0 0, v0x5bb82abd7840_0;  1 drivers
v0x5bb82abde8e0_0 .net "jump", 0 0, v0x5bb82abdb600_0;  1 drivers
v0x5bb82abde9d0_0 .net "load_write", 31 0, v0x5bb82abd9330_0;  1 drivers
v0x5bb82abdeae0_0 .net "memToReg", 0 0, v0x5bb82abd7900_0;  1 drivers
v0x5bb82abdeb80_0 .net "memWrite", 0 0, v0x5bb82abd79c0_0;  1 drivers
v0x5bb82abdec70_0 .net "operandA", 0 0, v0x5bb82abd7b60_0;  1 drivers
v0x5bb82abded10_0 .net "operandB", 0 0, v0x5bb82abd7c20_0;  1 drivers
v0x5bb82abdedb0_0 .net "rd", 4 0, L_0x5bb82abdfdb0;  1 drivers
v0x5bb82abdeea0_0 .net "readWrite", 0 0, L_0x5bb82abe0560;  1 drivers
v0x5bb82abdef40_0 .net "read_data1", 31 0, v0x5bb82abd5b20_0;  1 drivers
v0x5bb82abdf050_0 .net "read_data2", 31 0, v0x5bb82abd5c00_0;  1 drivers
v0x5bb82abdf160_0 .net "regWrite", 0 0, v0x5bb82abd7da0_0;  1 drivers
v0x5bb82abdf250_0 .net "rs1", 4 0, L_0x5bb82abdfef0;  1 drivers
v0x5bb82abdf360_0 .net "rs2", 4 0, L_0x5bb82abdffd0;  1 drivers
v0x5bb82abdf470_0 .net "rst", 0 0, v0x5bb82abdfa20_0;  1 drivers
v0x5bb82abdf560_0 .net "store_data", 31 0, v0x5bb82abd9500_0;  1 drivers
v0x5bb82abdf670_0 .net "write_data", 31 0, v0x5bb82abdb870_0;  1 drivers
L_0x5bb82abe0070 .functor MUXZ 32, v0x5bb82abd5c00_0, v0x5bb82abd7530_0, v0x5bb82abd7b60_0, C4<>;
L_0x5bb82abe01b0 .functor MUXZ 32, v0x5bb82abd5b20_0, v0x5bb82abdcee0_0, v0x5bb82abd7c20_0, C4<>;
L_0x5bb82abe02a0 .functor MUXZ 2, L_0x7333d524c0f0, L_0x7333d524c0a8, v0x5bb82abd79c0_0, C4<>;
L_0x5bb82abe03e0 .functor MUXZ 2, L_0x5bb82abe02a0, L_0x7333d524c060, v0x5bb82abd7900_0, C4<>;
L_0x5bb82abe0560 .part L_0x5bb82abe03e0, 0, 1;
S_0x5bb82abd54b0 .scope module, "o_register" "register" 4 48, 5 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "rd_data";
    .port_info 5 /INPUT 5 "rs1_data";
    .port_info 6 /INPUT 5 "rs2_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
v0x5bb82abd58a0_0 .net "clk", 0 0, v0x5bb82abdf7b0_0;  alias, 1 drivers
v0x5bb82abd5980_0 .var/i "i", 31 0;
v0x5bb82abd5a60_0 .net "rd_data", 4 0, L_0x5bb82abdfdb0;  alias, 1 drivers
v0x5bb82abd5b20_0 .var "read_data1", 31 0;
v0x5bb82abd5c00_0 .var "read_data2", 31 0;
v0x5bb82abd5d30_0 .net "regWrite", 0 0, v0x5bb82abd7da0_0;  alias, 1 drivers
v0x5bb82abd5df0 .array "registerf", 31 0, 31 0;
v0x5bb82abd62b0_0 .net "reset", 0 0, v0x5bb82abdfa20_0;  alias, 1 drivers
v0x5bb82abd6370_0 .net "rs1_data", 4 0, L_0x5bb82abdfef0;  alias, 1 drivers
v0x5bb82abd6450_0 .net "rs2_data", 4 0, L_0x5bb82abdffd0;  alias, 1 drivers
v0x5bb82abd6530_0 .net "write_data", 31 0, v0x5bb82abdb870_0;  alias, 1 drivers
v0x5bb82abd5df0_0 .array/port v0x5bb82abd5df0, 0;
v0x5bb82abd5df0_1 .array/port v0x5bb82abd5df0, 1;
v0x5bb82abd5df0_2 .array/port v0x5bb82abd5df0, 2;
E_0x5bb82ab666d0/0 .event edge, v0x5bb82abd6370_0, v0x5bb82abd5df0_0, v0x5bb82abd5df0_1, v0x5bb82abd5df0_2;
v0x5bb82abd5df0_3 .array/port v0x5bb82abd5df0, 3;
v0x5bb82abd5df0_4 .array/port v0x5bb82abd5df0, 4;
v0x5bb82abd5df0_5 .array/port v0x5bb82abd5df0, 5;
v0x5bb82abd5df0_6 .array/port v0x5bb82abd5df0, 6;
E_0x5bb82ab666d0/1 .event edge, v0x5bb82abd5df0_3, v0x5bb82abd5df0_4, v0x5bb82abd5df0_5, v0x5bb82abd5df0_6;
v0x5bb82abd5df0_7 .array/port v0x5bb82abd5df0, 7;
v0x5bb82abd5df0_8 .array/port v0x5bb82abd5df0, 8;
v0x5bb82abd5df0_9 .array/port v0x5bb82abd5df0, 9;
v0x5bb82abd5df0_10 .array/port v0x5bb82abd5df0, 10;
E_0x5bb82ab666d0/2 .event edge, v0x5bb82abd5df0_7, v0x5bb82abd5df0_8, v0x5bb82abd5df0_9, v0x5bb82abd5df0_10;
v0x5bb82abd5df0_11 .array/port v0x5bb82abd5df0, 11;
v0x5bb82abd5df0_12 .array/port v0x5bb82abd5df0, 12;
v0x5bb82abd5df0_13 .array/port v0x5bb82abd5df0, 13;
v0x5bb82abd5df0_14 .array/port v0x5bb82abd5df0, 14;
E_0x5bb82ab666d0/3 .event edge, v0x5bb82abd5df0_11, v0x5bb82abd5df0_12, v0x5bb82abd5df0_13, v0x5bb82abd5df0_14;
v0x5bb82abd5df0_15 .array/port v0x5bb82abd5df0, 15;
v0x5bb82abd5df0_16 .array/port v0x5bb82abd5df0, 16;
v0x5bb82abd5df0_17 .array/port v0x5bb82abd5df0, 17;
v0x5bb82abd5df0_18 .array/port v0x5bb82abd5df0, 18;
E_0x5bb82ab666d0/4 .event edge, v0x5bb82abd5df0_15, v0x5bb82abd5df0_16, v0x5bb82abd5df0_17, v0x5bb82abd5df0_18;
v0x5bb82abd5df0_19 .array/port v0x5bb82abd5df0, 19;
v0x5bb82abd5df0_20 .array/port v0x5bb82abd5df0, 20;
v0x5bb82abd5df0_21 .array/port v0x5bb82abd5df0, 21;
v0x5bb82abd5df0_22 .array/port v0x5bb82abd5df0, 22;
E_0x5bb82ab666d0/5 .event edge, v0x5bb82abd5df0_19, v0x5bb82abd5df0_20, v0x5bb82abd5df0_21, v0x5bb82abd5df0_22;
v0x5bb82abd5df0_23 .array/port v0x5bb82abd5df0, 23;
v0x5bb82abd5df0_24 .array/port v0x5bb82abd5df0, 24;
v0x5bb82abd5df0_25 .array/port v0x5bb82abd5df0, 25;
v0x5bb82abd5df0_26 .array/port v0x5bb82abd5df0, 26;
E_0x5bb82ab666d0/6 .event edge, v0x5bb82abd5df0_23, v0x5bb82abd5df0_24, v0x5bb82abd5df0_25, v0x5bb82abd5df0_26;
v0x5bb82abd5df0_27 .array/port v0x5bb82abd5df0, 27;
v0x5bb82abd5df0_28 .array/port v0x5bb82abd5df0, 28;
v0x5bb82abd5df0_29 .array/port v0x5bb82abd5df0, 29;
v0x5bb82abd5df0_30 .array/port v0x5bb82abd5df0, 30;
E_0x5bb82ab666d0/7 .event edge, v0x5bb82abd5df0_27, v0x5bb82abd5df0_28, v0x5bb82abd5df0_29, v0x5bb82abd5df0_30;
v0x5bb82abd5df0_31 .array/port v0x5bb82abd5df0, 31;
E_0x5bb82ab666d0/8 .event edge, v0x5bb82abd5df0_31, v0x5bb82abd6450_0;
E_0x5bb82ab666d0 .event/or E_0x5bb82ab666d0/0, E_0x5bb82ab666d0/1, E_0x5bb82ab666d0/2, E_0x5bb82ab666d0/3, E_0x5bb82ab666d0/4, E_0x5bb82ab666d0/5, E_0x5bb82ab666d0/6, E_0x5bb82ab666d0/7, E_0x5bb82ab666d0/8;
E_0x5bb82ab66a20 .event posedge, v0x5bb82abd58a0_0;
S_0x5bb82abd6730 .scope module, "u_ControlDecode" "ControlDecoder" 4 30, 6 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "imm_gen_inst";
    .port_info 2 /OUTPUT 5 "rs1";
    .port_info 3 /OUTPUT 5 "rs2";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "memToReg";
    .port_info 7 /OUTPUT 1 "memWrite";
    .port_info 8 /OUTPUT 1 "operandA";
    .port_info 9 /OUTPUT 1 "operandB";
    .port_info 10 /OUTPUT 1 "branch";
    .port_info 11 /OUTPUT 6 "aluOP";
    .port_info 12 /OUTPUT 1 "jalrEN";
    .port_info 13 /OUTPUT 1 "jalEN";
    .port_info 14 /OUTPUT 1 "branchEN";
P_0x5bb82abd68e0 .param/l "alu_Itype" 1 6 20, C4<0010011>;
P_0x5bb82abd6920 .param/l "alu_rtype" 1 6 22, C4<0110011>;
P_0x5bb82abd6960 .param/l "jalr_Itype" 1 6 21, C4<1100111>;
P_0x5bb82abd69a0 .param/l "load_Itype" 1 6 19, C4<0000011>;
P_0x5bb82abd69e0 .param/l "store" 1 6 23, C4<0100011>;
L_0x5bb82abdfca0 .functor NOT 1, v0x5bb82abd72b0_0, C4<0>, C4<0>, C4<0>;
L_0x7333d524c018 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5bb82abd6e20_0 .net/2u *"_ivl_10", 4 0, L_0x7333d524c018;  1 drivers
v0x5bb82abd6f20_0 .net *"_ivl_6", 0 0, L_0x5bb82abdfca0;  1 drivers
v0x5bb82abd7000_0 .net *"_ivl_9", 4 0, L_0x5bb82abdfd10;  1 drivers
v0x5bb82abd70c0_0 .var "aluOP", 5 0;
v0x5bb82abd71a0_0 .var "branch", 0 0;
v0x5bb82abd72b0_0 .var "branchEN", 0 0;
v0x5bb82abd7370_0 .net "func3", 2 0, L_0x5bb82abdfb60;  1 drivers
v0x5bb82abd7450_0 .net "func7", 6 0, L_0x5bb82abdfc00;  1 drivers
v0x5bb82abd7530_0 .var "imm_gen_inst", 31 0;
v0x5bb82abd76a0_0 .net "instruction", 31 0, v0x5bb82abdd070_0;  alias, 1 drivers
v0x5bb82abd7780_0 .var "jalEN", 0 0;
v0x5bb82abd7840_0 .var "jalrEN", 0 0;
v0x5bb82abd7900_0 .var "memToReg", 0 0;
v0x5bb82abd79c0_0 .var "memWrite", 0 0;
v0x5bb82abd7a80_0 .net "opcode", 6 0, L_0x5bb82abdfac0;  1 drivers
v0x5bb82abd7b60_0 .var "operandA", 0 0;
v0x5bb82abd7c20_0 .var "operandB", 0 0;
v0x5bb82abd7ce0_0 .net "rd", 4 0, L_0x5bb82abdfdb0;  alias, 1 drivers
v0x5bb82abd7da0_0 .var "regWrite", 0 0;
v0x5bb82abd7e40_0 .net "rs1", 4 0, L_0x5bb82abdfef0;  alias, 1 drivers
v0x5bb82abd7ee0_0 .net "rs2", 4 0, L_0x5bb82abdffd0;  alias, 1 drivers
v0x5bb82abd7fb0_0 .var "split_inst", 11 0;
v0x5bb82abd8050_0 .var "split_inst2", 20 0;
v0x5bb82abd8130_0 .var "split_inst3", 12 0;
E_0x5bb82ab2fbf0 .event edge, v0x5bb82abd7a80_0, v0x5bb82abd7370_0, v0x5bb82abd7450_0;
E_0x5bb82abbd8a0/0 .event edge, v0x5bb82abd7a80_0, v0x5bb82abd76a0_0, v0x5bb82abd7fb0_0, v0x5bb82abd8050_0;
E_0x5bb82abbd8a0/1 .event edge, v0x5bb82abd8130_0;
E_0x5bb82abbd8a0 .event/or E_0x5bb82abbd8a0/0, E_0x5bb82abbd8a0/1;
L_0x5bb82abdfac0 .part v0x5bb82abdd070_0, 0, 7;
L_0x5bb82abdfb60 .part v0x5bb82abdd070_0, 12, 3;
L_0x5bb82abdfc00 .part v0x5bb82abdd070_0, 25, 7;
L_0x5bb82abdfd10 .part v0x5bb82abdd070_0, 7, 5;
L_0x5bb82abdfdb0 .functor MUXZ 5, L_0x7333d524c018, L_0x5bb82abdfd10, L_0x5bb82abdfca0, C4<>;
L_0x5bb82abdfef0 .part v0x5bb82abdd070_0, 15, 5;
L_0x5bb82abdffd0 .part v0x5bb82abdd070_0, 20, 5;
S_0x5bb82abd8470 .scope module, "u_DMI" "DMI" 4 85, 7 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load";
    .port_info 1 /INPUT 6 "aluOP";
    .port_info 2 /INPUT 32 "rs2";
    .port_info 3 /OUTPUT 32 "load_data";
    .port_info 4 /OUTPUT 32 "store_data";
P_0x5bb82ab9b870 .param/l "loadByte" 1 7 8, C4<000000>;
P_0x5bb82ab9b8b0 .param/l "loadByteUnsigned" 1 7 10, C4<000011>;
P_0x5bb82ab9b8f0 .param/l "loadHalf" 1 7 9, C4<000001>;
P_0x5bb82ab9b930 .param/l "loadHalfUnsigned" 1 7 11, C4<000100>;
P_0x5bb82ab9b970 .param/l "loadWord" 1 7 12, C4<000010>;
P_0x5bb82ab9b9b0 .param/l "storeByte" 1 7 15, C4<001111>;
P_0x5bb82ab9b9f0 .param/l "storeHalf" 1 7 14, C4<010000>;
P_0x5bb82ab9ba30 .param/l "storeWord" 1 7 13, C4<010001>;
L_0x5bb82abe0960 .functor BUFZ 32, v0x5bb82abd9c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5bb82abe09d0 .functor BUFZ 32, v0x5bb82abd5c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5bb82abd8a30_0 .net "LB", 7 0, L_0x5bb82abe0650;  1 drivers
v0x5bb82abd8b30_0 .net "LBU", 7 0, L_0x5bb82abe0820;  1 drivers
v0x5bb82abd8c10_0 .net "LH", 15 0, L_0x5bb82abe06f0;  1 drivers
v0x5bb82abd8d00_0 .net "LHU", 15 0, L_0x5bb82abe08c0;  1 drivers
v0x5bb82abd8de0_0 .net "LW", 31 0, L_0x5bb82abe0960;  1 drivers
v0x5bb82abd8f10_0 .net "SB", 7 0, L_0x5bb82abe0b70;  1 drivers
v0x5bb82abd8ff0_0 .net "SH", 15 0, L_0x5bb82abe0ad0;  1 drivers
v0x5bb82abd90d0_0 .net "SW", 31 0, L_0x5bb82abe09d0;  1 drivers
v0x5bb82abd91b0_0 .net "aluOP", 5 0, v0x5bb82abd70c0_0;  alias, 1 drivers
v0x5bb82abd9270_0 .net "load", 31 0, v0x5bb82abd9c20_0;  alias, 1 drivers
v0x5bb82abd9330_0 .var "load_data", 31 0;
v0x5bb82abd9410_0 .net "rs2", 31 0, v0x5bb82abd5c00_0;  alias, 1 drivers
v0x5bb82abd9500_0 .var "store_data", 31 0;
E_0x5bb82abbd230/0 .event edge, v0x5bb82abd70c0_0, v0x5bb82abd8a30_0, v0x5bb82abd8c10_0, v0x5bb82abd8b30_0;
E_0x5bb82abbd230/1 .event edge, v0x5bb82abd8d00_0, v0x5bb82abd8de0_0, v0x5bb82abd90d0_0, v0x5bb82abd8ff0_0;
E_0x5bb82abbd230/2 .event edge, v0x5bb82abd8f10_0;
E_0x5bb82abbd230 .event/or E_0x5bb82abbd230/0, E_0x5bb82abbd230/1, E_0x5bb82abbd230/2;
L_0x5bb82abe0650 .part v0x5bb82abd9c20_0, 0, 8;
L_0x5bb82abe06f0 .part v0x5bb82abd9c20_0, 0, 16;
L_0x5bb82abe0820 .part v0x5bb82abd9c20_0, 0, 8;
L_0x5bb82abe08c0 .part v0x5bb82abd9c20_0, 0, 16;
L_0x5bb82abe0ad0 .part v0x5bb82abd5c00_0, 0, 16;
L_0x5bb82abe0b70 .part v0x5bb82abd5c00_0, 0, 8;
S_0x5bb82abd9690 .scope module, "u_RAM2" "RAM" 4 73, 8 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "MemWrite";
    .port_info 2 /INPUT 32 "rs1";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /INPUT 32 "Immediate";
    .port_info 5 /INPUT 1 "memToReg";
    .port_info 6 /INPUT 1 "memWrite";
    .port_info 7 /OUTPUT 32 "MemRead";
v0x5bb82abd9b40_0 .net "Immediate", 31 0, v0x5bb82abd7530_0;  alias, 1 drivers
v0x5bb82abd9c20_0 .var "MemRead", 31 0;
v0x5bb82abd9cf0_0 .net "MemWrite", 31 0, v0x5bb82abd9500_0;  alias, 1 drivers
v0x5bb82abd9df0 .array "RAM", 31 0, 31 0;
v0x5bb82abda380_0 .var "address", 4 0;
v0x5bb82abda4b0_0 .net "clk", 0 0, v0x5bb82abdf7b0_0;  alias, 1 drivers
v0x5bb82abda550_0 .var/i "i", 31 0;
v0x5bb82abda610_0 .var "loc", 31 0;
v0x5bb82abda6f0_0 .net "memToReg", 0 0, v0x5bb82abd7900_0;  alias, 1 drivers
v0x5bb82abda850_0 .net "memWrite", 0 0, v0x5bb82abd79c0_0;  alias, 1 drivers
v0x5bb82abda920_0 .net "rd", 31 0, v0x5bb82abdb870_0;  alias, 1 drivers
v0x5bb82abda9f0_0 .net "rs1", 31 0, v0x5bb82abd5b20_0;  alias, 1 drivers
v0x5bb82abd9df0_0 .array/port v0x5bb82abd9df0, 0;
v0x5bb82abd9df0_1 .array/port v0x5bb82abd9df0, 1;
E_0x5bb82abd9940/0 .event edge, v0x5bb82abd7900_0, v0x5bb82abda380_0, v0x5bb82abd9df0_0, v0x5bb82abd9df0_1;
v0x5bb82abd9df0_2 .array/port v0x5bb82abd9df0, 2;
v0x5bb82abd9df0_3 .array/port v0x5bb82abd9df0, 3;
v0x5bb82abd9df0_4 .array/port v0x5bb82abd9df0, 4;
v0x5bb82abd9df0_5 .array/port v0x5bb82abd9df0, 5;
E_0x5bb82abd9940/1 .event edge, v0x5bb82abd9df0_2, v0x5bb82abd9df0_3, v0x5bb82abd9df0_4, v0x5bb82abd9df0_5;
v0x5bb82abd9df0_6 .array/port v0x5bb82abd9df0, 6;
v0x5bb82abd9df0_7 .array/port v0x5bb82abd9df0, 7;
v0x5bb82abd9df0_8 .array/port v0x5bb82abd9df0, 8;
v0x5bb82abd9df0_9 .array/port v0x5bb82abd9df0, 9;
E_0x5bb82abd9940/2 .event edge, v0x5bb82abd9df0_6, v0x5bb82abd9df0_7, v0x5bb82abd9df0_8, v0x5bb82abd9df0_9;
v0x5bb82abd9df0_10 .array/port v0x5bb82abd9df0, 10;
v0x5bb82abd9df0_11 .array/port v0x5bb82abd9df0, 11;
v0x5bb82abd9df0_12 .array/port v0x5bb82abd9df0, 12;
v0x5bb82abd9df0_13 .array/port v0x5bb82abd9df0, 13;
E_0x5bb82abd9940/3 .event edge, v0x5bb82abd9df0_10, v0x5bb82abd9df0_11, v0x5bb82abd9df0_12, v0x5bb82abd9df0_13;
v0x5bb82abd9df0_14 .array/port v0x5bb82abd9df0, 14;
v0x5bb82abd9df0_15 .array/port v0x5bb82abd9df0, 15;
v0x5bb82abd9df0_16 .array/port v0x5bb82abd9df0, 16;
v0x5bb82abd9df0_17 .array/port v0x5bb82abd9df0, 17;
E_0x5bb82abd9940/4 .event edge, v0x5bb82abd9df0_14, v0x5bb82abd9df0_15, v0x5bb82abd9df0_16, v0x5bb82abd9df0_17;
v0x5bb82abd9df0_18 .array/port v0x5bb82abd9df0, 18;
v0x5bb82abd9df0_19 .array/port v0x5bb82abd9df0, 19;
v0x5bb82abd9df0_20 .array/port v0x5bb82abd9df0, 20;
v0x5bb82abd9df0_21 .array/port v0x5bb82abd9df0, 21;
E_0x5bb82abd9940/5 .event edge, v0x5bb82abd9df0_18, v0x5bb82abd9df0_19, v0x5bb82abd9df0_20, v0x5bb82abd9df0_21;
v0x5bb82abd9df0_22 .array/port v0x5bb82abd9df0, 22;
v0x5bb82abd9df0_23 .array/port v0x5bb82abd9df0, 23;
v0x5bb82abd9df0_24 .array/port v0x5bb82abd9df0, 24;
v0x5bb82abd9df0_25 .array/port v0x5bb82abd9df0, 25;
E_0x5bb82abd9940/6 .event edge, v0x5bb82abd9df0_22, v0x5bb82abd9df0_23, v0x5bb82abd9df0_24, v0x5bb82abd9df0_25;
v0x5bb82abd9df0_26 .array/port v0x5bb82abd9df0, 26;
v0x5bb82abd9df0_27 .array/port v0x5bb82abd9df0, 27;
v0x5bb82abd9df0_28 .array/port v0x5bb82abd9df0, 28;
v0x5bb82abd9df0_29 .array/port v0x5bb82abd9df0, 29;
E_0x5bb82abd9940/7 .event edge, v0x5bb82abd9df0_26, v0x5bb82abd9df0_27, v0x5bb82abd9df0_28, v0x5bb82abd9df0_29;
v0x5bb82abd9df0_30 .array/port v0x5bb82abd9df0, 30;
v0x5bb82abd9df0_31 .array/port v0x5bb82abd9df0, 31;
E_0x5bb82abd9940/8 .event edge, v0x5bb82abd9df0_30, v0x5bb82abd9df0_31;
E_0x5bb82abd9940 .event/or E_0x5bb82abd9940/0, E_0x5bb82abd9940/1, E_0x5bb82abd9940/2, E_0x5bb82abd9940/3, E_0x5bb82abd9940/4, E_0x5bb82abd9940/5, E_0x5bb82abd9940/6, E_0x5bb82abd9940/7, E_0x5bb82abd9940/8;
E_0x5bb82abd9ac0/0 .event edge, v0x5bb82abd7900_0, v0x5bb82abd5b20_0, v0x5bb82abd7530_0, v0x5bb82abda610_0;
E_0x5bb82abd9ac0/1 .event edge, v0x5bb82abd79c0_0, v0x5bb82abd6530_0;
E_0x5bb82abd9ac0 .event/or E_0x5bb82abd9ac0/0, E_0x5bb82abd9ac0/1;
S_0x5bb82abdab80 .scope module, "u_WriteBack" "WriteBack" 4 93, 9 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "load_write";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /INPUT 32 "aluOut";
    .port_info 4 /INPUT 32 "imm_gen_inst";
    .port_info 5 /INPUT 1 "memToReg";
    .port_info 6 /INPUT 1 "jalEN";
    .port_info 7 /INPUT 1 "jalrEN";
    .port_info 8 /INPUT 1 "branchEN";
    .port_info 9 /OUTPUT 32 "write_data";
    .port_info 10 /OUTPUT 32 "PC_out";
    .port_info 11 /OUTPUT 1 "jump";
v0x5bb82abdaf20_0 .net "PC_in", 31 0, v0x5bb82abdcee0_0;  alias, 1 drivers
v0x5bb82abdb020_0 .var "PC_out", 31 0;
v0x5bb82abdb100_0 .net "aluOut", 31 0, v0x5bb82abdbf20_0;  alias, 1 drivers
v0x5bb82abdb1c0_0 .net "branchEN", 0 0, v0x5bb82abd72b0_0;  alias, 1 drivers
v0x5bb82abdb290_0 .net "clk", 0 0, v0x5bb82abdf7b0_0;  alias, 1 drivers
v0x5bb82abdb3d0_0 .net "imm_gen_inst", 31 0, v0x5bb82abd7530_0;  alias, 1 drivers
v0x5bb82abdb4c0_0 .net "jalEN", 0 0, v0x5bb82abd7780_0;  alias, 1 drivers
v0x5bb82abdb560_0 .net "jalrEN", 0 0, v0x5bb82abd7840_0;  alias, 1 drivers
v0x5bb82abdb600_0 .var "jump", 0 0;
v0x5bb82abdb730_0 .net "load_write", 31 0, v0x5bb82abd9330_0;  alias, 1 drivers
v0x5bb82abdb7d0_0 .net "memToReg", 0 0, v0x5bb82abd7900_0;  alias, 1 drivers
v0x5bb82abdb870_0 .var "write_data", 31 0;
E_0x5bb82abdae90 .event edge, v0x5bb82abd7900_0, v0x5bb82abd9330_0, v0x5bb82abd72b0_0, v0x5bb82abdb100_0;
S_0x5bb82abdbae0 .scope module, "u_alu" "alu" 4 65, 10 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /OUTPUT 32 "c";
v0x5bb82abdbd40_0 .net "a", 31 0, L_0x5bb82abe0070;  alias, 1 drivers
v0x5bb82abdbe40_0 .net "b", 31 0, L_0x5bb82abe01b0;  alias, 1 drivers
v0x5bb82abdbf20_0 .var "c", 31 0;
v0x5bb82abdbff0_0 .net "opcode", 5 0, v0x5bb82abd70c0_0;  alias, 1 drivers
E_0x5bb82abdbcc0 .event edge, v0x5bb82abd70c0_0, v0x5bb82abdbd40_0, v0x5bb82abdbe40_0;
S_0x5bb82abdc160 .scope module, "u_fetch" "fetch" 4 18, 11 1 0, S_0x5bb82abd5320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 32 "JPC";
    .port_info 5 /OUTPUT 32 "counterOUT";
    .port_info 6 /OUTPUT 5 "mem_address";
    .port_info 7 /OUTPUT 32 "instruction";
v0x5bb82abdc6a0_0 .var "FPC", 31 0;
v0x5bb82abdc7a0 .array "INST_MEM", 31 0, 31 0;
v0x5bb82abdcd70_0 .net "JPC", 31 0, v0x5bb82abdb020_0;  alias, 1 drivers
v0x5bb82abdce40_0 .net "clk", 0 0, v0x5bb82abdf7b0_0;  alias, 1 drivers
v0x5bb82abdcee0_0 .var "counterOUT", 31 0;
v0x5bb82abdcfd0_0 .net "en", 0 0, v0x5bb82abdf930_0;  alias, 1 drivers
v0x5bb82abdd070_0 .var "instruction", 31 0;
v0x5bb82abdd160_0 .net "jump", 0 0, v0x5bb82abdb600_0;  alias, 1 drivers
v0x5bb82abdd230_0 .var "mem_address", 4 0;
v0x5bb82abdd360_0 .net "rst", 0 0, v0x5bb82abdfa20_0;  alias, 1 drivers
v0x5bb82abdc7a0_0 .array/port v0x5bb82abdc7a0, 0;
v0x5bb82abdc7a0_1 .array/port v0x5bb82abdc7a0, 1;
E_0x5bb82abdc460/0 .event edge, v0x5bb82abdc6a0_0, v0x5bb82abdd230_0, v0x5bb82abdc7a0_0, v0x5bb82abdc7a0_1;
v0x5bb82abdc7a0_2 .array/port v0x5bb82abdc7a0, 2;
v0x5bb82abdc7a0_3 .array/port v0x5bb82abdc7a0, 3;
v0x5bb82abdc7a0_4 .array/port v0x5bb82abdc7a0, 4;
v0x5bb82abdc7a0_5 .array/port v0x5bb82abdc7a0, 5;
E_0x5bb82abdc460/1 .event edge, v0x5bb82abdc7a0_2, v0x5bb82abdc7a0_3, v0x5bb82abdc7a0_4, v0x5bb82abdc7a0_5;
v0x5bb82abdc7a0_6 .array/port v0x5bb82abdc7a0, 6;
v0x5bb82abdc7a0_7 .array/port v0x5bb82abdc7a0, 7;
v0x5bb82abdc7a0_8 .array/port v0x5bb82abdc7a0, 8;
v0x5bb82abdc7a0_9 .array/port v0x5bb82abdc7a0, 9;
E_0x5bb82abdc460/2 .event edge, v0x5bb82abdc7a0_6, v0x5bb82abdc7a0_7, v0x5bb82abdc7a0_8, v0x5bb82abdc7a0_9;
v0x5bb82abdc7a0_10 .array/port v0x5bb82abdc7a0, 10;
v0x5bb82abdc7a0_11 .array/port v0x5bb82abdc7a0, 11;
v0x5bb82abdc7a0_12 .array/port v0x5bb82abdc7a0, 12;
v0x5bb82abdc7a0_13 .array/port v0x5bb82abdc7a0, 13;
E_0x5bb82abdc460/3 .event edge, v0x5bb82abdc7a0_10, v0x5bb82abdc7a0_11, v0x5bb82abdc7a0_12, v0x5bb82abdc7a0_13;
v0x5bb82abdc7a0_14 .array/port v0x5bb82abdc7a0, 14;
v0x5bb82abdc7a0_15 .array/port v0x5bb82abdc7a0, 15;
v0x5bb82abdc7a0_16 .array/port v0x5bb82abdc7a0, 16;
v0x5bb82abdc7a0_17 .array/port v0x5bb82abdc7a0, 17;
E_0x5bb82abdc460/4 .event edge, v0x5bb82abdc7a0_14, v0x5bb82abdc7a0_15, v0x5bb82abdc7a0_16, v0x5bb82abdc7a0_17;
v0x5bb82abdc7a0_18 .array/port v0x5bb82abdc7a0, 18;
v0x5bb82abdc7a0_19 .array/port v0x5bb82abdc7a0, 19;
v0x5bb82abdc7a0_20 .array/port v0x5bb82abdc7a0, 20;
v0x5bb82abdc7a0_21 .array/port v0x5bb82abdc7a0, 21;
E_0x5bb82abdc460/5 .event edge, v0x5bb82abdc7a0_18, v0x5bb82abdc7a0_19, v0x5bb82abdc7a0_20, v0x5bb82abdc7a0_21;
v0x5bb82abdc7a0_22 .array/port v0x5bb82abdc7a0, 22;
v0x5bb82abdc7a0_23 .array/port v0x5bb82abdc7a0, 23;
v0x5bb82abdc7a0_24 .array/port v0x5bb82abdc7a0, 24;
v0x5bb82abdc7a0_25 .array/port v0x5bb82abdc7a0, 25;
E_0x5bb82abdc460/6 .event edge, v0x5bb82abdc7a0_22, v0x5bb82abdc7a0_23, v0x5bb82abdc7a0_24, v0x5bb82abdc7a0_25;
v0x5bb82abdc7a0_26 .array/port v0x5bb82abdc7a0, 26;
v0x5bb82abdc7a0_27 .array/port v0x5bb82abdc7a0, 27;
v0x5bb82abdc7a0_28 .array/port v0x5bb82abdc7a0, 28;
v0x5bb82abdc7a0_29 .array/port v0x5bb82abdc7a0, 29;
E_0x5bb82abdc460/7 .event edge, v0x5bb82abdc7a0_26, v0x5bb82abdc7a0_27, v0x5bb82abdc7a0_28, v0x5bb82abdc7a0_29;
v0x5bb82abdc7a0_30 .array/port v0x5bb82abdc7a0, 30;
v0x5bb82abdc7a0_31 .array/port v0x5bb82abdc7a0, 31;
E_0x5bb82abdc460/8 .event edge, v0x5bb82abdc7a0_30, v0x5bb82abdc7a0_31;
E_0x5bb82abdc460 .event/or E_0x5bb82abdc460/0, E_0x5bb82abdc460/1, E_0x5bb82abdc460/2, E_0x5bb82abdc460/3, E_0x5bb82abdc460/4, E_0x5bb82abdc460/5, E_0x5bb82abdc460/6, E_0x5bb82abdc460/7, E_0x5bb82abdc460/8;
E_0x5bb82abdc5e0 .event posedge, v0x5bb82abd62b0_0, v0x5bb82abd58a0_0;
E_0x5bb82abdc640 .event edge, v0x5bb82abdb600_0, v0x5bb82abdaf20_0, v0x5bb82abdb020_0;
    .scope S_0x5bb82ab347b0;
T_0 ;
    %wait E_0x5bb82ab66380;
    %load/vec4 v0x5bb82abd5200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb82abb54a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5bb82abb54a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5bb82abb54a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5bb82abdc160;
T_1 ;
    %vpi_call 11 16 "$readmemh", "file.mem", v0x5bb82abdc7a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5bb82abdc160;
T_2 ;
    %wait E_0x5bb82abdc640;
    %load/vec4 v0x5bb82abdd160_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5bb82abdcee0_0;
    %store/vec4 v0x5bb82abdc6a0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5bb82abdcd70_0;
    %store/vec4 v0x5bb82abdc6a0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5bb82abdc160;
T_3 ;
    %wait E_0x5bb82abdc5e0;
    %load/vec4 v0x5bb82abdd360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bb82abdc6a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bb82abdcfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5bb82abdc6a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5bb82abdc6a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5bb82abdc160;
T_4 ;
    %wait E_0x5bb82abdc460;
    %load/vec4 v0x5bb82abdc6a0_0;
    %store/vec4 v0x5bb82abdcee0_0, 0, 32;
    %load/vec4 v0x5bb82abdc6a0_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x5bb82abdd230_0, 0, 5;
    %load/vec4 v0x5bb82abdd230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bb82abdc7a0, 4;
    %store/vec4 v0x5bb82abdd070_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bb82abd6730;
T_5 ;
    %wait E_0x5bb82abbd8a0;
    %load/vec4 v0x5bb82abd7a80_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd7fb0_0, 4, 5;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd7fb0_0, 4, 7;
    %load/vec4 v0x5bb82abd7fb0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5bb82abd7fb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8050_0, 4, 1;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8050_0, 4, 1;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8050_0, 4, 1;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8050_0, 4, 10;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8050_0, 4, 8;
    %load/vec4 v0x5bb82abd8050_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v0x5bb82abd8050_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8130_0, 4, 1;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8130_0, 4, 4;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8130_0, 4, 6;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8130_0, 4, 1;
    %load/vec4 v0x5bb82abd76a0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abd8130_0, 4, 1;
    %load/vec4 v0x5bb82abd8130_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v0x5bb82abd8130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd7530_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bb82abd6730;
T_6 ;
    %wait E_0x5bb82ab2fbf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd7900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd79c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd7c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd71a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd72b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd7840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abd7780_0, 0, 1;
    %load/vec4 v0x5bb82abd7a80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0x5bb82abd7370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %jmp T_6.18;
T_6.10 ;
    %load/vec4 v0x5bb82abd7450_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v0x5bb82abd7450_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0x5bb82abd7370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %jmp T_6.31;
T_6.23 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.24 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.25 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.26 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.27 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.28 ;
    %load/vec4 v0x5bb82abd7450_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_6.32, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_6.33, 8;
T_6.32 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_6.33, 8;
 ; End of false expr.
    %blend;
T_6.33;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.29 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.30 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.31;
T_6.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0x5bb82abd7370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %jmp T_6.39;
T_6.34 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.39;
T_6.35 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.39;
T_6.36 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.39;
T_6.37 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.39;
T_6.38 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.39;
T_6.39 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7840_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x5bb82abd7370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.41, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.42, 6;
    %jmp T_6.43;
T_6.40 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.43;
T_6.41 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.43;
T_6.42 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.43;
T_6.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd79c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7c20_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd7780_0, 0, 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x5bb82abd7370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.44, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.48, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.49, 6;
    %jmp T_6.50;
T_6.44 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.50;
T_6.45 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.50;
T_6.46 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.50;
T_6.47 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.50;
T_6.48 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.50;
T_6.49 ;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x5bb82abd70c0_0, 0, 6;
    %jmp T_6.50;
T_6.50 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abd72b0_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5bb82abd54b0;
T_7 ;
    %wait E_0x5bb82ab66a20;
    %load/vec4 v0x5bb82abd62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb82abd5980_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5bb82abd5980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5bb82abd5980_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb82abd5df0, 0, 4;
    %load/vec4 v0x5bb82abd5980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bb82abd5980_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5bb82abd5d30_0;
    %load/vec4 v0x5bb82abd5a60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5bb82abd6530_0;
    %load/vec4 v0x5bb82abd5a60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb82abd5df0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5bb82abd54b0;
T_8 ;
    %wait E_0x5bb82ab666d0;
    %load/vec4 v0x5bb82abd6370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x5bb82abd6370_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bb82abd5df0, 4;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x5bb82abd5b20_0, 0, 32;
    %load/vec4 v0x5bb82abd6450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x5bb82abd6450_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bb82abd5df0, 4;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %store/vec4 v0x5bb82abd5c00_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5bb82abdbae0;
T_9 ;
    %wait E_0x5bb82abdbcc0;
    %load/vec4 v0x5bb82abdbff0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.0 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %add;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.1 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %ix/getv 4, v0x5bb82abdbe40_0;
    %shiftl 4;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.2 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.31, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.32, 8;
T_9.31 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.32, 8;
 ; End of false expr.
    %blend;
T_9.32;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.3 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.33, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.34, 8;
T_9.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.34, 8;
 ; End of false expr.
    %blend;
T_9.34;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.4 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %xor;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.5 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %ix/getv 4, v0x5bb82abdbe40_0;
    %shiftr 4;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.6 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %ix/getv 4, v0x5bb82abdbe40_0;
    %shiftr 4;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.7 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %or;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.8 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %and;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.9 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %add;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.10 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %sub;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.11 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %ix/getv 4, v0x5bb82abdbe40_0;
    %shiftl 4;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.12 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.35, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.36, 8;
T_9.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.36, 8;
 ; End of false expr.
    %blend;
T_9.36;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.13 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.37, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.38, 8;
T_9.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.38, 8;
 ; End of false expr.
    %blend;
T_9.38;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.14 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %xor;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.15 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %ix/getv 4, v0x5bb82abdbe40_0;
    %shiftr 4;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.16 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %ix/getv 4, v0x5bb82abdbe40_0;
    %shiftr 4;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.17 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %or;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.18 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %and;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.19 ;
    %load/vec4 v0x5bb82abdbe40_0;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.20 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %add;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.21 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %add;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.22 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %add;
    %store/vec4 v0x5bb82abdbf20_0, 0, 32;
    %jmp T_9.30;
T_9.23 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_9.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.40, 8;
T_9.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.40, 8;
 ; End of false expr.
    %blend;
T_9.40;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abdbf20_0, 4, 1;
    %jmp T_9.30;
T_9.24 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_9.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.42, 8;
T_9.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.42, 8;
 ; End of false expr.
    %blend;
T_9.42;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abdbf20_0, 4, 1;
    %jmp T_9.30;
T_9.25 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.43, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.44, 8;
T_9.43 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.44, 8;
 ; End of false expr.
    %blend;
T_9.44;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abdbf20_0, 4, 1;
    %jmp T_9.30;
T_9.26 ;
    %load/vec4 v0x5bb82abdbe40_0;
    %load/vec4 v0x5bb82abdbd40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.45, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.46, 8;
T_9.45 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.46, 8;
 ; End of false expr.
    %blend;
T_9.46;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abdbf20_0, 4, 1;
    %jmp T_9.30;
T_9.27 ;
    %load/vec4 v0x5bb82abdbd40_0;
    %load/vec4 v0x5bb82abdbe40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.47, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.48, 8;
T_9.47 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.48, 8;
 ; End of false expr.
    %blend;
T_9.48;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abdbf20_0, 4, 1;
    %jmp T_9.30;
T_9.28 ;
    %load/vec4 v0x5bb82abdbe40_0;
    %load/vec4 v0x5bb82abdbd40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.49, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.50, 8;
T_9.49 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.50, 8;
 ; End of false expr.
    %blend;
T_9.50;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5bb82abdbf20_0, 4, 1;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5bb82abd9690;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb82abda550_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5bb82abda550_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5bb82abda550_0;
    %store/vec4a v0x5bb82abd9df0, 4, 0;
    %load/vec4 v0x5bb82abda550_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bb82abda550_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x5bb82abd9690;
T_11 ;
    %wait E_0x5bb82abd9ac0;
    %load/vec4 v0x5bb82abda6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5bb82abda9f0_0;
    %load/vec4 v0x5bb82abd9b40_0;
    %add;
    %store/vec4 v0x5bb82abda610_0, 0, 32;
    %load/vec4 v0x5bb82abda610_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x5bb82abda380_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5bb82abda850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5bb82abda920_0;
    %load/vec4 v0x5bb82abd9b40_0;
    %add;
    %store/vec4 v0x5bb82abda610_0, 0, 32;
    %load/vec4 v0x5bb82abda610_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x5bb82abda380_0, 0, 5;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5bb82abd9690;
T_12 ;
    %wait E_0x5bb82ab66a20;
    %load/vec4 v0x5bb82abda6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5bb82abda380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bb82abd9df0, 4;
    %assign/vec4 v0x5bb82abd9c20_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5bb82abda850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5bb82abd9cf0_0;
    %load/vec4 v0x5bb82abda380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bb82abd9df0, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5bb82abd9690;
T_13 ;
    %wait E_0x5bb82abd9940;
    %load/vec4 v0x5bb82abda6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5bb82abda380_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5bb82abd9df0, 4;
    %store/vec4 v0x5bb82abd9c20_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5bb82abd8470;
T_14 ;
    %wait E_0x5bb82abbd230;
    %load/vec4 v0x5bb82abd91b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb82abd9330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bb82abd9500_0, 0, 32;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v0x5bb82abd8a30_0;
    %parti/s 1, 7, 4;
    %replicate 25;
    %load/vec4 v0x5bb82abd8a30_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x5bb82abd9330_0, 0, 32;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v0x5bb82abd8c10_0;
    %parti/s 1, 15, 5;
    %replicate 17;
    %load/vec4 v0x5bb82abd8c10_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 32;
    %store/vec4 v0x5bb82abd9330_0, 0, 32;
    %jmp T_14.9;
T_14.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5bb82abd8b30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd9330_0, 0, 32;
    %jmp T_14.9;
T_14.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5bb82abd8d00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd9330_0, 0, 32;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v0x5bb82abd8de0_0;
    %store/vec4 v0x5bb82abd9330_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x5bb82abd90d0_0;
    %store/vec4 v0x5bb82abd9500_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5bb82abd8ff0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd9500_0, 0, 32;
    %jmp T_14.9;
T_14.7 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5bb82abd8f10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5bb82abd9500_0, 0, 32;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5bb82abdab80;
T_15 ;
    %wait E_0x5bb82ab66a20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abdb600_0, 0, 1;
    %load/vec4 v0x5bb82abdb4c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5bb82abdb560_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %load/vec4 v0x5bb82abdaf20_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5bb82abdb870_0, 0;
    %load/vec4 v0x5bb82abdb100_0;
    %assign/vec4 v0x5bb82abdb020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bb82abdb600_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5bb82abdb1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5bb82abdb100_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0x5bb82abdaf20_0;
    %load/vec4 v0x5bb82abdb3d0_0;
    %add;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0x5bb82abdaf20_0;
    %addi 4, 0, 32;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v0x5bb82abdb020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bb82abdb600_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5bb82abdab80;
T_16 ;
    %wait E_0x5bb82abdae90;
    %load/vec4 v0x5bb82abdb7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5bb82abdb730_0;
    %store/vec4 v0x5bb82abdb870_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5bb82abdb1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5bb82abdb100_0;
    %store/vec4 v0x5bb82abdb870_0, 0, 32;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5bb82abb7b90;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x5bb82abdf7b0_0;
    %inv;
    %store/vec4 v0x5bb82abdf7b0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5bb82abb7b90;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abdf7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abdfa20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abdfa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abdf930_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bb82abdfa20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abdfa20_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bb82abdf930_0, 0, 1;
    %delay 2000, 0;
    %vpi_call 3 28 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5bb82abb7b90;
T_19 ;
    %vpi_call 3 33 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 3 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5bb82abb7b90 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/writeBack.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
    "/home/sheikhzaid/Verilog/single_cycle_dev/verilog_zaid/main/src/fetch.v";
