# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do part5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+W:/Quartus\ II/exercise3/part5 {W:/Quartus II/exercise3/part5/part5.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:44:41 on Oct 06,2015
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+W:/Quartus II/exercise3/part5" W:/Quartus II/exercise3/part5/part5.v 
# -- Compiling module part5
# -- Compiling module mux_2bit_3to1
# -- Compiling module char_7seg
# 
# Top level modules:
# 	part5
# End time: 09:44:41 on Oct 06,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
