;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -4, @-20
	JMP -4, @-20
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 312, @-10
	JMP 12, #10
	MOV 12, @10
	SUB @121, 103
	SUB 0, -100
	ADD <10, <1
	ADD <10, <1
	SUB @121, 103
	SPL 0, #332
	DJN 100, 90
	SUB @121, 103
	SLT 32, @317
	SPL 0, #332
	DJN 100, 90
	MOV -7, <-20
	SLT 32, @317
	SPL 0, #332
	ADD #270, <1
	JMZ -4, @-20
	DJN 100, 90
	SLT <100, 90
	ADD 210, 60
	MOV 32, @317
	ADD 210, 60
	SPL 0, #332
	SPL 0, #332
	CMP -207, <-120
	JMP 12, 10
	ADD 210, <60
	DJN 100, 90
	ADD 210, <60
	SUB @121, 106
	SUB 12, @10
	SPL 0, #332
	SLT @0, @2
	SUB 12, @10
	MOV -1, <-20
	ADD #270, <1
	JMZ 12, 10
	ADD <-10, 9
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
