module p_en(D,y);
  input [7:0] D;
  output reg [2:0] y;
  
  always@(D) 
    begin
    casex(D)
      8'b10000000: y = 3'b111;
      8'b01000000: y = 3'b110;
      8'b00010000: y = 3'b100;
      8'b00001000: y = 3'b011;
      8'b00000100: y = 3'b010;
      8'b00000010: y = 3'b001;
      8'b00000001: y = 3'b000;
    endcase
  end
endmodule