--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clk0" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  
HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 102669 paths analyzed, 2854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.813ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAMB16_X1Y30.ADDRA6), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.685ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.378 - 0.371)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A4      net (fanout=19)       1.034   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.A6      net (fanout=2)        1.059   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.BMUX    Tcinb                 0.260   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X31Y28.A3      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum
    SLICE_X31Y28.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       4.057   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.685ns (1.970ns logic, 6.715ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.613ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.378 - 0.388)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.C2      net (fanout=1)        1.364   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<4>
    SLICE_X26Y32.COUT    Topcyc                0.277   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<5>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X31Y28.A1      net (fanout=21)       1.165   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y28.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       4.057   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (2.024ns logic, 6.589ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.378 - 0.371)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A4      net (fanout=19)       1.034   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.AX      net (fanout=2)        1.166   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Taxcy                 0.225   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.BMUX    Tcinb                 0.260   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X31Y28.A3      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum
    SLICE_X31Y28.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       4.057   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (1.800ns logic, 6.822ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAMB16_X1Y28.ADDRA6), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.308ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.370 - 0.371)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A4      net (fanout=19)       1.034   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.A6      net (fanout=2)        1.059   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.BMUX    Tcinb                 0.260   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X31Y28.A3      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum
    SLICE_X31Y28.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y28.ADDRA6  net (fanout=16)       3.680   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.308ns (1.970ns logic, 6.338ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.236ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.370 - 0.388)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[4].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.C2      net (fanout=1)        1.364   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<4>
    SLICE_X26Y32.COUT    Topcyc                0.277   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<5>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X31Y28.A1      net (fanout=21)       1.165   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X31Y28.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y28.ADDRA6  net (fanout=16)       3.680   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.236ns (2.024ns logic, 6.212ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.370 - 0.371)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A4      net (fanout=19)       1.034   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.AX      net (fanout=2)        1.166   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Taxcy                 0.225   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.BMUX    Tcinb                 0.260   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X31Y28.A3      net (fanout=1)        0.562   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum
    SLICE_X31Y28.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[25].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y28.ADDRA6  net (fanout=16)       3.680   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y28.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (1.800ns logic, 6.445ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAMB16_X1Y30.ADDRA7), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.072ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.378 - 0.371)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A4      net (fanout=19)       1.034   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.A6      net (fanout=2)        1.059   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.CMUX    Tcinc                 0.272   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X26Y33.C2      net (fanout=1)        1.615   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum
    SLICE_X26Y33.CMUX    Tilo                  0.261   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA7  net (fanout=17)       2.377   mcs_0/U0/ilmb_M_ABus<23>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.072ns (1.984ns logic, 6.088ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.009ns (Levels of Logic = 4)
  Clock Path Skew:      0.007ns (0.378 - 0.371)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.CQ      Tcko                  0.447   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A4      net (fanout=19)       1.034   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.AX      net (fanout=2)        1.166   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Taxcy                 0.225   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.CMUX    Tcinc                 0.272   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X26Y33.C2      net (fanout=1)        1.615   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum
    SLICE_X26Y33.CMUX    Tilo                  0.261   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA7  net (fanout=17)       2.377   mcs_0/U0/ilmb_M_ABus<23>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.009ns (1.814ns logic, 6.195ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.378 - 0.390)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.DMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch
    SLICE_X33Y36.A2      net (fanout=2)        0.657   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/missed_IFetch
    SLICE_X33Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/mbar_hold_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X28Y27.A6      net (fanout=2)        1.059   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X28Y27.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X28Y28.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X28Y28.CMUX    Tcinc                 0.272   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[19].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X26Y33.C2      net (fanout=1)        1.615   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_Sum
    SLICE_X26Y33.CMUX    Tilo                  0.261   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA7  net (fanout=17)       2.377   mcs_0/U0/ilmb_M_ABus<23>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[12].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (2.025ns logic, 5.711ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X26Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.042 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.DQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X26Y18.CE      net (fanout=1)        0.113   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X26Y18.CLK     Tckce       (-Th)     0.108   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.239ns (0.126ns logic, 0.113ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (SLICE_X26Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.255ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.DQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    SLICE_X26Y19.CE      net (fanout=1)        0.113   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    SLICE_X26Y19.CLK     Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.255ns (0.142ns logic, 0.113ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/ilmb_cntlr/lmb_addrstrobe_i (SLICE_X31Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/ilmb/POR_FF_I (FF)
  Destination:          mcs_0/U0/ilmb_cntlr/lmb_addrstrobe_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.036 - 0.031)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/ilmb/POR_FF_I to mcs_0/U0/ilmb_cntlr/lmb_addrstrobe_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.AQ      Tcko                  0.234   mcs_0/U0/ilmb_LMB_Rst
                                                       mcs_0/U0/ilmb/POR_FF_I
    SLICE_X31Y37.SR      net (fanout=2)        0.265   mcs_0/U0/ilmb_LMB_Rst
    SLICE_X31Y37.CLK     Tcksr       (-Th)     0.131   mcs_0/U0/ilmb_cntlr/lmb_addrstrobe_i
                                                       mcs_0/U0/ilmb_cntlr/lmb_addrstrobe_i
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.103ns logic, 0.265ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Logical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_24MHz/clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkfx" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 nS 
and duty cycle corrected to HIGH 20.833 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1153 paths analyzed, 198 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.927ns.
--------------------------------------------------------------------------------

Paths for end point clks/bounce_count_20 (SLICE_X22Y34.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.347ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.430 - 0.458)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X21Y30.C2      net (fanout=11)       1.523   clks/fifo_count<0>
    SLICE_X21Y30.C       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val2
    SLICE_X21Y30.A2      net (fanout=1)        0.437   clks/Mcount_bounce_count_val2
    SLICE_X21Y30.A       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val4
    SLICE_X22Y34.SR      net (fanout=5)        1.053   clks/Mcount_bounce_count_val
    SLICE_X22Y34.CLK     Tsrck                 0.425   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (1.334ns logic, 3.013ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_19 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_19 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.DQ      Tcko                  0.447   clks/bounce_count<19>
                                                       clks/bounce_count_19
    SLICE_X23Y30.D3      net (fanout=2)        0.713   clks/bounce_count<19>
    SLICE_X23Y30.D       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt
                                                       clks/Mcount_bounce_count_val1_SW0
    SLICE_X23Y30.C6      net (fanout=1)        0.118   N18
    SLICE_X23Y30.C       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.enable_Interrupt
                                                       clks/Mcount_bounce_count_val1
    SLICE_X21Y30.A1      net (fanout=2)        0.627   clks/Mcount_bounce_count_val1
    SLICE_X21Y30.A       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val4
    SLICE_X22Y34.SR      net (fanout=5)        1.053   clks/Mcount_bounce_count_val
    SLICE_X22Y34.CLK     Tsrck                 0.425   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.160ns (1.649ns logic, 2.511ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.038ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.430 - 0.458)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.CMUX    Tshcko                0.461   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X21Y30.B2      net (fanout=9)        1.123   clks/fifo_count<2>
    SLICE_X21Y30.B       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val3
    SLICE_X21Y30.A3      net (fanout=1)        0.458   clks/Mcount_bounce_count_val3
    SLICE_X21Y30.A       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val4
    SLICE_X22Y34.SR      net (fanout=5)        1.053   clks/Mcount_bounce_count_val
    SLICE_X22Y34.CLK     Tsrck                 0.425   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.038ns (1.404ns logic, 2.634ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_9 (SLICE_X24Y28.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          clks/seg_count_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.350ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to clks/seg_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.CMUX    Tshcko                0.461   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X25Y27.C3      net (fanout=9)        1.397   clks/fifo_count<2>
    SLICE_X25Y27.C       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val2
    SLICE_X25Y27.B6      net (fanout=1)        0.285   clks/Mcount_seg_count_val2
    SLICE_X25Y27.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X25Y27.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X25Y27.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X24Y28.SR      net (fanout=4)        0.788   clks/Mcount_seg_count_val
    SLICE_X24Y28.CLK     Tsrck                 0.455   clks/seg_count<11>
                                                       clks/seg_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.350ns (1.693ns logic, 2.657ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_12 (FF)
  Destination:          clks/seg_count_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.884ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_12 to clks/seg_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.408   clks/seg_count<15>
                                                       clks/seg_count_12
    SLICE_X25Y27.D1      net (fanout=4)        0.831   clks/seg_count<12>
    SLICE_X25Y27.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X25Y27.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X25Y27.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X25Y27.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X25Y27.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X24Y28.SR      net (fanout=4)        0.788   clks/Mcount_seg_count_val
    SLICE_X24Y28.CLK     Tsrck                 0.455   clks/seg_count<11>
                                                       clks/seg_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.884ns (1.640ns logic, 2.244ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_11 (FF)
  Destination:          clks/seg_count_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.655ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_11 to clks/seg_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.DQ      Tcko                  0.408   clks/seg_count<11>
                                                       clks/seg_count_11
    SLICE_X25Y27.D2      net (fanout=4)        0.602   clks/seg_count<11>
    SLICE_X25Y27.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X25Y27.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X25Y27.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X25Y27.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X25Y27.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X24Y28.SR      net (fanout=4)        0.788   clks/Mcount_seg_count_val
    SLICE_X24Y28.CLK     Tsrck                 0.455   clks/seg_count<11>
                                                       clks/seg_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (1.640ns logic, 2.015ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_8 (SLICE_X24Y28.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          clks/seg_count_8 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.152 - 0.161)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to clks/seg_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y28.CMUX    Tshcko                0.461   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X25Y27.C3      net (fanout=9)        1.397   clks/fifo_count<2>
    SLICE_X25Y27.C       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val2
    SLICE_X25Y27.B6      net (fanout=1)        0.285   clks/Mcount_seg_count_val2
    SLICE_X25Y27.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X25Y27.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X25Y27.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X24Y28.SR      net (fanout=4)        0.788   clks/Mcount_seg_count_val
    SLICE_X24Y28.CLK     Tsrck                 0.444   clks/seg_count<11>
                                                       clks/seg_count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.682ns logic, 2.657ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_12 (FF)
  Destination:          clks/seg_count_8 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.873ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_12 to clks/seg_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.408   clks/seg_count<15>
                                                       clks/seg_count_12
    SLICE_X25Y27.D1      net (fanout=4)        0.831   clks/seg_count<12>
    SLICE_X25Y27.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X25Y27.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X25Y27.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X25Y27.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X25Y27.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X24Y28.SR      net (fanout=4)        0.788   clks/Mcount_seg_count_val
    SLICE_X24Y28.CLK     Tsrck                 0.444   clks/seg_count<11>
                                                       clks/seg_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.629ns logic, 2.244ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_11 (FF)
  Destination:          clks/seg_count_8 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.644ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_11 to clks/seg_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y28.DQ      Tcko                  0.408   clks/seg_count<11>
                                                       clks/seg_count_11
    SLICE_X25Y27.D2      net (fanout=4)        0.602   clks/seg_count<11>
    SLICE_X25Y27.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X25Y27.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X25Y27.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X25Y27.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X25Y27.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X24Y28.SR      net (fanout=4)        0.788   clks/Mcount_seg_count_val
    SLICE_X24Y28.CLK     Tsrck                 0.444   clks/seg_count<11>
                                                       clks/seg_count_8
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.629ns logic, 2.015ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------

Paths for end point init_count_3 (SLICE_X12Y39.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_2 (FF)
  Destination:          init_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_2 to init_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.CQ      Tcko                  0.200   init_count<2>
                                                       init_count_2
    SLICE_X12Y39.C5      net (fanout=3)        0.071   init_count<2>
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.121   init_count<2>
                                                       Result<3>1
                                                       init_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Paths for end point init_count_0 (SLICE_X12Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_0 (FF)
  Destination:          init_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_0 to init_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.200   init_count<2>
                                                       init_count_0
    SLICE_X12Y39.A6      net (fanout=4)        0.035   init_count<0>
    SLICE_X12Y39.CLK     Tah         (-Th)    -0.190   init_count<2>
                                                       Mcount_init_count_xor<0>11_INV_0
                                                       init_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X24Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_0 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_0 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y23.AQ      Tcko                  0.200   segs/count<1>
                                                       segs/count_0
    SLICE_X24Y23.A6      net (fanout=8)        0.038   segs/count<0>
    SLICE_X24Y23.CLK     Tah         (-Th)    -0.190   segs/count<1>
                                                       segs/Mcount_count_xor<0>11_INV_0
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------
Slack: 38.996ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y32.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      5.340ns|      8.813ns|            0|            0|            0|       103822|
| CLK_24MHz/clk0                |     10.000ns|      8.813ns|          N/A|            0|            0|       102669|            0|
| CLK_24MHz/clkfx               |     41.667ns|      4.927ns|          N/A|            0|            0|         1153|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    8.813|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 103822 paths, 0 nets, and 4442 connections

Design statistics:
   Minimum period:   8.813ns{1}   (Maximum frequency: 113.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 21 13:46:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



