{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 09:01:15 2016 " "Info: Processing started: Mon Apr 11 09:01:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off small8 -c small8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Info: Found design unit 1: alu-BHV" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-BHV " "Info: Found design unit 1: tristate-BHV" {  } { { "tristate.vhd" "" { Text "C:/Users/User/Desktop/1-small8/tristate.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "tristate.vhd" "" { Text "C:/Users/User/Desktop/1-small8/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_8source.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file bus_8source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_8source-STR " "Info: Found design unit 1: bus_8source-STR" {  } { { "bus_8source.vhd" "" { Text "C:/Users/User/Desktop/1-small8/bus_8source.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bus_8source-BHV " "Info: Found design unit 2: bus_8source-BHV" {  } { { "bus_8source.vhd" "" { Text "C:/Users/User/Desktop/1-small8/bus_8source.vhd" 128 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_8source " "Info: Found entity 1: bus_8source" {  } { { "bus_8source.vhd" "" { Text "C:/Users/User/Desktop/1-small8/bus_8source.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-BHV " "Info: Found design unit 1: reg-BHV" {  } { { "reg.vhd" "" { Text "C:/Users/User/Desktop/1-small8/reg.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/User/Desktop/1-small8/reg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-bhv " "Info: Found design unit 1: PC-bhv" {  } { { "PC.vhd" "" { Text "C:/Users/User/Desktop/1-small8/PC.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/User/Desktop/1-small8/PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu_tb-TB " "Info: Found design unit 1: Alu_tb-TB" {  } { { "Alu_tb.vhd" "" { Text "C:/Users/User/Desktop/1-small8/Alu_tb.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Info: Found entity 1: Alu_tb" {  } { { "Alu_tb.vhd" "" { Text "C:/Users/User/Desktop/1-small8/Alu_tb.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-CARRY_LOOKAHEAD " "Info: Found design unit 1: adder-CARRY_LOOKAHEAD" {  } { { "adder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/adder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/User/Desktop/1-small8/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/User/Desktop/1-small8/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-CASE_STATEMENT " "Info: Found design unit 1: mux-CASE_STATEMENT" {  } { { "mux.vhd" "" { Text "C:/Users/User/Desktop/1-small8/mux.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/User/Desktop/1-small8/mux.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-bhv " "Info: Found design unit 1: CPU-bhv" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-BHV " "Info: Found design unit 1: controller-BHV" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_fetch_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file opcode_fetch_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Opcode_fetch_tb-TB " "Info: Found design unit 1: Opcode_fetch_tb-TB" {  } { { "Opcode_fetch_tb.vhd" "" { Text "C:/Users/User/Desktop/1-small8/Opcode_fetch_tb.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Opcode_fetch_tb " "Info: Found entity 1: Opcode_fetch_tb" {  } { { "Opcode_fetch_tb.vhd" "" { Text "C:/Users/User/Desktop/1-small8/Opcode_fetch_tb.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Info: Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Info: Found design unit 1: decoder7seg-BHV" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Info: Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Info: Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/1-small8/RAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/1-small8/RAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-BHV " "Info: Found design unit 1: decoder-BHV" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1bit-CASE_STATEMENT " "Info: Found design unit 1: mux_1bit-CASE_STATEMENT" {  } { { "mux_1bit.vhd" "" { Text "C:/Users/User/Desktop/1-small8/mux_1bit.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit " "Info: Found entity 1: mux_1bit" {  } { { "mux_1bit.vhd" "" { Text "C:/Users/User/Desktop/1-small8/mux_1bit.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led0_dp top_level.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at top_level.vhd(11): used implicit default value for signal \"led0_dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1_dp top_level.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at top_level.vhd(13): used implicit default value for signal \"led1_dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2_dp top_level.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at top_level.vhd(15): used implicit default value for signal \"led2_dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led3_dp top_level.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at top_level.vhd(17): used implicit default value for signal \"led3_dp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED3 " "Info: Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED3\"" {  } { { "top_level.vhd" "U_LED3" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:U_cpu " "Info: Elaborating entity \"CPU\" for hierarchy \"CPU:U_cpu\"" {  } { { "top_level.vhd" "U_cpu" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPut_Bus CPU.vhd(22) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(22): object \"outPut_Bus\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C CPU.vhd(56) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(56): object \"C\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_en CPU.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(59): object \"PC_en\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCl_ld CPU.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(59): object \"PCl_ld\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PCh_ld CPU.vhd(59) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(59): object \"PCh_ld\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_memory_L_reg_en CPU.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(60): object \"to_memory_L_reg_en\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "to_memory_H_reg_en CPU.vhd(60) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(60): object \"to_memory_H_reg_en\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pcl_adder_cout CPU.vhd(65) " "Warning (10541): VHDL Signal Declaration warning at CPU.vhd(65): used implicit default value for signal \"pcl_adder_cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tem CPU.vhd(67) " "Warning (10036): Verilog HDL or VHDL warning at CPU.vhd(67): object \"tem\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:U_cpu\|controller:U_controller " "Info: Elaborating entity \"controller\" for hierarchy \"CPU:U_cpu\|controller:U_controller\"" {  } { { "CPU.vhd" "U_controller" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sp_inc_sel controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"sp_inc_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "X_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"X_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCl_ld controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"PCl_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PCh_ld controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"PCh_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inport0_reg_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"inport0_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inport1_reg_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"inport1_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outport0_reg_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"outport0_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outport1_reg_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"outport1_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "to_memory_L_reg_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"to_memory_L_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "to_memory_H_reg_en controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"to_memory_H_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wen controller.vhd(53) " "Warning (10631): VHDL Process Statement warning at controller.vhd(53): inferring latch(es) for signal or variable \"wen\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_sel controller.vhd(53) " "Warning (10631): VHDL Process Statement warning at controller.vhd(53): inferring latch(es) for signal or variable \"C_sel\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_sel\[0\] controller.vhd(53) " "Info (10041): Inferred latch for \"C_sel\[0\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_sel\[1\] controller.vhd(53) " "Info (10041): Inferred latch for \"C_sel\[1\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[0\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[0\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[1\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[1\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[2\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[2\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[3\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[3\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[4\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[4\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[5\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[5\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[6\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[6\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[7\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[7\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[8\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[8\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[9\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[9\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[10\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[10\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[11\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[11\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wen\[12\] controller.vhd(53) " "Info (10041): Inferred latch for \"wen\[12\]\" at controller.vhd(53)" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM CPU:U_cpu\|RAM:U_RAM " "Info: Elaborating entity \"RAM\" for hierarchy \"CPU:U_cpu\|RAM:U_RAM\"" {  } { { "CPU.vhd" "U_RAM" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/User/Desktop/1-small8/RAM.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/1-small8/RAM.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:\\Users\\User\\Desktop\\1-small8\\tests\\TestCase2.mif " "Info: Parameter \"init_file\" = \"C:\\Users\\User\\Desktop\\1-small8\\tests\\TestCase2.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM.vhd" "" { Text "C:/Users/User/Desktop/1-small8/RAM.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2m1 " "Info: Found entity 1: altsyncram_s2m1" {  } { { "db/altsyncram_s2m1.tdf" "" { Text "C:/Users/User/Desktop/1-small8/db/altsyncram_s2m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2m1 CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_s2m1:auto_generated " "Info: Elaborating entity \"altsyncram_s2m1\" for hierarchy \"CPU:U_cpu\|RAM:U_RAM\|altsyncram:altsyncram_component\|altsyncram_s2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU:U_cpu\|decoder:U_DECODER " "Info: Elaborating entity \"decoder\" for hierarchy \"CPU:U_cpu\|decoder:U_DECODER\"" {  } { { "CPU.vhd" "U_DECODER" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 140 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output decoder.vhd(21) " "Warning (10631): VHDL Process Statement warning at decoder.vhd(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[0\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[1\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[2\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[3\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[4\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[5\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[6\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] decoder.vhd(21) " "Info (10041): Inferred latch for \"output\[7\]\" at decoder.vhd(21)" {  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_8source CPU:U_cpu\|bus_8source:U_External_BUS " "Info: Elaborating entity \"bus_8source\" for hierarchy \"CPU:U_cpu\|bus_8source:U_External_BUS\"" {  } { { "CPU.vhd" "U_External_BUS" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg CPU:U_cpu\|reg:U_external_reg " "Info: Elaborating entity \"reg\" for hierarchy \"CPU:U_cpu\|reg:U_external_reg\"" {  } { { "CPU.vhd" "U_external_reg" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu CPU:U_cpu\|alu:U_ALU " "Info: Elaborating entity \"alu\" for hierarchy \"CPU:U_cpu\|alu:U_ALU\"" {  } { { "CPU.vhd" "U_ALU" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 ALU.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(31): object \"temp2\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempCarry ALU.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(34): object \"tempCarry\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg CPU:U_cpu\|reg:U_Status_REG " "Info: Elaborating entity \"reg\" for hierarchy \"CPU:U_cpu\|reg:U_Status_REG\"" {  } { { "CPU.vhd" "U_Status_REG" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder CPU:U_cpu\|adder:U_pc_adder " "Info: Elaborating entity \"adder\" for hierarchy \"CPU:U_cpu\|adder:U_pc_adder\"" {  } { { "CPU.vhd" "U_pc_adder" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "adder.vhd(67) " "Warning (10445): VHDL Subtype or Type Declaration warning at adder.vhd(67): subtype or type has null range" {  } { { "adder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/adder.vhd" 67 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CPU:U_cpu\|mux:U_Mux123 " "Info: Elaborating entity \"mux\" for hierarchy \"CPU:U_cpu\|mux:U_Mux123\"" {  } { { "CPU.vhd" "U_Mux123" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CPU:U_cpu\|mux:U_MuxToSPL " "Info: Elaborating entity \"mux\" for hierarchy \"CPU:U_cpu\|mux:U_MuxToSPL\"" {  } { { "CPU.vhd" "U_MuxToSPL" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_8source CPU:U_cpu\|bus_8source:U_External_Address_BUS " "Info: Elaborating entity \"bus_8source\" for hierarchy \"CPU:U_cpu\|bus_8source:U_External_Address_BUS\"" {  } { { "CPU.vhd" "U_External_Address_BUS" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 689 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg CPU:U_cpu\|reg:U_ADDRESS_REG " "Info: Elaborating entity \"reg\" for hierarchy \"CPU:U_cpu\|reg:U_ADDRESS_REG\"" {  } { { "CPU.vhd" "U_ADDRESS_REG" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 710 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1bit CPU:U_cpu\|mux_1bit:U_CFlag_MUX " "Info: Elaborating entity \"mux_1bit\" for hierarchy \"CPU:U_cpu\|mux_1bit:U_CFlag_MUX\"" {  } { { "CPU.vhd" "U_CFlag_MUX" { Text "C:/Users/User/Desktop/1-small8/CPU.vhd" 721 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:U_cpu\|alu:U_ALU\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:U_cpu\|alu:U_ALU\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 125 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:U_cpu\|alu:U_ALU\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"CPU:U_cpu\|alu:U_ALU\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 125 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:U_cpu\|alu:U_ALU\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"CPU:U_cpu\|alu:U_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Users/User/Desktop/1-small8/ALU.vhd" 125 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_19t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_19t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_19t " "Info: Found entity 1: mult_19t" {  } { { "db/mult_19t.tdf" "" { Text "C:/Users/User/Desktop/1-small8/db/mult_19t.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[0\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[1\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[2\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[3\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[4\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[5\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[6\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|decoder:U_DECODER\|output\[7\] " "Warning: Latch CPU:U_cpu\|decoder:U_DECODER\|output\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|WideOr93 " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|WideOr93" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 94 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decoder.vhd" "" { Text "C:/Users/User/Desktop/1-small8/decoder.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[10\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.S_branch_ARL_to_PCL " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.S_branch_ARL_to_PCL" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[9\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.LDAD " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.LDAD" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[4\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.S_CALL_spPlus_TO_EXTE_BUS " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.S_CALL_spPlus_TO_EXTE_BUS" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[3\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.CALL " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.CALL" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[2\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.LDAD " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.LDAD" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[1\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.STAR_D " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.STAR_D" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[0\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.S_ALU_TO_A " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.S_ALU_TO_A" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|wen\[12\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|wen\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.S_get_arl_to_D " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.S_get_arl_to_D" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|C_sel\[1\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|C_sel\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.CLRC " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.CLRC" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU:U_cpu\|controller:U_controller\|C_sel\[0\] " "Warning: Latch CPU:U_cpu\|controller:U_controller\|C_sel\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:U_cpu\|controller:U_controller\|state.CLRC " "Warning: Ports D and ENA on the latch are fed by the same signal CPU:U_cpu\|controller:U_controller\|state.CLRC" {  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controller.vhd" "" { Text "C:/Users/User/Desktop/1-small8/controller.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led0_dp GND " "Warning (13410): Pin \"led0_dp\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led1_dp GND " "Warning (13410): Pin \"led1_dp\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led2_dp GND " "Warning (13410): Pin \"led2_dp\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led3_dp GND " "Warning (13410): Pin \"led3_dp\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "C:/Users/User/Desktop/1-small8/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:U_cpu\|controller:U_controller\|state.S_decrement_pc " "Info: Register \"CPU:U_cpu\|controller:U_controller\|state.S_decrement_pc\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPU:U_cpu\|controller:U_controller\|state.s_call_inc_pc2 " "Info: Register \"CPU:U_cpu\|controller:U_controller\|state.s_call_inc_pc2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "983 " "Info: Implemented 983 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "929 " "Info: Implemented 929 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 09:01:27 2016 " "Info: Processing ended: Mon Apr 11 09:01:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
