OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_tech.lef
[INFO ODB-0223]     Created 19 technology layers
[INFO ODB-0224]     Created 300 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_stdcell.lef
[INFO ODB-0225]     Created 78 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/ihp-sg13g2/lef/sg13g2_stdcell.lef
[WARNING STA-0201] ./results/ihp-sg13g2/riscv32i/base/1_synth.v line 58955, instance _17134_ port HI not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.
number instances in verilog is 8616
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.440, 3.780).
[INFO IFP-0001] Added 164 rows of 1297 site CoreSite with height 1.
[INFO RSZ-0026] Removed 1163 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1uA
 power 1pW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 65 input ports missing set_input_delay.
Warning: There are 3 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.18

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _16560_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _16560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _16560_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.02    0.18    0.18 v _16560_/Q (sg13g2_dfrbp_1)
                                         dp.rf.rf[0][0] (net)
                  0.02    0.00    0.18 v _16560_/D (sg13g2_dfrbp_1)
                                  0.18   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _16560_/CLK (sg13g2_dfrbp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _17037_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: aluout[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _17037_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.19    0.19 v _17037_/Q (sg13g2_dfrbp_1)
                                         dp.rf.rf[6][1] (net)
                  0.03    0.00    0.19 v _09448_/A2 (sg13g2_mux4_1)
     1    0.00    0.04    0.18    0.37 v _09448_/X (sg13g2_mux4_1)
                                         _03461_ (net)
                  0.04    0.00    0.37 v _09449_/A1 (sg13g2_mux2_1)
     1    0.00    0.04    0.11    0.48 v _09449_/X (sg13g2_mux2_1)
                                         _03462_ (net)
                  0.04    0.00    0.48 v _09450_/B (sg13g2_nand2_1)
     1    0.00    0.07    0.04    0.52 ^ _09450_/Y (sg13g2_nand2_1)
                                         _03463_ (net)
                  0.07    0.00    0.52 ^ _09460_/C (sg13g2_nand4_1)
     6    0.01    0.19    0.20    0.72 v _09460_/Y (sg13g2_nand4_1)
                                         writedata[1] (net)
                  0.19    0.00    0.72 v _11644_/A1 (sg13g2_a21oi_1)
    52    0.23    1.88    1.43    2.15 ^ _11644_/Y (sg13g2_a21oi_1)
                                         _05650_ (net)
                  1.88    0.00    2.15 ^ _11654_/B (sg13g2_xnor2_1)
     3    0.01    0.29    0.34    2.50 ^ _11654_/Y (sg13g2_xnor2_1)
                                         _05660_ (net)
                  0.29    0.00    2.50 ^ _11655_/B (sg13g2_nor2_1)
     1    0.00    0.06    0.08    2.57 v _11655_/Y (sg13g2_nor2_1)
                                         _05661_ (net)
                  0.06    0.00    2.57 v _11656_/C1 (sg13g2_a221oi_1)
     4    0.02    0.30    0.22    2.79 ^ _11656_/Y (sg13g2_a221oi_1)
                                         _05662_ (net)
                  0.30    0.00    2.79 ^ _11659_/B1 (sg13g2_a22oi_1)
     5    0.01    0.13    0.19    2.98 v _11659_/Y (sg13g2_a22oi_1)
                                         _05665_ (net)
                  0.13    0.00    2.98 v _12416_/A2 (sg13g2_o21ai_1)
     2    0.01    0.13    0.15    3.13 ^ _12416_/Y (sg13g2_o21ai_1)
                                         _06405_ (net)
                  0.13    0.00    3.13 ^ _12418_/A (sg13g2_nand2_2)
     3    0.01    0.06    0.08    3.21 v _12418_/Y (sg13g2_nand2_2)
                                         _06407_ (net)
                  0.06    0.00    3.21 v _12440_/A2 (sg13g2_o21ai_1)
     4    0.02    0.19    0.18    3.39 ^ _12440_/Y (sg13g2_o21ai_1)
                                         _06428_ (net)
                  0.19    0.00    3.39 ^ _12454_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.21    3.60 v _12454_/X (sg13g2_mux2_1)
                                         _06441_ (net)
                  0.04    0.00    3.60 v _12462_/A2 (sg13g2_o21ai_1)
     2    0.01    0.13    0.10    3.69 ^ _12462_/Y (sg13g2_o21ai_1)
                                         _06449_ (net)
                  0.13    0.00    3.69 ^ _12472_/A2 (sg13g2_a21o_1)
     1    0.00    0.03    0.12    3.82 ^ _12472_/X (sg13g2_a21o_1)
                                         aluout[18] (net)
                  0.03    0.00    3.82 ^ aluout[18] (out)
                                  3.82   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _17037_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: aluout[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _17037_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.19    0.19 v _17037_/Q (sg13g2_dfrbp_1)
                                         dp.rf.rf[6][1] (net)
                  0.03    0.00    0.19 v _09448_/A2 (sg13g2_mux4_1)
     1    0.00    0.04    0.18    0.37 v _09448_/X (sg13g2_mux4_1)
                                         _03461_ (net)
                  0.04    0.00    0.37 v _09449_/A1 (sg13g2_mux2_1)
     1    0.00    0.04    0.11    0.48 v _09449_/X (sg13g2_mux2_1)
                                         _03462_ (net)
                  0.04    0.00    0.48 v _09450_/B (sg13g2_nand2_1)
     1    0.00    0.07    0.04    0.52 ^ _09450_/Y (sg13g2_nand2_1)
                                         _03463_ (net)
                  0.07    0.00    0.52 ^ _09460_/C (sg13g2_nand4_1)
     6    0.01    0.19    0.20    0.72 v _09460_/Y (sg13g2_nand4_1)
                                         writedata[1] (net)
                  0.19    0.00    0.72 v _11644_/A1 (sg13g2_a21oi_1)
    52    0.23    1.88    1.43    2.15 ^ _11644_/Y (sg13g2_a21oi_1)
                                         _05650_ (net)
                  1.88    0.00    2.15 ^ _11654_/B (sg13g2_xnor2_1)
     3    0.01    0.29    0.34    2.50 ^ _11654_/Y (sg13g2_xnor2_1)
                                         _05660_ (net)
                  0.29    0.00    2.50 ^ _11655_/B (sg13g2_nor2_1)
     1    0.00    0.06    0.08    2.57 v _11655_/Y (sg13g2_nor2_1)
                                         _05661_ (net)
                  0.06    0.00    2.57 v _11656_/C1 (sg13g2_a221oi_1)
     4    0.02    0.30    0.22    2.79 ^ _11656_/Y (sg13g2_a221oi_1)
                                         _05662_ (net)
                  0.30    0.00    2.79 ^ _11659_/B1 (sg13g2_a22oi_1)
     5    0.01    0.13    0.19    2.98 v _11659_/Y (sg13g2_a22oi_1)
                                         _05665_ (net)
                  0.13    0.00    2.98 v _12416_/A2 (sg13g2_o21ai_1)
     2    0.01    0.13    0.15    3.13 ^ _12416_/Y (sg13g2_o21ai_1)
                                         _06405_ (net)
                  0.13    0.00    3.13 ^ _12418_/A (sg13g2_nand2_2)
     3    0.01    0.06    0.08    3.21 v _12418_/Y (sg13g2_nand2_2)
                                         _06407_ (net)
                  0.06    0.00    3.21 v _12440_/A2 (sg13g2_o21ai_1)
     4    0.02    0.19    0.18    3.39 ^ _12440_/Y (sg13g2_o21ai_1)
                                         _06428_ (net)
                  0.19    0.00    3.39 ^ _12454_/S (sg13g2_mux2_1)
     1    0.00    0.04    0.21    3.60 v _12454_/X (sg13g2_mux2_1)
                                         _06441_ (net)
                  0.04    0.00    3.60 v _12462_/A2 (sg13g2_o21ai_1)
     2    0.01    0.13    0.10    3.69 ^ _12462_/Y (sg13g2_o21ai_1)
                                         _06449_ (net)
                  0.13    0.00    3.69 ^ _12472_/A2 (sg13g2_a21o_1)
     1    0.00    0.03    0.12    3.82 ^ _12472_/X (sg13g2_a21o_1)
                                         aluout[18] (net)
                  0.03    0.00    3.82 ^ aluout[18] (out)
                                  3.82   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -3.82   data arrival time
-----------------------------------------------------------------------------
                                  4.18   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.07e-03   1.22e-04   5.68e-07   5.19e-03  74.3%
Combinational          1.10e-03   7.02e-04   8.81e-07   1.80e-03  25.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.16e-03   8.25e-04   1.45e-06   6.99e-03 100.0%
                          88.2%      11.8%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 120150 u^2 31% utilization.

Elapsed time: 0:00.68[h:]min:sec. CPU time: user 0.66 sys 0.02 (99%). Peak memory: 115492KB.
