// Seed: 436564820
module module_0 (
    output tri0 id_0
    , id_5,
    output supply0 id_1,
    output supply1 id_2,
    input supply0 id_3
);
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd98,
    parameter id_3  = 32'd88
) (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wor _id_3,
    output wand id_4,
    output wor id_5,
    input tri1 id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input tri id_10,
    output wand id_11,
    output uwire id_12,
    input tri id_13,
    output tri id_14,
    output wor id_15,
    input supply1 id_16,
    input tri _id_17
);
  wire [1 'b0 : id_17] id_19;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_16
  );
  assign modCall_1.id_2 = 0;
  assign id_14 = "" / 1;
  logic [id_3 : 1] id_20, id_21;
  nand primCall (id_5, id_16, id_0, id_1, id_19, id_2, id_13, id_6, id_9, id_10);
endmodule
