Analysis & Synthesis report for experiement_digital_recorder
Thu Jun 07 16:28:25 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Source assignments for audio_codec_controller:audio_codec_controller_inst
  8. Partition Status Summary
  9. Dependent File Changes for Partition Top
 10. Partition for Top-Level Resource Utilization by Entity
 11. State Machine - |experiement_digital_recorder|LooperSM:inst13|state
 12. Registers Removed During Synthesis
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated
 15. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst
 16. Parameter Settings for User Entity Instance: recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_COMPARE:inst24
 18. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst3
 19. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst14
 20. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst15
 21. Parameter Settings for Inferred Entity Instance: Looper_integrator:inst6|lpm_divide:Div0
 22. Partition Dependent Files
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Partition "sld_hub:auto_hub" Resource Utilization by Entity
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 27. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
 28. Registers Removed During Synthesis
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for sld_signaltap:auto_signaltap_0
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 32. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 33. SignalTap II Logic Analyzer Settings
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jun 07 16:28:25 2018           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; experiement_digital_recorder                    ;
; Top-level Entity Name           ; experiement_digital_recorder                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                                          ; Setting                      ; Default Value                ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6               ;                              ;
; Top-level entity name                                                           ; experiement_digital_recorder ; experiement_digital_recorder ;
; Family name                                                                     ; Cyclone V                    ; Cyclone V                    ;
; Use smart compilation                                                           ; Off                          ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                           ; On                           ;
; Enable compact report table                                                     ; Off                          ; Off                          ;
; Restructure Multiplexers                                                        ; Auto                         ; Auto                         ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                          ; Off                          ;
; Create Debugging Nodes for IP Cores                                             ; Off                          ; Off                          ;
; Preserve fewer node names                                                       ; On                           ; On                           ;
; OpenCore Plus hardware evaluation                                               ; Enable                       ; Enable                       ;
; Verilog Version                                                                 ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                                    ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                                        ; Auto                         ; Auto                         ;
; Safe State Machine                                                              ; Off                          ; Off                          ;
; Extract Verilog State Machines                                                  ; On                           ; On                           ;
; Extract VHDL State Machines                                                     ; On                           ; On                           ;
; Ignore Verilog initial constructs                                               ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                                      ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                                  ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                                       ; On                           ; On                           ;
; Parallel Synthesis                                                              ; On                           ; On                           ;
; DSP Block Balancing                                                             ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                                              ; On                           ; On                           ;
; Power-Up Don't Care                                                             ; On                           ; On                           ;
; Remove Redundant Logic Cells                                                    ; Off                          ; Off                          ;
; Remove Duplicate Registers                                                      ; On                           ; On                           ;
; Ignore CARRY Buffers                                                            ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                                          ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                                           ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                                            ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                                             ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                          ; Off                          ;
; Optimization Technique                                                          ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                                              ; 70                           ; 70                           ;
; Auto Carry Chains                                                               ; On                           ; On                           ;
; Auto Open-Drain Pins                                                            ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                          ; Off                          ;
; Auto ROM Replacement                                                            ; On                           ; On                           ;
; Auto RAM Replacement                                                            ; On                           ; On                           ;
; Auto DSP Block Replacement                                                      ; On                           ; On                           ;
; Auto Shift Register Replacement                                                 ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                                   ; On                           ; On                           ;
; Strict RAM Replacement                                                          ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                               ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                                          ; Off                          ; Off                          ;
; Auto Resource Sharing                                                           ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                                   ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                             ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                               ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                                         ; On                           ; On                           ;
; Report Parameter Settings                                                       ; On                           ; On                           ;
; Report Source Assignments                                                       ; On                           ; On                           ;
; Report Connectivity Checks                                                      ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                          ; Off                          ;
; Synchronization Register Chain Length                                           ; 3                            ; 3                            ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                               ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                                 ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                          ; 100                          ;
; Clock MUX Protection                                                            ; On                           ; On                           ;
; Auto Gated Clock Conversion                                                     ; Off                          ; Off                          ;
; Block Design Naming                                                             ; Auto                         ; Auto                         ;
; SDC constraint protection                                                       ; Off                          ; Off                          ;
; Synthesis Effort                                                                ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                                              ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                                     ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                                          ; On                           ; On                           ;
; Automatic Parallel Synthesis                                                    ; On                           ; On                           ;
; Partial Reconfiguration Bitstream ID                                            ; Off                          ; Off                          ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; experiement_digital_recorder.bdf                                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/experiement_digital_recorder.bdf                                   ;             ;
; prescaler.vhd                                                      ; yes             ; User VHDL File                     ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/prescaler.vhd                                                      ;             ;
; audio_codec_controller.qxp                                         ; yes             ; User File                          ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/audio_codec_controller.qxp                                         ;             ;
; addr_counter.vhd                                                   ; yes             ; User VHDL File                     ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter.vhd                                                   ;             ;
; dpram.vhd                                                          ; yes             ; User Wizard-Generated File         ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/dpram.vhd                                                          ;             ;
; recorder_module_looper.bdf                                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/recorder_module_looper.bdf                                         ;             ;
; Looper_integrator.vhd                                              ; yes             ; User VHDL File                     ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Looper_integrator.vhd                                              ;             ;
; Metronome.vhd                                                      ; yes             ; User VHDL File                     ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Metronome.vhd                                                      ;             ;
; ../../../Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd          ; yes             ; User VHDL File                     ; C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd                                                    ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_o6v3.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/altsyncram_o6v3.tdf                                             ;             ;
; db/decode_sma.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/decode_sma.tdf                                                  ;             ;
; db/mux_rib.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/mux_rib.tdf                                                     ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.tdf                                                         ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/comptree.inc                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                            ;             ;
; db/cmpr_ihd.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_ihd.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                              ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                  ;             ;
; db/altsyncram_4k84.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/altsyncram_4k84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                            ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                 ;             ;
; db/cntr_nai.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_nai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_g9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/sld6ddbbe67/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                     ;             ;
; db/lpm_divide_apo.tdf                                              ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/lpm_divide_apo.tdf                                              ;             ;
; db/abs_divider_jbg.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/abs_divider_jbg.tdf                                             ;             ;
; db/alt_u_div_mve.tdf                                               ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/alt_u_div_mve.tdf                                               ;             ;
; db/lpm_abs_jn9.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/lpm_abs_jn9.tdf                                                 ;             ;
; db/lpm_abs_4p9.tdf                                                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/lpm_abs_4p9.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1                                                                                                                                                                                                                             ; dpram.vhd       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec_controller:audio_codec_controller_inst                                                                   ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; LED                        ;
; LOCATION                                                                       ; PIN_AB23               ;      ; LEDR[1]                    ;
; LOCATION                                                                       ; PIN_AC23               ;      ; LEDR[2]                    ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AF25               ;      ; LEDR[5]                    ;
; LOCATION                                                                       ; PIN_AE24               ;      ; LEDR[6]                    ;
; LOCATION                                                                       ; PIN_AF24               ;      ; LEDR[7]                    ;
; LOCATION                                                                       ; PIN_AB22               ;      ; LEDR[8]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AA30               ;      ; MICROPHON_ON               ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AC28               ;      ; freq[0]                    ;
; LOCATION                                                                       ; PIN_AD30               ;      ; freq[1]                    ;
; LOCATION                                                                       ; PIN_AC29               ;      ; freq[2]                    ;
; LOCATION                                                                       ; PIN_AB28               ;      ; mux[0]                     ;
; LOCATION                                                                       ; PIN_AC30               ;      ; mux[1]                     ;
; LOCATION                                                                       ; PIN_W25                ;      ; mux[2]                     ;
; LOCATION                                                                       ; PIN_V25                ;      ; mux[3]                     ;
; LOCATION                                                                       ; PIN_Y27                ;      ; playing                    ;
; LOCATION                                                                       ; PIN_AB30               ;      ; recording                  ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; PRESERVE_REGISTER                                                              ; on                     ;      ; serial_rdy                 ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; wrptr_g                    ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------+
; Partition Status Summary                                                                                 ;
+----------------------------------------------------+-------------+---------------------------------------+
; Partition Name                                     ; Synthesized ; Reason                                ;
+----------------------------------------------------+-------------+---------------------------------------+
; Top                                                ; yes         ; Dependent files changed               ;
; audio_codec_controller:audio_codec_controller_inst ; no          ; Netlist imported from another project ;
; sld_signaltap:auto_signaltap_0                     ; no          ; No relevant changes                   ;
; sld_hub:auto_hub                                   ; no          ; No relevant changes                   ;
+----------------------------------------------------+-------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                                         ;
+-----------------+-----------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy       ; File Name                                                 ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------------+-----------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; loopersm:inst13 ; ../../../Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd ; Project Directory ; Checksum ; a456641c0ad5bd5c947ba3d7a095e857 ; f3ae79b1994b4c42ab1253daddb4717e ;
; metronome:inst7 ; Metronome.vhd                                             ; Project Directory ; Checksum ; a6409941f98133ff42ec906639123e24 ; c257f4b8fbf77d91669afcb004b8922c ;
; |               ; experiement_digital_recorder.bdf                          ; Project Directory ; Checksum ; 5c3c93b611dd6c980ff984b5d2f3f754 ; 9d63c7d422e553974d53df6d4bfdb1c7 ;
+-----------------+-----------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Entity Name                  ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |experiement_digital_recorder                ; 1196 (0)            ; 348 (0)                   ; 4194304           ; 1          ; 0    ; 0            ; |experiement_digital_recorder                                                                                                                                 ; experiement_digital_recorder ; work         ;
;    |LooperSM:inst13|                         ; 303 (303)           ; 125 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|LooperSM:inst13                                                                                                                 ; LooperSM                     ; work         ;
;    |Looper_integrator:inst6|                 ; 636 (215)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst6                                                                                                         ; Looper_integrator            ; work         ;
;       |lpm_divide:Div0|                      ; 421 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst6|lpm_divide:Div0                                                                                         ; lpm_divide                   ; work         ;
;          |lpm_divide_apo:auto_generated|     ; 421 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst6|lpm_divide:Div0|lpm_divide_apo:auto_generated                                                           ; lpm_divide_apo               ; work         ;
;             |abs_divider_jbg:divider|        ; 421 (32)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst6|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                                   ; abs_divider_jbg              ; work         ;
;                |alt_u_div_mve:divider|       ; 357 (357)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst6|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider             ; alt_u_div_mve                ; work         ;
;                |lpm_abs_4p9:my_abs_num|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst6|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num            ; lpm_abs_4p9                  ; work         ;
;    |Metronome:inst7|                         ; 69 (69)             ; 64 (64)                   ; 0                 ; 1          ; 0    ; 0            ; |experiement_digital_recorder|Metronome:inst7                                                                                                                 ; Metronome                    ; work         ;
;    |recorder_module_looper:inst|             ; 188 (0)             ; 93 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst                                                                                                     ; recorder_module_looper       ; work         ;
;       |addr_counter:inst4|                   ; 79 (79)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4                                                                                  ; addr_counter                 ; work         ;
;       |dpram:inst1|                          ; 68 (0)              ; 10 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1                                                                                         ; dpram                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 68 (0)              ; 10 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component                                                         ; altsyncram                   ; work         ;
;             |altsyncram_o6v3:auto_generated| ; 68 (0)              ; 10 (10)                   ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated                          ; altsyncram_o6v3              ; work         ;
;                |decode_sma:decode2|          ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:decode2       ; decode_sma                   ; work         ;
;                |decode_sma:rden_decode_b|    ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:rden_decode_b ; decode_sma                   ; work         ;
;       |prescaler:inst27|                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|prescaler:inst27                                                                                    ; prescaler                    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiement_digital_recorder|LooperSM:inst13|state                                                            ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+
; Name                ; state.REC_OTHER ; state.PRE_REC ; state.CH_CONTROL ; state.REC_FIRST ; state.PRE_REC_FIRST ; state.EMPTY ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+
; state.EMPTY         ; 0               ; 0             ; 0                ; 0               ; 0                   ; 0           ;
; state.PRE_REC_FIRST ; 0               ; 0             ; 0                ; 0               ; 1                   ; 1           ;
; state.REC_FIRST     ; 0               ; 0             ; 0                ; 1               ; 0                   ; 1           ;
; state.CH_CONTROL    ; 0               ; 0             ; 1                ; 0               ; 0                   ; 1           ;
; state.PRE_REC       ; 0               ; 1             ; 0                ; 0               ; 0                   ; 1           ;
; state.REC_OTHER     ; 1               ; 0             ; 0                ; 0               ; 0                   ; 1           ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; Metronome:inst7|BPMcurr[0,1,6,7]       ; Stuck at GND due to stuck port data_in       ;
; Metronome:inst7|counterLimit[28..31]   ; Stuck at GND due to stuck port data_in       ;
; Metronome:inst7|BPMcurr[2]             ; Merged with Metronome:inst7|BPMcurr[3]       ;
; Metronome:inst7|BPMcurr[3]             ; Merged with Metronome:inst7|BPMcurr[4]       ;
; Metronome:inst7|BPMcurr[4]             ; Merged with Metronome:inst7|BPMcurr[5]       ;
; LooperSM:inst13|arch_Ch0END[19..30]    ; Merged with LooperSM:inst13|arch_Ch0END[18]  ;
; LooperSM:inst13|arch_Ch1END[19..30]    ; Merged with LooperSM:inst13|arch_Ch1END[18]  ;
; LooperSM:inst13|arch_Ch2END[19..30]    ; Merged with LooperSM:inst13|arch_Ch2END[18]  ;
; LooperSM:inst13|arch_Ch3END[19..30]    ; Merged with LooperSM:inst13|arch_Ch3END[18]  ;
; LooperSM:inst13|arch_Ch0END[18]        ; Stuck at GND due to stuck port data_in       ;
; Metronome:inst7|BPMcurr[5]             ; Merged with LooperSM:inst13|arch_MetModeFlag ;
; Total Number of Removed Registers = 61 ;                                              ;
+----------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4|counter[2]  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |experiement_digital_recorder|Metronome:inst7|counter[22]                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |experiement_digital_recorder|Metronome:inst7|quaterCounter[0]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |experiement_digital_recorder|LooperSM:inst13|arch_recSel[1]                             ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst13|arch_Ch1END[2]                             ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst13|arch_Ch2END[1]                             ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst13|arch_Ch3END[10]                            ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst13|arch_Ch0END[9]                             ;
; 33:1               ; 16 bits   ; 352 LEs       ; 336 LEs              ; 16 LEs                 ; Yes        ; |experiement_digital_recorder|Looper_integrator:inst6|data[7]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4|counter[31] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |experiement_digital_recorder|Metronome:inst7|counter[0]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst13|recCounter                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst13|Mux11                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst13|Selector148                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst13|state                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst13|state                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                               ;
+--------------------+------------------+----------------------------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                                            ;
; LPM_CVALUE         ; 2047             ; Signed Integer                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                            ;
; CBXI_PARAMETER     ; lpm_constant_0f4 ; Untyped                                            ;
+--------------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                                           ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_o6v3      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_COMPARE:inst24 ;
+------------------------+-----------+--------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                   ;
+------------------------+-----------+--------------------------------------------------------+
; lpm_width              ; 2         ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                ;
; LPM_PIPELINE           ; 0         ; Untyped                                                ;
; CHAIN_SIZE             ; 8         ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                     ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                ;
; CBXI_PARAMETER         ; cmpr_ihd  ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                         ;
+------------------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst3 ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                             ;
; LPM_CVALUE         ; 1                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst14 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 1                ; Untyped                  ;
; LPM_CVALUE         ; 1                ; Signed Integer           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst15 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 8                ; Untyped                  ;
; LPM_CVALUE         ; 60               ; Signed Integer           ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_9a4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Looper_integrator:inst6|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                      ;
+-----------------------------------------------------------+-----------------------+---------+----------------------------------+
; File                                                      ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc                     ; Quartus Prime Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal170.inc                    ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/altdpram.inc                      ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altram.inc                        ; Quartus Prime Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                        ; Quartus Prime Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift.inc                      ; Quartus Prime Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram.tdf                    ; Quartus Prime Install ; work    ; 9f7ebd35576833d499d505ff5247528c ;
; libraries/megafunctions/comptree.inc                      ; Quartus Prime Install ; work    ; 17f2438ef7f30db194fa362eabd6d61a ;
; libraries/megafunctions/lpm_compare.tdf                   ; Quartus Prime Install ; work    ; 145cb958ff38299c086c86b2c0d3e07f ;
; libraries/megafunctions/lpm_constant.tdf                  ; Quartus Prime Install ; work    ; e5e59e025a3829dfd6addc0dfcfec9fe ;
; libraries/megafunctions/lpm_decode.inc                    ; Quartus Prime Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                       ; Quartus Prime Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc             ; Quartus Prime Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; addr_counter.vhd                                          ; Project Directory     ; work    ; 442311cc5f3d804fa6540b4b8f3930fe ;
; db/altsyncram_o6v3.tdf                                    ; Project Directory     ; work    ; 381c2c72bd05d3b5436e457ee4ad27fc ;
; db/cmpr_ihd.tdf                                           ; Project Directory     ; work    ; 374ffbb08f3ee6e8b3aad0df20e3b87e ;
; db/decode_sma.tdf                                         ; Project Directory     ; work    ; b32be775cb7a55227d94741c713a2bfa ;
; db/mux_rib.tdf                                            ; Project Directory     ; work    ; 9968ec5925c5f9b9b4bc20c3b85fb573 ;
; dpram.vhd                                                 ; Project Directory     ; work    ; e87f64abb6ecb01c9c287e64612f286d ;
; experiement_digital_recorder.bdf                          ; Project Directory     ; work    ; 9d63c7d422e553974d53df6d4bfdb1c7 ;
; Looper_integrator.vhd                                     ; Project Directory     ; work    ; aa20495600a0bb80ede4bfd71636df32 ;
; Metronome.vhd                                             ; Project Directory     ; work    ; c257f4b8fbf77d91669afcb004b8922c ;
; prescaler.vhd                                             ; Project Directory     ; work    ; ab0edd5f20e20144765babc8c2e3ab39 ;
; recorder_module_looper.bdf                                ; Project Directory     ; work    ; 20a31e78417505b11ba2032076c03521 ;
; ../../../Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd ; Project Directory     ; work    ; f3ae79b1994b4c42ab1253daddb4717e ;
+-----------------------------------------------------------+-----------------------+---------+----------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition            ;
+--------------------------------------------------------+-------+
; Type                                                   ; Count ;
+--------------------------------------------------------+-------+
; arriav_ff                                              ; 348   ;
;     CLR                                                ; 16    ;
;     CLR SCLR                                           ; 60    ;
;     CLR SCLR SLD                                       ; 30    ;
;     ENA                                                ; 34    ;
;     ENA CLR                                            ; 46    ;
;     ENA CLR SCLR                                       ; 85    ;
;     ENA CLR SCLR SLD                                   ; 51    ;
;     ENA SCLR                                           ; 16    ;
;     plain                                              ; 10    ;
; arriav_lcell_comb                                      ; 1196  ;
;     arith                                              ; 472   ;
;         0 data inputs                                  ; 64    ;
;         1 data inputs                                  ; 167   ;
;         2 data inputs                                  ; 108   ;
;         3 data inputs                                  ; 28    ;
;         4 data inputs                                  ; 77    ;
;         5 data inputs                                  ; 28    ;
;     extend                                             ; 2     ;
;         7 data inputs                                  ; 2     ;
;     normal                                             ; 713   ;
;         1 data inputs                                  ; 13    ;
;         2 data inputs                                  ; 188   ;
;         3 data inputs                                  ; 64    ;
;         4 data inputs                                  ; 87    ;
;         5 data inputs                                  ; 91    ;
;         6 data inputs                                  ; 270   ;
;     shared                                             ; 9     ;
;         0 data inputs                                  ; 3     ;
;         2 data inputs                                  ; 3     ;
;         4 data inputs                                  ; 3     ;
; arriav_mac                                             ; 1     ;
; blackbox                                               ; 1     ;
;     audio_codec_controller:audio_codec_controller_inst ; 1     ;
; boundary_port                                          ; 21    ;
; stratixv_ram_block                                     ; 512   ;
;                                                        ;       ;
; Max LUT depth                                          ; 57.60 ;
; Average LUT depth                                      ; 17.34 ;
+--------------------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |experiement_digital_recorder                                                                                                           ; 93 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder                                                                                                                                                                                                                                                                                                                                            ; experiement_digital_recorder      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 93 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 92 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 92 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 91 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 91 (58)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 93                                       ;
;     normal            ; 93                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 17                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |experiement_digital_recorder                                                                           ; 459 (0)             ; 2391 (0)                  ; 175104            ; 0          ; 0    ; 0            ; |experiement_digital_recorder                                                                                                                                                                                                                                                                                                                                       ; experiement_digital_recorder      ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 459 (2)             ; 2391 (342)                ; 175104            ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 457 (0)             ; 2049 (0)                  ; 175104            ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 457 (68)            ; 2049 (765)                ; 175104            ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 4 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)               ; 0 (0)                     ; 175104            ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; altsyncram                        ; work         ;
;                |altsyncram_4k84:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 175104            ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4k84:auto_generated                                                                                                                                            ; altsyncram_4k84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 208 (1)             ; 871 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 171 (0)             ; 855 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)               ; 513 (513)                 ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 171 (0)             ; 342 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 36 (36)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 54 (15)             ; 242 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_nai:auto_generated|                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated                                                        ; cntr_nai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                 ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                             ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                       ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)               ; 171 (171)                 ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
+---------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~1                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 0                                                                                                                                                  ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |experiement_digital_recorder|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 171                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_bits                                ; 171                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 537                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 171                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 2391                                                   ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 211                                                    ;
;     ENA               ; 74                                                     ;
;     ENA CLR           ; 554                                                    ;
;     ENA CLR SCLR      ; 31                                                     ;
;     ENA SCLR          ; 30                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 34                                                     ;
;     SCLR SLD          ; 18                                                     ;
;     plain             ; 1400                                                   ;
; arriav_lcell_comb     ; 459                                                    ;
;     arith             ; 96                                                     ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 90                                                     ;
;         2 data inputs ; 1                                                      ;
;     extend            ; 2                                                      ;
;         7 data inputs ; 2                                                      ;
;     normal            ; 361                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 10                                                     ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 28                                                     ;
;         5 data inputs ; 207                                                    ;
;         6 data inputs ; 91                                                     ;
; boundary_port         ; 939                                                    ;
; stratixv_ram_block    ; 171                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 0.88                                                   ;
+-----------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 171                 ; 171              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Thu Jun 07 16:27:58 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file experiement_digital_recorder.bdf
    Info (12023): Found entity 1: experiement_digital_recorder
Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd
    Info (12022): Found design unit 1: prescaler-behave File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/prescaler.vhd Line: 26
    Info (12023): Found entity 1: prescaler File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/prescaler.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter.vhd
    Info (12022): Found design unit 1: addr_counter-addr_counter_arch File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter.vhd Line: 15
    Info (12023): Found entity 1: addr_counter File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/dpram.vhd Line: 57
    Info (12023): Found entity 1: dpram File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/dpram.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf
    Info (12023): Found entity 1: recorder_module_looper
Info (12021): Found 2 design units, including 1 entities, in source file looper_integrator.vhd
    Info (12022): Found design unit 1: Looper_integrator-arc_Looper_integrator File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Looper_integrator.vhd Line: 35
    Info (12023): Found entity 1: Looper_integrator File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Looper_integrator.vhd Line: 10
Warning (12019): Can't analyze file -- file prescaler_new.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter_new.vhd
    Info (12022): Found design unit 1: addr_counter_new-addr_counter_new_arch File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter_new.vhd Line: 17
    Info (12023): Found entity 1: addr_counter_new File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter_new.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file metronome.vhd
    Info (12022): Found design unit 1: Metronome-Metronome_arch File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Metronome.vhd Line: 21
    Info (12023): Found entity 1: Metronome File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Metronome.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/tpe1/desktop/lab_git/lab_project/looper_trial/sm/loopersm.vhd
    Info (12022): Found design unit 1: LooperSM-arc_LooperSM File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 54
    Info (12023): Found entity 1: LooperSM File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file met_block_exp.bdf
    Info (12023): Found entity 1: Met_block_exp
Info (12127): Elaborating entity "experiement_digital_recorder" for the top level hierarchy
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "audio_codec_controller:audio_codec_controller_inst"
Info (12128): Elaborating entity "Looper_integrator" for hierarchy "Looper_integrator:inst6"
Info (12128): Elaborating entity "recorder_module_looper" for hierarchy "recorder_module_looper:inst"
Info (12128): Elaborating entity "prescaler" for hierarchy "recorder_module_looper:inst|prescaler:inst27"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "recorder_module_looper:inst|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "2047"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "addr_counter" for hierarchy "recorder_module_looper:inst|addr_counter:inst4"
Info (12128): Elaborating entity "dpram" for hierarchy "recorder_module_looper:inst|dpram:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/dpram.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/dpram.vhd Line: 64
Info (12133): Instantiated megafunction "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/dpram.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6v3.tdf
    Info (12023): Found entity 1: altsyncram_o6v3 File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_o6v3" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/decode_sma.tdf Line: 23
Info (12128): Elaborating entity "decode_sma" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:decode2" File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rib.tdf
    Info (12023): Found entity 1: mux_rib File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/mux_rib.tdf Line: 23
Info (12128): Elaborating entity "mux_rib" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|mux_rib:mux3" File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 48
Info (12128): Elaborating entity "LPM_COMPARE" for hierarchy "recorder_module_looper:inst|LPM_COMPARE:inst24"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_COMPARE:inst24"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_COMPARE:inst24" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ihd.tdf
    Info (12023): Found entity 1: cmpr_ihd File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_ihd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ihd" for hierarchy "recorder_module_looper:inst|LPM_COMPARE:inst24|cmpr_ihd:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "recorder_module_looper:inst|LPM_CONSTANT:inst3"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_CONSTANT:inst3"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_CONSTANT:inst3" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LooperSM" for hierarchy "LooperSM:inst13"
Warning (10036): Verilog HDL or VHDL warning at LooperSM.vhd(86): object "stpCounter" assigned a value but never read File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
Info (12128): Elaborating entity "Metronome" for hierarchy "Metronome:inst7"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst15"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst15"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst15" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "60"
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4k84.tdf
    Info (12023): Found entity 1: altsyncram_4k84 File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/altsyncram_4k84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf
    Info (12023): Found entity 1: cntr_nai File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_nai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_g9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.07.16:28:16 Progress: Loading sld6ddbbe67/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12208): 3 design partitions do not require synthesis
    Info (12227): Partition "audio_codec_controller:audio_codec_controller_inst" does not require synthesis because its netlist was imported from a bottom-up project
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Looper_integrator:inst6|Div0" File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Looper_integrator.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "Looper_integrator:inst6|lpm_divide:Div0" File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Looper_integrator.vhd Line: 74
Info (12133): Instantiated megafunction "Looper_integrator:inst6|lpm_divide:Div0" with the following parameter: File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Looper_integrator.vhd Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf
    Info (12023): Found entity 1: lpm_divide_apo File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/lpm_divide_apo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/alt_u_div_mve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/lpm_abs_jn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/db/lpm_abs_4p9.tdf Line: 23
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_I2C_SDAT~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register recorder_module_looper:inst|prescaler:inst27|PRESCALER_COUNTER[31] will power up to Low File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/prescaler.vhd Line: 38
    Critical Warning (18010): Register recorder_module_looper:inst|prescaler:inst27|PRESCALER_COUNTER[0] will power up to Low File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/prescaler.vhd Line: 38
    Critical Warning (18010): Register recorder_module_looper:inst|addr_counter:inst4|counter[0] will power up to Low File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter.vhd Line: 25
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch0END[31] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch0END[0] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch2END[31] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch2END[0] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch1END[31] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch1END[0] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch3END[31] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|arch_Ch3END[0] will power up to Low File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register recorder_module_looper:inst|addr_counter:inst4|counter[31] will power up to Low File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/addr_counter.vhd Line: 25
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[0] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[1] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[2] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[3] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[4] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[5] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[6] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[7] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[8] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[9] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[10] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[11] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[12] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[13] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[14] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[15] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[16] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register LooperSM:inst13|memEndAddr[17] will power up to High File: C:/Users/tpe1/Desktop/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 91
    Critical Warning (18010): Register Metronome:inst7|counter[0] will power up to Low File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Metronome.vhd Line: 40
    Critical Warning (18010): Register Metronome:inst7|counter[31] will power up to Low File: C:/Users/tpe1/Desktop/gitshit/lab_project/Looper_trial/Metronome.vhd Line: 40
Info (21057): Implemented 1892 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1357 logic cells
    Info (21064): Implemented 512 RAM segments
    Info (21062): Implemented 1 DSP elements
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 858 megabytes
    Info: Processing ended: Thu Jun 07 16:28:27 2018
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:50


