





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-146103.html">
    <link rel="next" href="x86-149277.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-146103.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-149277.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">SHLD            Double Precision Shift Left          Flags: O D I T S Z A P C</span></span><br /><span class="line">                                                            ? - - - * * ? * *</span><br /><span class="line"><span class="ngb">SHLD</span> operand1,operand2,count                         CPU: 386+</span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   operand1 ← high (SHL (operand1:operand2),count)</span><br /><span class="line"></span><br /><span class="line">    SHLD concatenates the two 16- or 32-bit operands into a 32-bit or</span><br /><span class="line">    64-bit value (operand2 is the low-order), shifts the value left</span><br /><span class="line">    by count bit positions, and returns the high-order of the result</span><br /><span class="line">    to operand1. Operand2 is not changed by SHLD.</span><br /><span class="line"></span><br /><span class="line">    The count operand is provided by either an immediate 8-bit value</span><br /><span class="line">    or the contents of the CL register; only the lower 5 bits are</span><br /><span class="line">    used, limiting the count value to 31.</span><br /><span class="line"></span><br /><span class="line">    The carry flag (CF) is set to the value of the last bit shifted</span><br /><span class="line">    out. The overflow flag (OF) is undefined.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        Example:</span><br /><span class="line">                ; Shift 64 bits left by 8</span><br /><span class="line">                dataseg</span><br /><span class="line">                val1  dd 98765432h</span><br /><span class="line">                val2  dd 001EDCBAh</span><br /><span class="line">                codeseg</span><br /><span class="line">                p386n</span><br /><span class="line">                mov   cl, 8             ; CL = shift count</span><br /><span class="line">                mov   eax, [val1]       ; Load low dword</span><br /><span class="line">                shld  [val2], eax, cl   ; Shift into high dword</span><br /><span class="line">                shl   [val1], cl        ; Adjust low dword</span><br /><span class="line">                ; val1 = 76543200h</span><br /><span class="line">                ; val2 = 1EDCBA98h</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F A4       SHLD r/m16,r16,imm8</span><br /><span class="line">    0F A4       SHLD r/m32,r32,imm8</span><br /><span class="line">    0F A5       SHLD r/m16,r16,CL</span><br /><span class="line">    0F A5       SHLD r/m32,r32,CL</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands        Bytes                      386     486     Pentium</span><br /><span class="line">    reg, reg, imm    4                          3       2       4   NP</span><br /><span class="line">    mem, reg, imm   4+d(0-2)                    7       3       4   NP</span><br /><span class="line">    reg, reg, cl     4                          3       3       4   NP</span><br /><span class="line">    mem, reg, cl    4+d(0-2)                    7       4       5   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-146103.html">SHL</a></li>
        
          <li><a href="x86-130554.html">ROL</a></li>
        
          <li><a href="x86-115209.html">RCL</a></li>
        
          <li><a href="x86-149277.html">SHR</a></li>
        
          <li><a href="x86-150912.html">SHRD</a></li>
        
          <li><a href="x86-179453.html">Flags</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

