#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000006a4500 .scope module, "test" "test" 2 24;
 .timescale 0 0;
v00000000006feea0_0 .net "clk", 0 0, v000000000069c760_0;  1 drivers
v00000000006fef40_0 .var "data", 0 0;
v00000000006fefe0_0 .net "found", 0 0, L_0000000000701440;  1 drivers
E_000000000069a910 .event posedge, v000000000069c760_0;
S_000000000068ead0 .scope module, "clock1" "clock" 2 30, 3 10 0, S_00000000006a4500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v000000000069c760_0 .var "clk", 0 0;
S_000000000068ec50 .scope module, "m_1101" "mealy_1101" 2 32, 2 10 0, S_00000000006a4500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "found"
L_0000000000701440 .functor AND 1, L_00000000006ff3a0, L_00000000006ff440, L_00000000006ff4e0, L_00000000006ff580;
v000000000069d980_0 .net *"_s25", 0 0, L_00000000006ff3a0;  1 drivers
v000000000069da20_0 .net *"_s27", 0 0, L_00000000006ff440;  1 drivers
v000000000069dac0_0 .net *"_s29", 0 0, L_00000000006ff4e0;  1 drivers
v000000000069db60_0 .net *"_s31", 0 0, L_00000000006ff580;  1 drivers
v00000000006feb80_0 .net "clock", 0 0, v000000000069c760_0;  alias, 1 drivers
v00000000006fec20_0 .net "data", 0 0, v00000000006fef40_0;  1 drivers
v00000000006fecc0_0 .net "flip_flops_data", 3 0, L_00000000006ff260;  1 drivers
v00000000006fed60_0 .net "flip_flops_negated_data", 3 0, L_00000000006ff300;  1 drivers
v00000000006fee00_0 .net "found", 0 0, L_0000000000701440;  alias, 1 drivers
L_00000000006ff080 .part L_00000000006ff260, 0, 1;
L_00000000006ff120 .part L_00000000006ff260, 1, 1;
L_00000000006ff1c0 .part L_00000000006ff260, 2, 1;
L_00000000006ff260 .concat8 [ 1 1 1 1], L_0000000000700cd0, L_0000000000700f00, L_0000000000701130, L_0000000000701360;
L_00000000006ff300 .concat8 [ 1 1 1 1], L_0000000000700d40, L_0000000000700f70, L_00000000007011a0, L_00000000007013d0;
L_00000000006ff3a0 .part L_00000000006ff260, 0, 1;
L_00000000006ff440 .part L_00000000006ff300, 1, 1;
L_00000000006ff4e0 .part L_00000000006ff260, 2, 1;
L_00000000006ff580 .part L_00000000006ff260, 3, 1;
S_000000000039f030 .scope module, "ff1" "flip_flop_d" 2 15, 4 10 0, S_000000000068ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "last_saved_data"
    .port_info 3 /OUTPUT 1 "last_saved_data_negated"
L_0000000000700b80 .functor NOT 1, v00000000006fef40_0, C4<0>, C4<0>, C4<0>;
L_0000000000700bf0 .functor NAND 1, v00000000006fef40_0, v000000000069c760_0, C4<1>, C4<1>;
L_0000000000700c60 .functor NAND 1, L_0000000000700b80, v000000000069c760_0, C4<1>, C4<1>;
L_0000000000700cd0 .functor NAND 1, L_0000000000700bf0, L_0000000000700d40, C4<1>, C4<1>;
L_0000000000700d40 .functor NAND 1, L_0000000000700c60, L_0000000000700cd0, C4<1>, C4<1>;
v000000000069c800_0 .net "clock", 0 0, v000000000069c760_0;  alias, 1 drivers
v000000000069c8a0_0 .net "data", 0 0, v00000000006fef40_0;  alias, 1 drivers
v000000000069c940_0 .net "data_negated", 0 0, L_0000000000700b80;  1 drivers
v000000000069c9e0_0 .net "data_negated_or_1", 0 0, L_0000000000700bf0;  1 drivers
v000000000069ca80_0 .net "last_saved_data", 0 0, L_0000000000700cd0;  1 drivers
v000000000069cb20_0 .net "last_saved_data_negated", 0 0, L_0000000000700d40;  1 drivers
v000000000069cbc0_0 .net "negation_of_data_negated_or_1", 0 0, L_0000000000700c60;  1 drivers
S_000000000039f1b0 .scope module, "ff2" "flip_flop_d" 2 16, 4 10 0, S_000000000068ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "last_saved_data"
    .port_info 3 /OUTPUT 1 "last_saved_data_negated"
L_0000000000700db0 .functor NOT 1, L_00000000006ff080, C4<0>, C4<0>, C4<0>;
L_0000000000700e20 .functor NAND 1, L_00000000006ff080, v000000000069c760_0, C4<1>, C4<1>;
L_0000000000700e90 .functor NAND 1, L_0000000000700db0, v000000000069c760_0, C4<1>, C4<1>;
L_0000000000700f00 .functor NAND 1, L_0000000000700e20, L_0000000000700f70, C4<1>, C4<1>;
L_0000000000700f70 .functor NAND 1, L_0000000000700e90, L_0000000000700f00, C4<1>, C4<1>;
v000000000069cc60_0 .net "clock", 0 0, v000000000069c760_0;  alias, 1 drivers
v000000000069cd00_0 .net "data", 0 0, L_00000000006ff080;  1 drivers
v000000000069cda0_0 .net "data_negated", 0 0, L_0000000000700db0;  1 drivers
v000000000069ce40_0 .net "data_negated_or_1", 0 0, L_0000000000700e20;  1 drivers
v000000000069cee0_0 .net "last_saved_data", 0 0, L_0000000000700f00;  1 drivers
v000000000069cf80_0 .net "last_saved_data_negated", 0 0, L_0000000000700f70;  1 drivers
v000000000069d020_0 .net "negation_of_data_negated_or_1", 0 0, L_0000000000700e90;  1 drivers
S_000000000039e060 .scope module, "ff3" "flip_flop_d" 2 17, 4 10 0, S_000000000068ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "last_saved_data"
    .port_info 3 /OUTPUT 1 "last_saved_data_negated"
L_0000000000700fe0 .functor NOT 1, L_00000000006ff120, C4<0>, C4<0>, C4<0>;
L_0000000000701050 .functor NAND 1, L_00000000006ff120, v000000000069c760_0, C4<1>, C4<1>;
L_00000000007010c0 .functor NAND 1, L_0000000000700fe0, v000000000069c760_0, C4<1>, C4<1>;
L_0000000000701130 .functor NAND 1, L_0000000000701050, L_00000000007011a0, C4<1>, C4<1>;
L_00000000007011a0 .functor NAND 1, L_00000000007010c0, L_0000000000701130, C4<1>, C4<1>;
v000000000069d0c0_0 .net "clock", 0 0, v000000000069c760_0;  alias, 1 drivers
v000000000069d160_0 .net "data", 0 0, L_00000000006ff120;  1 drivers
v000000000069d200_0 .net "data_negated", 0 0, L_0000000000700fe0;  1 drivers
v000000000069d2a0_0 .net "data_negated_or_1", 0 0, L_0000000000701050;  1 drivers
v000000000069d340_0 .net "last_saved_data", 0 0, L_0000000000701130;  1 drivers
v000000000069d3e0_0 .net "last_saved_data_negated", 0 0, L_00000000007011a0;  1 drivers
v000000000069d480_0 .net "negation_of_data_negated_or_1", 0 0, L_00000000007010c0;  1 drivers
S_000000000039e1e0 .scope module, "ff4" "flip_flop_d" 2 18, 4 10 0, S_000000000068ec50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /OUTPUT 1 "last_saved_data"
    .port_info 3 /OUTPUT 1 "last_saved_data_negated"
L_0000000000701210 .functor NOT 1, L_00000000006ff1c0, C4<0>, C4<0>, C4<0>;
L_0000000000701280 .functor NAND 1, L_00000000006ff1c0, v000000000069c760_0, C4<1>, C4<1>;
L_00000000007012f0 .functor NAND 1, L_0000000000701210, v000000000069c760_0, C4<1>, C4<1>;
L_0000000000701360 .functor NAND 1, L_0000000000701280, L_00000000007013d0, C4<1>, C4<1>;
L_00000000007013d0 .functor NAND 1, L_00000000007012f0, L_0000000000701360, C4<1>, C4<1>;
v000000000069d520_0 .net "clock", 0 0, v000000000069c760_0;  alias, 1 drivers
v000000000069d5c0_0 .net "data", 0 0, L_00000000006ff1c0;  1 drivers
v000000000069d660_0 .net "data_negated", 0 0, L_0000000000701210;  1 drivers
v000000000069d700_0 .net "data_negated_or_1", 0 0, L_0000000000701280;  1 drivers
v000000000069d7a0_0 .net "last_saved_data", 0 0, L_0000000000701360;  1 drivers
v000000000069d840_0 .net "last_saved_data_negated", 0 0, L_00000000007013d0;  1 drivers
v000000000069d8e0_0 .net "negation_of_data_negated_or_1", 0 0, L_00000000007012f0;  1 drivers
    .scope S_000000000068ead0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000069c760_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000000000068ead0;
T_1 ;
    %delay 12, 0;
    %load/vec4 v000000000069c760_0;
    %inv;
    %store/vec4 v000000000069c760_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000006a4500;
T_2 ;
    %wait E_000000000069a910;
    %vpi_call 2 36 "$display", "%b\011%b", v00000000006fef40_0, v00000000006fefe0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_00000000006a4500;
T_3 ;
    %vpi_call 2 41 "$display", "\000" {0 0 0};
    %vpi_call 2 42 "$display", "Mealy_1101 - Axell Brendow - 631822" {0 0 0};
    %vpi_call 2 43 "$display", "\000" {0 0 0};
    %vpi_call 2 44 "$display", "data\011found" {0 0 0};
    %vpi_call 2 45 "$display", "\000" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006fef40_0, 0, 1;
    %delay 24, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Mealy_1101-PrimeiraTentativa.v";
    "./clock.v";
    "./flip_flop_d.v";
