$date
  Sat Jan 31 10:07:10 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_priority_encoder $end
$var reg 8 ! i_sig[7:0] $end
$var reg 3 " y_sig[2:0] $end
$var reg 1 # valid_sig $end
$scope module uut $end
$var reg 8 $ i[7:0] $end
$var reg 3 % y[2:0] $end
$var reg 1 & valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b000 "
0#
b00000000 $
b000 %
0&
#10000000
b00000001 !
1#
b00000001 $
1&
#20000000
b00001000 !
b011 "
b00001000 $
b011 %
1&
#30000000
b10101000 !
b111 "
b10101000 $
b111 %
1&
#40000000
b01000000 !
b110 "
b01000000 $
b110 %
1&
#50000000
