//  Tessent Shell  2022.4    Tue Nov 29 21:19:37 GMT 2022
//                Unpublished work. Copyright 2022 Siemens
//
//      This material contains trade secrets or otherwise confidential 
//  information owned by Siemens Industry Software Inc. or its affiliates 
//   (collectively, "SISW"), or its licensors. Access to and use of this 
//     information is strictly limited as set forth in the Customer's 
//                   applicable agreements with SISW. 
//
//  Siemens software executing under x86-64 Linux on Fri Jun 09 10:39:33 CEST 2023.
//  64 bit version
//  Host: cad11.nordicsemi.no (386734 MB RAM, 31999 MB Swap)
//
//  command: set_tcl_shell_options -abort_dofile_on_error exit
//  command: array set params {
//             netlist ""
//           }
//  command: array set params $tessent_user_arg
//  command: #Perform Automatic Test Pattern Generation (ATPG)
//  command: #Invoke the Tessent tool for pattern generation
//  command: set_context patterns -scan
//  command: #Read in library for mapping cells to design components
//  command: #Location of cell library unknown - ATPG run without library
//  command: #read_cell_library [insert library name]
//  command: #Load synthesized netlist with scan chain already inserted.
//  command: read_verilog $params(netlist)
//  command: #Specify the design top
//  command: set_current_design top
//  Warning: Undefined modules were found.
//           Before using "set_system_mode" or "create_flat_model", you must either define
//           the missing modules using "read_verilog" and/or "read_cell_library", or use the
//           following command to treat them as black boxes:
             add_black_boxes -modules { \
                    FD1S \
             }
//           You can also use "add_black_boxes -auto" to black box all undefined modules but
//           it is recommended that you do not add this command to your dofile. Doing so may
//           unintentionally black-box new undefined modules in future runs.
//  Warning: 1 case: Undriven primary inout pin in netlist module
//  Note: Issue set_current_design with the -show_elaboration_warnings option to see more details about previous warnings
//  command: #add_black_boxes used here to suppress errors due to blackboxes
//  command: #generated;possibly from  no cells in use or unconnected nets
//  command: #in synthesized netlist
//  command: add_black_boxes -auto
//  command: #Set Tessent shell to analysis mode
//  command: set_system_mode analysis
//  Flattening process completed, gates=65, PIs=9, POs=8, CPU time=0.00 sec.
//  ---------------------------------------------------------------------------
//  Begin circuit learning analyses.
//  --------------------------------
//  Learning completed, CPU time=0.00 sec.
//  ---------------------------------------------------------------------------
//  Begin scan chain identification process, memory elements = 0.
//  ---------------------------------------------------------------------------
//  Circuit has no memory elements.
//  command: #Specify the fault model
//  command: set_fault_type stuck
//  command: #Generate test patterns
//  command: create_patterns -auto
No faults in fault list. Adding all faults...
// | ------------------------------------------------------------------------------------------------------------------ |
// |                                             Analyzing the design                                                   |
// |                                                                                                                    |
// |      Current clock restriction setting:     Domain_clock (edge interaction)                                        |
// |                                             (optimal)                                                              |
// |                                                                                                                    |
// |            Current abort limit setting:     30                                                                     |
// |                                Calling:     set_abort_limit 300 100                                                |
// | ------------------------------------------------------------------------------------------------------------------ |
// |                                                                                                                    |
// |               Current sequential depth:     0 (optimal)                                                            |
// |                                                                                                                    |
// | ------------------------------------------------------------------------------------------------------------------ |
//  ------------------------------------------------------------------------
//  Simulation performed for #gates = 65  #faults = 16
//  system mode = analysis    pattern source = internal patterns
//  ------------------------------------------------------------------------
//  #patterns  test      #faults  #faults    # eff.    # test         process      RE/AU/AAB
//  simulated  coverage  in list  detected   patterns  patterns       CPU time
//   ---        ------      ---       ---      ---       ---          0.03 sec     0/0/0
//   2         100.00%        0        16        2         2          0.03 sec

          Statistics Report          
           Stuck-at Faults           
-------------------------------------
Fault Classes              #faults   
                           (total)   
---------------------  --------------
  FU (full)                  18      
  -------------------  --------------
  DS (det_simulation)     16 (88.89%)
  UU (unused)              2 (11.11%)
-------------------------------------
Coverage                             
  -------------------                
  test_coverage              100.00% 
  fault_coverage              88.89% 
  atpg_effectiveness         100.00% 
-------------------------------------
#test_patterns                     2 
#simulated_patterns                2 
CPU_time (secs)                 10.7 
-------------------------------------

//  command: #Print statistics fault test using the patterns generated
//  command: report_statistics 
          Statistics Report          
           Stuck-at Faults           
-------------------------------------
Fault Classes              #faults   
                           (total)   
---------------------  --------------
  FU (full)                  18      
  -------------------  --------------
  DS (det_simulation)     16 (88.89%)
  UU (unused)              2 (11.11%)
-------------------------------------
Coverage                             
  -------------------                
  test_coverage              100.00% 
  fault_coverage              88.89% 
  atpg_effectiveness         100.00% 
-------------------------------------
#test_patterns                     2 
#simulated_patterns                2 
CPU_time (secs)                 10.7 
-------------------------------------

//  command: #Print faults/fault location in DUT
//  command: report_faults -all

    type    code    pin_pathname
    ----   ------   ------------------------------------
      0    UU       /i_clk
      1    UU       /i_clk
      0    DS       "/\u_I[7].x "
      1    DS       "/\u_I[7].x "
      0    DS       "/\u_I[6].x "
      1    DS       "/\u_I[6].x "
      0    DS       "/\u_I[5].x "
      1    DS       "/\u_I[5].x "
      0    DS       "/\u_I[4].x "
      1    DS       "/\u_I[4].x "
      0    DS       "/\u_I[3].x "
      1    DS       "/\u_I[3].x "
      0    DS       "/\u_I[2].x "
      1    DS       "/\u_I[2].x "
      0    DS       "/\u_I[1].x "
      1    DS       "/\u_I[1].x "
      0    DS       "/\u_I[0].x "
      1    DS       "/\u_I[0].x "
//  command: exit -force
