<!doctype html>
<html lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width,initial-scale=1">
<meta name="generator" content="Docusaurus v2.0.0-beta.7">
<link rel="alternate" type="application/rss+xml" href="/rss.xml" title="Reconfig RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/atom.xml" title="Reconfig Atom Feed"><title data-react-helmet="true">Creating Vivado Hardware Platform using YAML | Reconfig</title><meta data-react-helmet="true" name="twitter:card" content="summary_large_image"><meta data-react-helmet="true" property="og:url" content="https://reconfig.dev/yaml-based-vivado-hardware-project"><meta data-react-helmet="true" name="docusaurus_locale" content="en"><meta data-react-helmet="true" name="docusaurus_tag" content="default"><meta data-react-helmet="true" property="og:title" content="Creating Vivado Hardware Platform using YAML | Reconfig"><meta data-react-helmet="true" name="description" content="The hardware design community have been following a design paradigm where you think of designing hardware spatially, i.e. start with a block diagram. I remember from my undergraduate logic design course, a block diagram was required before we started a lab assignment. It is the right approach for designing hardware. Vivado reinforces this paradigm by asking people to open the Vivado GUI, use the IP integrator and create a block design."><meta data-react-helmet="true" property="og:description" content="The hardware design community have been following a design paradigm where you think of designing hardware spatially, i.e. start with a block diagram. I remember from my undergraduate logic design course, a block diagram was required before we started a lab assignment. It is the right approach for designing hardware. Vivado reinforces this paradigm by asking people to open the Vivado GUI, use the IP integrator and create a block design."><meta data-react-helmet="true" property="og:type" content="article"><meta data-react-helmet="true" property="article:published_time" content="2020-06-02T00:00:00.000Z"><meta data-react-helmet="true" property="article:author" content="https://syed-ahmed.github.io"><meta data-react-helmet="true" property="article:tag" content="vivado,fpga,tcl,yaml,hydra"><link data-react-helmet="true" rel="shortcut icon" href="/img/favicon.ico"><link data-react-helmet="true" rel="canonical" href="https://reconfig.dev/yaml-based-vivado-hardware-project"><link data-react-helmet="true" rel="alternate" href="https://reconfig.dev/yaml-based-vivado-hardware-project" hreflang="en"><link data-react-helmet="true" rel="alternate" href="https://reconfig.dev/yaml-based-vivado-hardware-project" hreflang="x-default"><link rel="stylesheet" href="/assets/css/styles.69e28f22.css">
<link rel="preload" href="/assets/js/runtime~main.19767bf0.js" as="script">
<link rel="preload" href="/assets/js/main.d97f4da1.js" as="script">
</head>
<body>
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div><a href="#" class="skipToContent_1oUP">Skip to main content</a></div><nav class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Navigation bar toggle" class="navbar__toggle clean-btn" type="button" tabindex="0"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><div class="navbar__logo"><img src="/img/logo.svg" alt="Reconfig logo" class="themedImage_1VuW themedImage--light_3UqQ"><img src="/img/logo.svg" alt="Reconfig logo" class="themedImage_1VuW themedImage--dark_hz6m"></div></a><a class="navbar__item navbar__link" href="/">| Technical Articles on Reconfigurable Computing</a></div><div class="navbar__items navbar__items--right"><a href="https://reconfig.dev/rss.xml" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link"><span>RSS<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_3J9K"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></span></a><a href="https://reconfig.dev/atom.xml" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link"><span>Atom<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_3J9K"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></span></a><div class="toggle_71bT toggle_3Zt9 toggleDisabled_3cF-"><div class="toggleTrack_32Fl" role="button" tabindex="-1"><div class="toggleTrackCheck_3lV7"><span class="toggleIcon_O4iE">ðŸŒœ</span></div><div class="toggleTrackX_S2yS"><span class="toggleIcon_O4iE">ðŸŒž</span></div><div class="toggleTrackThumb_xI_Z"></div></div><input type="checkbox" class="toggleScreenReader_28Tw" aria-label="Switch between dark and light mode"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div class="main-wrapper blog-wrapper blog-post-page"><div class="container margin-vert--lg"><div class="row"><aside class="col col--3"><nav class="sidebar_2ahu thin-scrollbar" aria-label="Blog recent posts navigation"><div class="sidebarItemTitle_2hhb margin-bottom--md">Recent posts</div><ul class="sidebarItemList_2xAf"><li class="sidebarItem_2UVv"><a aria-current="page" class="sidebarItemLink_1RT6 sidebarItemLinkActive_12pM" href="/yaml-based-vivado-hardware-project">Creating Vivado Hardware Platform using YAML</a></li><li class="sidebarItem_2UVv"><a class="sidebarItemLink_1RT6" href="/vivado-internal-params">Use All Tunable Vivado Internal Params</a></li></ul></nav></aside><main class="col col--7" itemscope="" itemtype="http://schema.org/Blog"><article itemprop="blogPost" itemscope="" itemtype="http://schema.org/BlogPosting"><header><h1 class="blogPostTitle_GeHD" itemprop="headline">Creating Vivado Hardware Platform using YAML</h1><div class="blogPostData_291c margin-vert--md"><time datetime="2020-06-02T00:00:00.000Z" itemprop="datePublished">June 2, 2020</time> Â· <!-- -->6 min read</div><div class="row margin-top--md margin-bottom--sm"><div class="col col--6 authorCol_1R69"><div class="avatar margin-bottom--sm"><a href="https://syed-ahmed.github.io" target="_blank" rel="noopener noreferrer" class="avatar__photo-link avatar__photo"><img class="image_1yU8" src="https://syed-ahmed.github.io/images/profile-pic1.jpg" alt="Syed Tousif Ahmed"></a><div class="avatar__intro" itemprop="author" itemscope="" itemtype="https://schema.org/Person"><div class="avatar__name"><a href="https://syed-ahmed.github.io" target="_blank" rel="noopener noreferrer" itemprop="url"><span itemprop="name">Syed Tousif Ahmed</span></a></div><small class="avatar__subtitle" itemprop="description">PhD Student, IC Group, UPenn</small></div></div></div></div></header><div class="markdown" itemprop="articleBody"><p>The hardware design community have been following a design paradigm where you think of designing hardware spatially, i.e. start with a block diagram. I remember from my undergraduate logic design course, a block diagram was required before we started a lab assignment. It is the right approach for designing hardware. Vivado reinforces this paradigm by asking people to open the Vivado GUI, use the IP integrator and create a block design. </p><p>An alternative to the GUI are the Vivado TCL commands. TCL is the scripting language of the hardware design community. If you wanted to generate block designs based on some input parameters, you would be using TCL. If you are developing on a headless server, you would have no other choice than to use TCL.
TCL programming is not bad, however, I&#x27;m very used to Python as my scripting language of choice. If you wanted to generate a block design that was data driven (for instance, use the decisions made by a PyTorch ML model or a Google OR-Tools model), you would need to introduce Python into the picture because TCL doesn&#x27;t have such packages.
If Python was a front-end for Vivado, our problem would have been solved! So how do we go from Python to TCL? People follow different approaches. You could write a Python script that generates a TCL file with the desired commands and parameters. You could use <a href="http://elmer.sourceforge.net/examples.html" target="_blank" rel="noopener noreferrer">elmer</a> to call Python from TCL (for instance, fork into a python class, get values from it and feed it to your TCL command), but elmer doesn&#x27;t work for Python3. While writing this post, I came to know about Olof Kindgren&#x27;s <a href="https://github.com/olofk/edalize" target="_blank" rel="noopener noreferrer">edalize</a> project! I&#x27;m taking a similar approach to this project, i.e. have a templated TCL script and use Python to feed those template parameters.
I generate a <code>yaml</code> configuration file from python and parse it in a TCL script. TCL has a yaml parser and can parse it to a TCL dictionary. You can then use the values from the dictionary in generic TCL functions. I discovered this <a href="https://github.com/Xilinx/wireless-apps/tree/master/scripts" target="_blank" rel="noopener noreferrer">repository</a> from Xilinx which uses a yaml configuration file in a TCL script to generate a vivado project. In addition, I found this excellent <a href="https://github.com/Xilinx/Vitis-AI/tree/master/DPU-TRD/prj/Vivado/scripts" target="_blank" rel="noopener noreferrer">Vivado hardware platform project</a> from Xilinx that uses TCL dicts to fully parameterize the generation of a block design. Combining these two, I have the approach on the right hand side.</p><p>Consider the following <code>yaml</code> file for one of our projects:</p><div class="codeBlockContainer_K1bP"><div class="codeBlockContent_hGly"><pre tabindex="0" class="prism-code language-undefined codeBlock_23N8 thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_39YC"><span class="token-line" style="color:#393A34"><span class="token plain">dict_prj:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_sys:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    bd_name: floorplan_static</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    bd_ooc: Hierarchical</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    prj_board: em.avnet.com:ultra96v2:part0:1.0</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    prj_name: floorplan_static</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    prj_part: xczu3eg-sbva484-1-e</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_stgy:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    synth:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      synth_1:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        STRATEGY: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        JOBS: 40</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    impl:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      impl_1_01:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PARENT: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        STRATEGY: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        JOBS: 40</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      impl_1_03:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PARENT: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        STRATEGY: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        JOBS: 40</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      impl_1_14:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PARENT: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        STRATEGY: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        JOBS: 40</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      impl_1_15:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PARENT: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        STRATEGY: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        JOBS: 40</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_xdc:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    -</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      NAME: pblocks.xdc</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      IS_TARGET: True</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_src:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    -</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      NAME: AxiLite2Bft_v2_0.v</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    -</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      NAME: converter.v</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      ...</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_hier:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    h_bft:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PATH: bft</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_ip:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    ip_ps:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PATH: zynq_ultra_ps_e_0</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      NAME: zynq_ultra_ps_e</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      VLNV: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PROP:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ: &quot;19.660831&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PSU__FPGA_PL1_ENABLE: &quot;1&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PSU__CRL_APB__PL1_REF_CTRL__SRCSEL: RPLL</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PSU__PL_CLK1_BUF: &quot;TRUE&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PSU__SAXIGP2__DATA_WIDTH: &quot;32&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        PSU__USE__S_AXI_GP2: 1</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      BACFG:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        apply_board_preset: 1</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    ip_clk_rst_usr:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PATH: rst_ps8_0_100M</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      NAME: proc_sys_reset</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      VLNV: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PROP: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      BACFG: &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      ...</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_pin:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    p_bft_S00_AXI:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      CLASS: INTF_PIN</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PATH: &quot;bft/S00_AXI&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      MODE: Slave</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      VLNV: &quot;xilinx.com:interface:aximm_rtl:1.0&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      ...</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_cn:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    cn_overlay:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PIN intf PIN:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        zynq_ultra_ps_e_0/S_AXI_HP0_FPD: bft/M00_AXI</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        zynq_ultra_ps_e_0/M_AXI_HPM0_FPD: bft/S00_AXI</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        zynq_ultra_ps_e_0/M_AXI_HPM1_FPD: bft/S01_AXI</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        ...</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      PIN from PIN:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        bft/bft_0/dout_leaf_0: bft/AxiLite2Bft_v2_0_0/host_interface2bft</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        bft/leaf_interface_0/din_leaf_user2interface: bft/axi_dma_0/m_axis_mm2s_tdata</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        bft/leaf_interface_0/vld_user2interface: bft/axi_dma_0/m_axis_mm2s_tvalid</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        bft/xlconcat_0/In0: bft/axi_dma_0/mm2s_introut</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        bft/xlconcat_0/In1: bft/axi_dma_1/s2mm_introut</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        ...</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">  dict_addr:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    addr_s00_axi:</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      REG: bft/AxiLite2Bft_v2_0_0/s00_axi/reg0</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      RANGE: 0x00001000</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">      OFFSET: 0xA0002000</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    ...</span><br></span></code></pre><button type="button" aria-label="Copy code to clipboard" class="copyButton_Ue-o clean-btn">Copy</button></div></div><p>You can see that we have parameterized part and board numbers, since we want to support multiple boards with the same design. The PS IP is also parameterized since we want to support Zynq 7 series and Zynq UltraScale+. Similarly, you can see synthesis and implementation strategies are now parameterized, which means more design space exploration! Even connections of pins - we can now configure that with a python script if we want to generate a different overlay.</p><p>Following is how we are parsing the yaml in the TCL script:</p><div class="codeBlockContainer_K1bP"><div class="codeBlockContent_hGly"><pre tabindex="0" class="prism-code language-undefined codeBlock_23N8 thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_39YC"><span class="token-line" style="color:#393A34"><span class="token plain">#****************************************************************</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># check if file exists</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#****************************************************************</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">proc lib_check_file { file_name } {</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    set file_content &quot;&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    if { [ file exists  $file_name ] } {</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        set fp [open $file_name r]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        set file_content [read $fp]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        close $fp</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    } else {</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">        lib_error YAML &quot;Cannot open filename $file_name...&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    }</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    return $file_content</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">}</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#****************************************************************</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># load yaml file into dict</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#****************************************************************</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">proc lib_yaml2dict { file_name } {</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    set file_content [ lib_check_file $file_name ]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">    return [yaml::yaml2dict $file_content]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">}</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#****************************************************************</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain"># set global dict_prj</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">#****************************************************************</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">set dict_prj  {}</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain" style="display:inline-block"></span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">set config_file &quot;config.yaml&quot;</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">set cfg [lib_yaml2dict $config_file]</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">set dict_prj [dict get $cfg dict_prj]</span><br></span></code></pre><button type="button" aria-label="Copy code to clipboard" class="copyButton_Ue-o clean-btn">Copy</button></div></div><p>The rest of the script is then from <a href="https://github.com/Xilinx/Vitis-AI/tree/master/DPU-TRD/prj/Vivado/scripts" target="_blank" rel="noopener noreferrer">Xilinx&#x27;s Vitis-AI repository</a>.
Now if you are wondering, why YAML? It&#x27;s solely because of <a href="https://hydra.cc/" target="_blank" rel="noopener noreferrer">hydra</a>. Hydra&#x27;s ability to compose a yaml file from a hierarchy of yaml files is a stunning feature that lets me focus on the parameters that matter in my project, and exactly fits our use case of supporting multiple moving things. For instance, Vivado is not backwards compatible and a set of parameters that worked in <code>2018.3</code> might not work in <code>2019.2</code>, for each board, Zynq7 and Zynq UltraScale+ PS parameters are different, and so on. Following is what my hydra conf looks like:</p><div class="codeBlockContainer_K1bP"><div class="codeBlockContent_hGly"><pre tabindex="0" class="prism-code language-undefined codeBlock_23N8 thin-scrollbar" style="color:#393A34;background-color:#f6f8fa"><code class="codeBlockLines_39YC"><span class="token-line" style="color:#393A34"><span class="token plain">â”œâ”€â”€ conf</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">â”‚   â”œâ”€â”€ architecture</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|   â”œâ”€â”€ board</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|       â”œâ”€â”€ pynq_z1.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|       â”œâ”€â”€ ultra96v2.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|       â”œâ”€â”€ zcu102.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|       â”œâ”€â”€ zed.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">â”‚   â”œâ”€â”€ vivado</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|       â”œâ”€â”€ 2018.3</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|           â”œâ”€â”€ ultra96v2.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|           â”œâ”€â”€ zcu102.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|       â”œâ”€â”€ 2019.2</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|           â”œâ”€â”€ zed.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">|   â”œâ”€â”€ config.yaml</span><br></span><span class="token-line" style="color:#393A34"><span class="token plain">â””â”€â”€ generate_vivado_project.py</span><br></span></code></pre><button type="button" aria-label="Copy code to clipboard" class="copyButton_Ue-o clean-btn">Copy</button></div></div><p>I can then execute the <code>generate_vivado_project.py</code> script with the command line parameters, such as <code>board=zed.yaml</code>, <code>vivado=2019.2</code> and it will generate a <code>config.yaml</code> which is the composition of the yaml files from the respective <code>conf</code> subdirectories. And now you can just source the tcl file with this config file! As a result, block design in vivado becomes a matter of writing a <code>yaml</code> file. </p><p>Now some cons of this approach - I have to find the names of the parameters, such as the Zynq IP parameters, AXI DMA parameters by trial-error in the GUI and then note it down in my configuration. This could be easily mitigated if all these parameters are nicely documented somewhere (or alternatively you could actually finish the design in GUI, export the TCL file and then note down the parameters from that TCL file...). Moreover, I like connecting the input and output of a block in the GUI than manually writing it in the <code>yaml</code> file. Hence, the way I see it, if you are prototyping and playing around with ideas, GUI approach is more flexible as I&#x27;m able to see the design like I would have done in my logic design lab assignments, whereas, when doing automation around generating hardware, templated TCL scripts with a configuration file is the way to go :).</p></div><footer class="row docusaurus-mt-lg blogPostDetailsFull_3kfx"><div class="col"><b>Tags:</b><ul class="tags_2ga9 padding--none margin-left--sm"><li class="tag_11ep"><a class="tag_1Okp tagRegular_3MiF" href="/tags/vivado">vivado</a></li><li class="tag_11ep"><a class="tag_1Okp tagRegular_3MiF" href="/tags/fpga">fpga</a></li><li class="tag_11ep"><a class="tag_1Okp tagRegular_3MiF" href="/tags/tcl">tcl</a></li><li class="tag_11ep"><a class="tag_1Okp tagRegular_3MiF" href="/tags/yaml">yaml</a></li><li class="tag_11ep"><a class="tag_1Okp tagRegular_3MiF" href="/tags/hydra">hydra</a></li></ul></div><div class="col margin-top--sm"><a href="https://github.com/reconfig-dev/reconfig/edit/main/reconfig/blog/blog/2020-06-02-yaml-based-vivado-hardware-project/index.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_2_ui" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Blog post page navigation"><div class="pagination-nav__item"></div><div class="pagination-nav__item pagination-nav__item--next"><a class="pagination-nav__link" href="/vivado-internal-params"><div class="pagination-nav__sublabel">Older Post</div><div class="pagination-nav__label">Use All Tunable Vivado Internal Params<!-- --> Â»</div></a></div></nav></main></div></div></div><footer class="footer"><div class="container"><div class="footer__bottom text--center"><div class="footer__copyright">Copyright Â© 2021 Syed Tousif Ahmed.</div></div></div></footer></div>
<script src="/assets/js/runtime~main.19767bf0.js"></script>
<script src="/assets/js/main.d97f4da1.js"></script>
</body>
</html>