// Seed: 663439303
module module_0 (
    output wire id_0,
    output tri0 id_1
);
  wire id_3;
  assign module_1.id_3 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri id_5
);
  logic [1 : -1] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  supply1 id_8 = 1;
  wire [1 : -1] id_9;
  logic id_10 = id_5;
  wire [-1 : -1 'b0] id_11;
endmodule
