# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../SooHooCPE133Lab8.gen/sources_1/ip/clk_wiz_0" \
"../../../../SooHooCPE133Lab8.srcs/sources_1/new/FSM_Prime.sv" \
"../../../../../SooHooCPE133Lab7/SooHooCPE133Lab7.srcs/sources_1/new/BenchFSMSequencer.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
