module top_module (
    input clk,
    input reset,             // Synchronous active-high reset
    input [7:0] d,
    output reg [7:0] q
);

    always @(posedge clk) begin
        if (reset)
            q <= 8'h34;       // Set to 0x34 (00110100 in binary)
        else
            q <= d;           // Otherwise store d
    end

endmodule
