

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Thu Oct  1 11:04:55 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution2_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|     10.07|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    1|  4011500008|    2|  4011500009|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |                         |         Latency         | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name        |     min    |     max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |- Row_load_Col_load      |     1000001|     1000001|         3|          1|          1|  1000000|    yes   |
        |- Row_Col                |  4009500000|  4009500000|      8019|          -|          -|   500000|    no    |
        | + Product               |        4005|        4005|        10|          4|          1|     1000|    yes   |
        | + Product               |        4005|        4005|        10|          4|          1|     1000|    yes   |
        |- Row_Assign_Col_Assign  |     1000003|     1000003|         5|          1|          1|  1000000|    yes   |
        +-------------------------+------------+------------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|    843|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|       0|      0|
|Memory           |     8192|      -|     256|      0|
|Multiplexer      |        -|      -|       -|    443|
|Register         |        -|      -|     601|      4|
+-----------------+---------+-------+--------+-------+
|Total            |     8192|     15|     857|   1290|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |     2925|      6|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+
    |MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1_U6  |MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1  |        0|      1|  0|   0|
    |MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1_U7  |MAT_Multiply_mac_muladd_11ns_9ns_10ns_19_1  |        0|      1|  0|   0|
    |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U3  |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1  |        0|      1|  0|   0|
    |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U4  |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1  |        0|      1|  0|   0|
    |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U5  |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1  |        0|      1|  0|   0|
    |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1_U8  |MAT_Multiply_mac_muladd_9ns_11ns_10ns_19_1  |        0|      1|  0|   0|
    |MAT_Multiply_mul_32s_32s_32_6_U1               |MAT_Multiply_mul_32s_32s_32_6               |        0|      4|  0|   0|
    |MAT_Multiply_mul_32s_32s_32_6_U2               |MAT_Multiply_mul_32s_32s_32_6               |        0|      4|  0|   0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+
    |Total                                          |                                            |        0|     14|  0|   0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+---+----+

    * Memory: 
    +------------+-----------------------+---------+-----+----+--------+-----+------+-------------+
    |   Memory   |         Module        | BRAM_18K|  FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------+---------+-----+----+--------+-----+------+-------------+
    |arrayA_0_U  |MAT_Multiply_arrayA_0  |     1024|    0|   0|  500000|   32|     1|     16000000|
    |arrayA_1_U  |MAT_Multiply_arrayA_0  |     1024|    0|   0|  500000|   32|     1|     16000000|
    |arrayB_0_U  |MAT_Multiply_arrayA_0  |     1024|    0|   0|  500000|   32|     1|     16000000|
    |arrayB_1_U  |MAT_Multiply_arrayA_0  |     1024|    0|   0|  500000|   32|     1|     16000000|
    |arrayC_0_U  |MAT_Multiply_arrayC_0  |     2048|  128|   0|  500000|   64|     1|     32000000|
    |arrayC_1_U  |MAT_Multiply_arrayC_0  |     2048|  128|   0|  500000|   64|     1|     32000000|
    +------------+-----------------------+---------+-----+----+--------+-----+------+-------------+
    |Total       |                       |     8192|  256|   0| 3000000|  256|     6|    128000000|
    +------------+-----------------------+---------+-----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |p_addr2_fu_742_p2               |     *    |      1|  0|   0|          10|           9|
    |i_3_fu_696_p2                   |     +    |      0|  0|  10|           1|          10|
    |i_4_fu_997_p2                   |     +    |      0|  0|  10|           1|          10|
    |i_s_fu_543_p2                   |     +    |      0|  0|  10|           1|          10|
    |indvar_flatten_next1_fu_977_p2  |     +    |      0|  0|  20|          20|           1|
    |indvar_flatten_next8_fu_676_p2  |     +    |      0|  0|  19|          19|           1|
    |indvar_flatten_next_fu_523_p2   |     +    |      0|  0|  20|          20|           1|
    |j_3_fu_607_p2                   |     +    |      0|  0|  10|          10|           1|
    |j_4_1_fu_966_p2                 |     +    |      0|  0|  10|          10|           2|
    |j_4_fu_1049_p2                  |     +    |      0|  0|  10|          10|           1|
    |k_1_1_fu_890_p2                 |     +    |      0|  0|  10|          10|           1|
    |k_1_fu_775_p2                   |     +    |      0|  0|  10|          10|           1|
    |p_addr14_fu_909_p2              |     +    |      0|  0|  19|          19|          19|
    |p_addr3_fu_748_p2               |     +    |      0|  0|  19|          19|          19|
    |p_addr8_fu_864_p2               |     +    |      0|  0|  19|          19|          19|
    |p_addr9_fu_794_p2               |     +    |      0|  0|  19|          19|          19|
    |tmp_34_1_fu_958_p2              |     +    |      0|  0|  64|          64|          64|
    |tmp_34_fu_843_p2                |     +    |      0|  0|  64|          64|          64|
    |C_din                           |  Select  |      0|  0|  64|           1|          64|
    |arrayB_load_0_phi_fu_828_p3     |  Select  |      0|  0|  32|           1|          32|
    |arrayB_load_1_phi_fu_943_p3     |  Select  |      0|  0|  32|           1|          32|
    |grp_fu_469_p3                   |  Select  |      0|  0|  32|           1|          32|
    |grp_fu_476_p3                   |  Select  |      0|  0|  64|           1|          64|
    |i_1_mid2_fu_702_p3              |  Select  |      0|  0|  10|           1|          10|
    |i_2_mid2_fu_1003_p3             |  Select  |      0|  0|  10|           1|          10|
    |i_mid2_fu_549_p3                |  Select  |      0|  0|  10|           1|          10|
    |j_1_mid2_fu_688_p3              |  Select  |      0|  0|  10|           1|           1|
    |j_2_mid2_fu_989_p3              |  Select  |      0|  0|  10|           1|           1|
    |j_mid2_fu_535_p3                |  Select  |      0|  0|  10|           1|           1|
    |ap_sig_bdd_436                  |    and   |      0|  0|   1|           1|           1|
    |or_cond7_fu_595_p2              |    and   |      0|  0|   1|           1|           1|
    |or_cond8_fu_601_p2              |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_584_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp3_fu_505_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp_19_fu_1033_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_20_1_fu_879_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp_23_fu_764_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_4_fu_511_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_682_p2             |   icmp   |      0|  0|   4|          10|           6|
    |exitcond2_1_fu_884_p2           |   icmp   |      0|  0|   4|          10|           6|
    |exitcond2_fu_769_p2             |   icmp   |      0|  0|   4|          10|           6|
    |exitcond3_fu_983_p2             |   icmp   |      0|  0|   4|          10|           6|
    |exitcond_flatten1_fu_971_p2     |   icmp   |      0|  0|   7|          20|          17|
    |exitcond_flatten9_fu_670_p2     |   icmp   |      0|  0|   7|          19|          16|
    |exitcond_flatten_fu_517_p2      |   icmp   |      0|  0|   7|          20|          17|
    |exitcond_fu_529_p2              |   icmp   |      0|  0|   4|          10|           6|
    |tmp_14_fu_590_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_15_fu_1015_p2               |   icmp   |      0|  0|  11|          32|          32|
    |tmp_18_fu_1028_p2               |   icmp   |      0|  0|  11|          32|          32|
    |tmp_19_1_fu_875_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_1_fu_493_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_fu_760_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_30_1_fu_904_p2              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_30_fu_789_p2                |   icmp   |      0|  0|  11|          32|          32|
    |tmp_3_fu_499_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_561_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_7_fu_579_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_fu_566_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_487_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_s_fu_714_p2                 |   icmp   |      0|  0|  11|          32|          32|
    |ap_sig_bdd_165                  |    or    |      0|  0|   1|           1|           1|
    |j_4_s_fu_851_p2                 |    or    |      0|  0|  11|          10|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      1|  0| 843|         914|        1048|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  18|         21|    1|         21|
    |ap_reg_ppiten_pp0_it2    |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2    |   1|          2|    1|          2|
    |ap_reg_ppiten_pp2_it2    |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it4    |   1|          2|    1|          2|
    |arrayA_0_address0        |  19|          4|   19|         76|
    |arrayA_1_address0        |  19|          4|   19|         76|
    |arrayB_0_address0        |  19|          4|   19|         76|
    |arrayB_1_address0        |  19|          4|   19|         76|
    |arrayC_0_address0        |  19|          6|   19|        114|
    |arrayC_0_d0              |  64|          4|   64|        256|
    |arrayC_1_address0        |  19|          6|   19|        114|
    |arrayC_1_d0              |  64|          4|   64|        256|
    |i_1_reg_391              |  10|          2|   10|         20|
    |i_2_phi_fu_450_p4        |  10|          2|   10|         20|
    |i_2_reg_446              |  10|          2|   10|         20|
    |i_phi_fu_362_p4          |  10|          2|   10|         20|
    |i_reg_358                |  10|          2|   10|         20|
    |indvar_flatten1_reg_435  |  20|          2|   20|         40|
    |indvar_flatten7_reg_380  |  19|          2|   19|         38|
    |indvar_flatten_reg_347   |  20|          2|   20|         40|
    |j_1_reg_402              |  10|          2|   10|         20|
    |j_2_reg_457              |  10|          2|   10|         20|
    |j_reg_369                |  10|          2|   10|         20|
    |k_phi_fu_417_p4          |  10|          2|   10|         20|
    |k_reg_413                |  10|          2|   10|         20|
    |k_s_phi_fu_428_p4        |  10|          2|   10|         20|
    |k_s_reg_424              |  10|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 443|         95|  426|       1431|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  20|   0|   20|          0|
    |ap_reg_ppiten_pp0_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it3          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it4          |   1|   0|    1|          0|
    |arrayB_load_0_phi_reg_1314     |  32|   0|   32|          0|
    |arrayB_load_1_phi_reg_1392     |  32|   0|   32|          0|
    |arrayC_0_addr_2_reg_1340       |  19|   0|   19|          0|
    |arrayC_0_addr_reg_1262         |  19|   0|   19|          0|
    |arrayC_1_addr_2_reg_1345       |  19|   0|   19|          0|
    |arrayC_1_addr_reg_1267         |  19|   0|   19|          0|
    |exitcond2_1_reg_1354           |   1|   0|    1|          0|
    |exitcond2_reg_1276             |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1413     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1153      |   1|   0|    1|          0|
    |i_1_mid2_reg_1223              |  10|   0|   10|          0|
    |i_1_reg_391                    |  10|   0|   10|          0|
    |i_2_mid2_reg_1427              |  10|   0|   10|          0|
    |i_2_reg_446                    |  10|   0|   10|          0|
    |i_mid2_reg_1167                |  10|   0|   10|          0|
    |i_reg_358                      |  10|   0|   10|          0|
    |indvar_flatten1_reg_435        |  20|   0|   20|          0|
    |indvar_flatten7_reg_380        |  19|   0|   19|          0|
    |indvar_flatten_next8_reg_1210  |  19|   0|   19|          0|
    |indvar_flatten_reg_347         |  20|   0|   20|          0|
    |j_1_cast_cast_reg_1250         |  10|   0|   19|          9|
    |j_1_cast_reg_1245              |  10|   0|   32|         22|
    |j_1_mid2_reg_1215              |  10|   0|   10|          0|
    |j_1_reg_402                    |  10|   0|   10|          0|
    |j_2_mid2_reg_1422              |  10|   0|   10|          0|
    |j_2_reg_457                    |  10|   0|   10|          0|
    |j_4_cast_cast_reg_1335         |   9|   0|   19|         10|
    |j_4_cast_reg_1330              |   9|   0|   32|         23|
    |j_mid2_reg_1162                |  10|   0|   10|          0|
    |j_reg_369                      |  10|   0|   10|          0|
    |k_1_1_reg_1358                 |  10|   0|   10|          0|
    |k_1_reg_1280                   |  10|   0|   10|          0|
    |k_reg_413                      |  10|   0|   10|          0|
    |k_s_reg_424                    |  10|   0|   10|          0|
    |or_cond7_reg_1183              |   1|   0|    1|          0|
    |or_cond8_reg_1187              |   1|   0|    1|          0|
    |or_cond_reg_1179               |   1|   0|    1|          0|
    |p_addr2_reg_1255               |  19|   0|   19|          0|
    |reg_483                        |  32|   0|   32|          0|
    |tmp_12_reg_1240                |   9|   0|    9|          0|
    |tmp_19_reg_1437                |   1|   0|    1|          0|
    |tmp_20_1_reg_1350              |   1|   0|    1|          0|
    |tmp_21_reg_1432                |   1|   0|    1|          0|
    |tmp_22_reg_1441                |   9|   0|    9|          0|
    |tmp_23_reg_1272                |   1|   0|    1|          0|
    |tmp_30_1_reg_1363              |   1|   0|    1|          0|
    |tmp_30_reg_1285                |   1|   0|    1|          0|
    |tmp_32_1_reg_1397              |  32|   0|   32|          0|
    |tmp_35_reg_1299                |   1|   0|    1|          0|
    |tmp_37_reg_1319                |  32|   0|   32|          0|
    |tmp_43_reg_1377                |   1|   0|    1|          0|
    |tmp_6_reg_1175                 |   1|   0|    1|          0|
    |tmp_9_reg_1234                 |   1|   0|    1|          0|
    |tmp_s_reg_1228                 |   1|   0|    1|          0|
    |tmp_19_reg_1437                |   0|   1|    1|          0|
    |tmp_21_reg_1432                |   0|   1|    1|          0|
    |tmp_30_1_reg_1363              |   0|   1|    1|          0|
    |tmp_30_reg_1285                |   0|   1|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 601|   4|  669|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_start   |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_done    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_idle    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_ready   | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|A_dout     |  in |   32|   ap_fifo  |       A      |    pointer   |
|A_empty_n  |  in |    1|   ap_fifo  |       A      |    pointer   |
|A_read     | out |    1|   ap_fifo  |       A      |    pointer   |
|B_dout     |  in |   32|   ap_fifo  |       B      |    pointer   |
|B_empty_n  |  in |    1|   ap_fifo  |       B      |    pointer   |
|B_read     | out |    1|   ap_fifo  |       B      |    pointer   |
|C_din      | out |   64|   ap_fifo  |       C      |    pointer   |
|C_full_n   |  in |    1|   ap_fifo  |       C      |    pointer   |
|C_write    | out |    1|   ap_fifo  |       C      |    pointer   |
|mA         |  in |   32|   ap_none  |      mA      |    scalar    |
|nA         |  in |   32|   ap_none  |      nA      |    scalar    |
|mB         |  in |   32|   ap_none  |      mB      |    scalar    |
|nB         |  in |   32|   ap_none  |      nB      |    scalar    |
|mC         |  in |   32|   ap_none  |      mC      |    scalar    |
|nC         |  in |   32|   ap_none  |      nC      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 4, depth = 10
  * Pipeline-2: initiation interval (II) = 4, depth = 10
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 38
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 4, D = 10, States = { 10 11 12 13 14 15 16 17 18 19 }
  Pipeline-2: II = 4, D = 10, States = { 22 23 24 25 26 27 28 29 30 31 }
  Pipeline-3: II = 1, D = 5, States = { 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp_4)
	38  / (!tmp_4)
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / (!exitcond_flatten9)
	33  / (exitcond_flatten9)
6 --> 
	7  / (!tmp_9)
	9  / (tmp_9)
7 --> 
	8  / true
8 --> 
	10  / true
9 --> 
	8  / true
10 --> 
	20  / (exitcond2)
	11  / (!exitcond2)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	10  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	32  / (exitcond2_1)
	23  / (!exitcond2_1)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	22  / true
32 --> 
	5  / true
33 --> 
	38  / (exitcond_flatten1)
	34  / (!exitcond_flatten1)
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	33  / true
38 --> 
* FSM state operations: 

 <State 1>: 6.83ns
ST_1: stg_39 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

ST_1: stg_40 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

ST_1: stg_41 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

ST_1: stg_42 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

ST_1: stg_43 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

ST_1: stg_44 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

ST_1: stg_45 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

ST_1: stg_46 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

ST_1: stg_47 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

ST_1: stg_48 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

ST_1: arrayA_0 [1/1] 2.71ns
:16  %arrayA_0 = alloca [500000 x i32], align 4

ST_1: arrayA_1 [1/1] 2.71ns
:17  %arrayA_1 = alloca [500000 x i32], align 4

ST_1: arrayB_0 [1/1] 2.71ns
:18  %arrayB_0 = alloca [500000 x i32], align 4

ST_1: arrayB_1 [1/1] 2.71ns
:19  %arrayB_1 = alloca [500000 x i32], align 4

ST_1: arrayC_0 [1/1] 2.61ns
:20  %arrayC_0 = alloca [500000 x i64], align 8

ST_1: arrayC_1 [1/1] 2.61ns
:21  %arrayC_1 = alloca [500000 x i64], align 8

ST_1: stg_61 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_62 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_63 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp [1/1] 2.52ns
:25  %tmp = icmp eq i32 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.52ns
:26  %tmp_1 = icmp eq i32 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.52ns
:27  %tmp_3 = icmp eq i32 %nB_read, %nC_read

ST_1: tmp3 [1/1] 1.37ns
:28  %tmp3 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:29  %tmp_4 = and i1 %tmp3, %tmp

ST_1: stg_69 [1/1] 1.57ns
:30  br i1 %tmp_4, label %.preheader10.preheader, label %.loopexit


 <State 2>: 7.33ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader10.preheader:0  %indvar_flatten = phi i20 [ %indvar_flatten_next, %._crit_edge12 ], [ 0, %0 ]

ST_2: i [1/1] 0.00ns
.preheader10.preheader:1  %i = phi i10 [ %i_mid2, %._crit_edge12 ], [ 0, %0 ]

ST_2: j [1/1] 0.00ns
.preheader10.preheader:2  %j = phi i10 [ %j_3, %._crit_edge12 ], [ 0, %0 ]

ST_2: exitcond_flatten [1/1] 2.34ns
.preheader10.preheader:3  %exitcond_flatten = icmp eq i20 %indvar_flatten, -48576

ST_2: indvar_flatten_next [1/1] 2.08ns
.preheader10.preheader:4  %indvar_flatten_next = add i20 %indvar_flatten, 1

ST_2: stg_75 [1/1] 1.57ns
.preheader10.preheader:5  br i1 %exitcond_flatten, label %.preheader9.preheader, label %.preheader10

ST_2: exitcond [1/1] 2.07ns
.preheader10:2  %exitcond = icmp eq i10 %j, -24

ST_2: j_mid2 [1/1] 1.37ns
.preheader10:3  %j_mid2 = select i1 %exitcond, i10 0, i10 %j

ST_2: i_s [1/1] 1.84ns
.preheader10:4  %i_s = add i10 1, %i

ST_2: i_mid2 [1/1] 1.37ns
.preheader10:5  %i_mid2 = select i1 %exitcond, i10 %i_s, i10 %i

ST_2: i_cast1 [1/1] 0.00ns
.preheader10:6  %i_cast1 = zext i10 %i_mid2 to i32

ST_2: tmp_5 [1/1] 2.52ns
.preheader10:7  %tmp_5 = icmp ult i32 %i_cast1, %mC_read

ST_2: tmp_8 [1/1] 2.52ns
.preheader10:8  %tmp_8 = icmp ult i32 %i_cast1, %mB_read

ST_2: tmp_6 [1/1] 0.00ns
.preheader10:9  %tmp_6 = trunc i10 %i_mid2 to i1

ST_2: j_cast1 [1/1] 0.00ns
.preheader10:10  %j_cast1 = zext i10 %j_mid2 to i32

ST_2: tmp_2 [1/1] 0.00ns
.preheader10:13  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind

ST_2: tmp_7 [1/1] 2.52ns
.preheader10:15  %tmp_7 = icmp ult i32 %j_cast1, %mB_read

ST_2: or_cond [1/1] 1.37ns
.preheader10:16  %or_cond = and i1 %tmp_5, %tmp_7

ST_2: stg_88 [1/1] 0.00ns
.preheader10:17  br i1 %or_cond, label %1, label %._crit_edge

ST_2: stg_89 [1/1] 0.00ns
:8  br i1 %tmp_6, label %branch5, label %branch4

ST_2: stg_90 [1/1] 0.00ns
:0  br label %._crit_edge

ST_2: tmp_14 [1/1] 2.52ns
._crit_edge:0  %tmp_14 = icmp ult i32 %j_cast1, %nC_read

ST_2: or_cond7 [1/1] 1.37ns
._crit_edge:1  %or_cond7 = and i1 %tmp_8, %tmp_14

ST_2: stg_93 [1/1] 0.00ns
._crit_edge:2  br i1 %or_cond7, label %3, label %._crit_edge11

ST_2: stg_94 [1/1] 0.00ns
:8  br i1 %tmp_6, label %branch11, label %branch10

ST_2: stg_95 [1/1] 0.00ns
:0  br label %._crit_edge11

ST_2: or_cond8 [1/1] 1.37ns
._crit_edge11:0  %or_cond8 = and i1 %tmp_5, %tmp_14

ST_2: stg_97 [1/1] 0.00ns
._crit_edge11:1  br i1 %or_cond8, label %5, label %._crit_edge12

ST_2: stg_98 [1/1] 0.00ns
:7  br i1 %tmp_6, label %branch27, label %branch26

ST_2: stg_99 [1/1] 0.00ns
:0  br label %._crit_edge12

ST_2: empty [1/1] 0.00ns
._crit_edge12:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind

ST_2: j_3 [1/1] 1.84ns
._crit_edge12:1  %j_3 = add i10 %j_mid2, 1

ST_2: stg_102 [1/1] 0.00ns
._crit_edge12:2  br label %.preheader10.preheader


 <State 3>: 9.09ns
ST_3: stg_103 [1/1] 0.00ns
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str1)

ST_3: empty_6 [1/1] 0.00ns
.preheader10:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

ST_3: j_cast1_cast [1/1] 0.00ns
.preheader10:11  %j_cast1_cast = zext i10 %j_mid2 to i19

ST_3: stg_106 [1/1] 0.00ns
.preheader10:12  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind

ST_3: stg_107 [1/1] 0.00ns
.preheader10:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: A_read [1/1] 4.38ns
:0  %A_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %A) nounwind

ST_3: tmp_16 [1/1] 0.00ns
:1  %tmp_16 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_mid2, i32 1, i32 9)

ST_3: newIndex3_trn_cast [1/1] 0.00ns
:2  %newIndex3_trn_cast = zext i9 %tmp_16 to i19

ST_3: p_addr [1/1] 3.36ns
:3  %p_addr = mul i19 %newIndex3_trn_cast, 1000

ST_3: p_addr1 [1/1] 3.02ns
:4  %p_addr1 = add i19 %j_cast1_cast, %p_addr

ST_3: tmp_11 [1/1] 0.00ns
:5  %tmp_11 = zext i19 %p_addr1 to i64

ST_3: arrayA_0_addr [1/1] 0.00ns
:6  %arrayA_0_addr = getelementptr [500000 x i32]* %arrayA_0, i64 0, i64 %tmp_11

ST_3: arrayA_1_addr [1/1] 0.00ns
:7  %arrayA_1_addr = getelementptr [500000 x i32]* %arrayA_1, i64 0, i64 %tmp_11

ST_3: stg_116 [1/1] 2.71ns
branch4:0  store i32 %A_read, i32* %arrayA_0_addr, align 4

ST_3: stg_117 [1/1] 0.00ns
branch4:1  br label %2

ST_3: stg_118 [1/1] 2.71ns
branch5:0  store i32 %A_read, i32* %arrayA_1_addr, align 4

ST_3: stg_119 [1/1] 0.00ns
branch5:1  br label %2

ST_3: B_read [1/1] 4.38ns
:0  %B_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B) nounwind

ST_3: tmp_29 [1/1] 0.00ns
:1  %tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_mid2, i32 1, i32 9)

ST_3: newIndex7_trn_cast [1/1] 0.00ns
:2  %newIndex7_trn_cast = zext i9 %tmp_29 to i19

ST_3: p_addr6 [1/1] 3.36ns
:3  %p_addr6 = mul i19 %newIndex7_trn_cast, 1000

ST_3: p_addr7 [1/1] 3.02ns
:4  %p_addr7 = add i19 %j_cast1_cast, %p_addr6

ST_3: tmp_27 [1/1] 0.00ns
:5  %tmp_27 = zext i19 %p_addr7 to i64

ST_3: arrayB_0_addr [1/1] 0.00ns
:6  %arrayB_0_addr = getelementptr [500000 x i32]* %arrayB_0, i64 0, i64 %tmp_27

ST_3: arrayB_1_addr [1/1] 0.00ns
:7  %arrayB_1_addr = getelementptr [500000 x i32]* %arrayB_1, i64 0, i64 %tmp_27

ST_3: stg_128 [1/1] 2.71ns
branch10:0  store i32 %B_read, i32* %arrayB_0_addr, align 4

ST_3: stg_129 [1/1] 0.00ns
branch10:1  br label %4

ST_3: stg_130 [1/1] 2.71ns
branch11:0  store i32 %B_read, i32* %arrayB_1_addr, align 4

ST_3: stg_131 [1/1] 0.00ns
branch11:1  br label %4

ST_3: tmp_42 [1/1] 0.00ns
:0  %tmp_42 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_mid2, i32 1, i32 9)

ST_3: newIndex11_trn_cast [1/1] 0.00ns
:1  %newIndex11_trn_cast = zext i9 %tmp_42 to i19

ST_3: p_addr12 [1/1] 3.36ns
:2  %p_addr12 = mul i19 %newIndex11_trn_cast, 1000

ST_3: p_addr13 [1/1] 3.02ns
:3  %p_addr13 = add i19 %j_cast1_cast, %p_addr12

ST_3: tmp_38 [1/1] 0.00ns
:4  %tmp_38 = zext i19 %p_addr13 to i64

ST_3: arrayC_0_addr_3 [1/1] 0.00ns
:5  %arrayC_0_addr_3 = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_38

ST_3: arrayC_1_addr_3 [1/1] 0.00ns
:6  %arrayC_1_addr_3 = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_38

ST_3: stg_139 [2/2] 2.61ns
branch26:0  store i64 0, i64* %arrayC_0_addr_3, align 8

ST_3: stg_140 [2/2] 2.61ns
branch27:0  store i64 0, i64* %arrayC_1_addr_3, align 8


 <State 4>: 2.61ns
ST_4: stg_141 [1/2] 2.61ns
branch26:0  store i64 0, i64* %arrayC_0_addr_3, align 8

ST_4: stg_142 [1/1] 0.00ns
branch26:1  br label %6

ST_4: stg_143 [1/2] 2.61ns
branch27:0  store i64 0, i64* %arrayC_1_addr_3, align 8

ST_4: stg_144 [1/1] 0.00ns
branch27:1  br label %6


 <State 5>: 5.96ns
ST_5: indvar_flatten7 [1/1] 0.00ns
.preheader9.preheader:0  %indvar_flatten7 = phi i19 [ %indvar_flatten_next8, %14 ], [ 0, %.preheader10.preheader ]

ST_5: i_1 [1/1] 0.00ns
.preheader9.preheader:1  %i_1 = phi i10 [ %i_1_mid2, %14 ], [ 0, %.preheader10.preheader ]

ST_5: j_1 [1/1] 0.00ns
.preheader9.preheader:2  %j_1 = phi i10 [ %j_4_1, %14 ], [ 0, %.preheader10.preheader ]

ST_5: exitcond_flatten9 [1/1] 2.33ns
.preheader9.preheader:3  %exitcond_flatten9 = icmp eq i19 %indvar_flatten7, -24288

ST_5: indvar_flatten_next8 [1/1] 2.08ns
.preheader9.preheader:4  %indvar_flatten_next8 = add i19 %indvar_flatten7, 1

ST_5: stg_150 [1/1] 1.57ns
.preheader9.preheader:5  br i1 %exitcond_flatten9, label %.preheader.preheader, label %.preheader9

ST_5: exitcond1 [1/1] 2.07ns
.preheader9:2  %exitcond1 = icmp eq i10 %j_1, -24

ST_5: j_1_mid2 [1/1] 1.37ns
.preheader9:3  %j_1_mid2 = select i1 %exitcond1, i10 0, i10 %j_1

ST_5: i_3 [1/1] 1.84ns
.preheader9:4  %i_3 = add i10 1, %i_1

ST_5: i_1_mid2 [1/1] 1.37ns
.preheader9:5  %i_1_mid2 = select i1 %exitcond1, i10 %i_3, i10 %i_1

ST_5: i_1_cast [1/1] 0.00ns
.preheader9:6  %i_1_cast = zext i10 %i_1_mid2 to i32

ST_5: tmp_s [1/1] 2.52ns
.preheader9:7  %tmp_s = icmp ult i32 %i_1_cast, %mC_read

ST_5: tmp_9 [1/1] 0.00ns
.preheader9:8  %tmp_9 = trunc i10 %i_1_mid2 to i1

ST_5: tmp_12 [1/1] 0.00ns
.preheader9:13  %tmp_12 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_1_mid2, i32 1, i32 9)


 <State 6>: 8.46ns
ST_6: stg_159 [1/1] 0.00ns
.preheader9:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str2)

ST_6: empty_13 [1/1] 0.00ns
.preheader9:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind

ST_6: j_1_cast [1/1] 0.00ns
.preheader9:9  %j_1_cast = zext i10 %j_1_mid2 to i32

ST_6: j_1_cast_cast [1/1] 0.00ns
.preheader9:10  %j_1_cast_cast = zext i10 %j_1_mid2 to i19

ST_6: stg_163 [1/1] 0.00ns
.preheader9:11  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str6) nounwind

ST_6: tmp_10 [1/1] 0.00ns
.preheader9:12  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

ST_6: newIndex1_trn_cast [1/1] 0.00ns
.preheader9:14  %newIndex1_trn_cast = zext i9 %tmp_12 to i19

ST_6: p_addr2 [1/1] 6.38ns
.preheader9:15  %p_addr2 = mul i19 1000, %newIndex1_trn_cast

ST_6: p_addr3 [1/1] 2.08ns
.preheader9:16  %p_addr3 = add i19 %p_addr2, %j_1_cast_cast

ST_6: tmp_13 [1/1] 0.00ns
.preheader9:17  %tmp_13 = zext i19 %p_addr3 to i64

ST_6: arrayC_0_addr [1/1] 0.00ns
.preheader9:18  %arrayC_0_addr = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_13

ST_6: arrayC_1_addr [1/1] 0.00ns
.preheader9:19  %arrayC_1_addr = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_13

ST_6: stg_171 [1/1] 0.00ns
.preheader9:20  br i1 %tmp_9, label %branch23, label %branch22


 <State 7>: 2.61ns
ST_7: stg_172 [2/2] 2.61ns
branch22:0  store i64 0, i64* %arrayC_0_addr, align 16


 <State 8>: 3.89ns
ST_8: stg_173 [1/2] 2.61ns
branch22:0  store i64 0, i64* %arrayC_0_addr, align 16

ST_8: stg_174 [1/1] 0.00ns
branch22:1  br label %10

ST_8: stg_175 [1/2] 2.61ns
branch23:0  store i64 0, i64* %arrayC_1_addr, align 16

ST_8: stg_176 [1/1] 0.00ns
branch23:1  br label %10

ST_8: tmp_20 [1/1] 2.52ns
:0  %tmp_20 = icmp ult i32 %j_1_cast, %nC_read

ST_8: tmp_23 [1/1] 1.37ns
:1  %tmp_23 = and i1 %tmp_s, %tmp_20

ST_8: stg_179 [1/1] 1.57ns
:2  br label %9


 <State 9>: 2.61ns
ST_9: stg_180 [2/2] 2.61ns
branch23:0  store i64 0, i64* %arrayC_1_addr, align 16


 <State 10>: 9.09ns
ST_10: k [1/1] 0.00ns
:0  %k = phi i10 [ 0, %10 ], [ %k_1, %._crit_edge13.0 ]

ST_10: exitcond2 [1/1] 2.07ns
:1  %exitcond2 = icmp eq i10 %k, -24

ST_10: k_1 [1/1] 1.84ns
:2  %k_1 = add i10 %k, 1

ST_10: stg_184 [1/1] 0.00ns
:3  br i1 %exitcond2, label %7, label %11

ST_10: k_cast9 [1/1] 0.00ns
:0  %k_cast9 = zext i10 %k to i32

ST_10: k_cast9_cast [1/1] 0.00ns
:1  %k_cast9_cast = zext i10 %k to i19

ST_10: empty_9 [1/1] 0.00ns
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_10: stg_188 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

ST_10: tmp_28 [1/1] 0.00ns
:4  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

ST_10: stg_190 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: stg_191 [1/1] 0.00ns
:6  br i1 %tmp_23, label %12, label %._crit_edge13.0

ST_10: tmp_30 [1/1] 2.52ns
:0  %tmp_30 = icmp ult i32 %k_cast9, %mB_read

ST_10: stg_193 [1/1] 0.00ns
:1  br i1 %tmp_30, label %_ifconv, label %._crit_edge14.0

ST_10: p_addr9 [1/1] 2.08ns
_ifconv:0  %p_addr9 = add i19 %p_addr2, %k_cast9_cast

ST_10: tmp_31 [1/1] 0.00ns
_ifconv:1  %tmp_31 = zext i19 %p_addr9 to i64

ST_10: arrayA_0_addr_1 [1/1] 0.00ns
_ifconv:2  %arrayA_0_addr_1 = getelementptr [500000 x i32]* %arrayA_0, i64 0, i64 %tmp_31

ST_10: arrayA_1_addr_1 [1/1] 0.00ns
_ifconv:3  %arrayA_1_addr_1 = getelementptr [500000 x i32]* %arrayA_1, i64 0, i64 %tmp_31

ST_10: arrayA_1_load [2/2] 2.71ns
_ifconv:4  %arrayA_1_load = load i32* %arrayA_1_addr_1, align 4

ST_10: arrayA_0_load [2/2] 2.71ns
_ifconv:5  %arrayA_0_load = load i32* %arrayA_0_addr_1, align 4

ST_10: tmp_35 [1/1] 0.00ns
_ifconv:7  %tmp_35 = trunc i10 %k to i1

ST_10: tmp_41 [1/1] 0.00ns
_ifconv:8  %tmp_41 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %k, i32 1, i32 9)

ST_10: newIndex9_trn_cast [1/1] 0.00ns
_ifconv:9  %newIndex9_trn_cast = zext i9 %tmp_41 to i19

ST_10: p_addr10 [1/1] 3.36ns
_ifconv:10  %p_addr10 = mul i19 1000, %newIndex9_trn_cast

ST_10: p_addr11 [1/1] 3.02ns
_ifconv:11  %p_addr11 = add i19 %p_addr10, %j_1_cast_cast

ST_10: tmp_36 [1/1] 0.00ns
_ifconv:12  %tmp_36 = zext i19 %p_addr11 to i64

ST_10: arrayB_0_addr_1 [1/1] 0.00ns
_ifconv:13  %arrayB_0_addr_1 = getelementptr [500000 x i32]* %arrayB_0, i64 0, i64 %tmp_36

ST_10: arrayB_1_addr_1 [1/1] 0.00ns
_ifconv:14  %arrayB_1_addr_1 = getelementptr [500000 x i32]* %arrayB_1, i64 0, i64 %tmp_36

ST_10: arrayB_1_load [2/2] 2.71ns
_ifconv:15  %arrayB_1_load = load i32* %arrayB_1_addr_1, align 8

ST_10: arrayB_0_load [2/2] 2.71ns
_ifconv:16  %arrayB_0_load = load i32* %arrayB_0_addr_1, align 8

ST_10: stg_210 [1/1] 0.00ns
:0  br label %._crit_edge14.0

ST_10: stg_211 [1/1] 0.00ns
._crit_edge14.0:0  br label %._crit_edge13.0

ST_10: empty_8 [1/1] 0.00ns
._crit_edge13.0:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_28) nounwind

ST_10: stg_213 [1/1] 0.00ns
._crit_edge13.0:1  br label %9


 <State 11>: 4.08ns
ST_11: arrayA_1_load [1/2] 2.71ns
_ifconv:4  %arrayA_1_load = load i32* %arrayA_1_addr_1, align 4

ST_11: arrayA_0_load [1/2] 2.71ns
_ifconv:5  %arrayA_0_load = load i32* %arrayA_0_addr_1, align 4

ST_11: arrayA_load_0_phi [1/1] 1.37ns
_ifconv:6  %arrayA_load_0_phi = select i1 %tmp_9, i32 %arrayA_1_load, i32 %arrayA_0_load

ST_11: arrayB_1_load [1/2] 2.71ns
_ifconv:15  %arrayB_1_load = load i32* %arrayB_1_addr_1, align 8

ST_11: arrayB_0_load [1/2] 2.71ns
_ifconv:16  %arrayB_0_load = load i32* %arrayB_0_addr_1, align 8

ST_11: arrayB_load_0_phi [1/1] 1.37ns
_ifconv:17  %arrayB_load_0_phi = select i1 %tmp_35, i32 %arrayB_1_load, i32 %arrayB_0_load


 <State 12>: 6.08ns
ST_12: tmp_37 [6/6] 6.08ns
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi


 <State 13>: 6.08ns
ST_13: tmp_37 [5/6] 6.08ns
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi


 <State 14>: 6.08ns
ST_14: tmp_37 [4/6] 6.08ns
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi


 <State 15>: 6.08ns
ST_15: tmp_37 [3/6] 6.08ns
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

ST_15: arrayC_1_load_1 [4/4] 2.61ns
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

ST_15: arrayC_0_load_1 [4/4] 2.61ns
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16


 <State 16>: 6.08ns
ST_16: tmp_37 [2/6] 6.08ns
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

ST_16: arrayC_1_load_1 [3/4] 2.61ns
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

ST_16: arrayC_0_load_1 [3/4] 2.61ns
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16


 <State 17>: 6.08ns
ST_17: tmp_37 [1/6] 6.08ns
_ifconv:18  %tmp_37 = mul nsw i32 %arrayA_load_0_phi, %arrayB_load_0_phi

ST_17: arrayC_1_load_1 [2/4] 2.61ns
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

ST_17: arrayC_0_load_1 [2/4] 2.61ns
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16


 <State 18>: 9.99ns
ST_18: tmp_33 [1/1] 0.00ns
_ifconv:19  %tmp_33 = sext i32 %tmp_37 to i64

ST_18: arrayC_1_load_1 [1/4] 2.61ns
_ifconv:20  %arrayC_1_load_1 = load i64* %arrayC_1_addr, align 16

ST_18: arrayC_0_load_1 [1/4] 2.61ns
_ifconv:21  %arrayC_0_load_1 = load i64* %arrayC_0_addr, align 16

ST_18: arrayC_load_1_0_phi [1/1] 1.37ns
_ifconv:22  %arrayC_load_1_0_phi = select i1 %tmp_9, i64 %arrayC_1_load_1, i64 %arrayC_0_load_1

ST_18: tmp_34 [1/1] 3.40ns
_ifconv:23  %tmp_34 = add nsw i64 %tmp_33, %arrayC_load_1_0_phi

ST_18: stg_237 [1/1] 0.00ns
_ifconv:24  br i1 %tmp_9, label %branch19, label %branch18

ST_18: stg_238 [2/2] 2.61ns
branch18:0  store i64 %tmp_34, i64* %arrayC_0_addr, align 16

ST_18: stg_239 [2/2] 2.61ns
branch19:0  store i64 %tmp_34, i64* %arrayC_1_addr, align 16


 <State 19>: 2.61ns
ST_19: stg_240 [1/2] 2.61ns
branch18:0  store i64 %tmp_34, i64* %arrayC_0_addr, align 16

ST_19: stg_241 [1/1] 0.00ns
branch18:1  br label %13

ST_19: stg_242 [1/2] 2.61ns
branch19:0  store i64 %tmp_34, i64* %arrayC_1_addr, align 16

ST_19: stg_243 [1/1] 0.00ns
branch19:1  br label %13


 <State 20>: 4.69ns
ST_20: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_10) nounwind

ST_20: j_4_s [1/1] 0.00ns
:1  %j_4_s = or i10 %j_1_mid2, 1

ST_20: j_4_cast [1/1] 0.00ns
:2  %j_4_cast = zext i10 %j_4_s to i32

ST_20: j_4_cast_cast [1/1] 0.00ns
:3  %j_4_cast_cast = zext i10 %j_4_s to i19

ST_20: tmp_25 [1/1] 0.00ns
:4  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str6) nounwind

ST_20: p_addr8 [1/1] 2.08ns
:5  %p_addr8 = add i19 %j_4_cast_cast, %p_addr2

ST_20: tmp_26 [1/1] 0.00ns
:6  %tmp_26 = zext i19 %p_addr8 to i64

ST_20: arrayC_0_addr_2 [1/1] 0.00ns
:7  %arrayC_0_addr_2 = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_26

ST_20: arrayC_1_addr_2 [1/1] 0.00ns
:8  %arrayC_1_addr_2 = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_26

ST_20: stg_253 [1/1] 0.00ns
:9  br i1 %tmp_9, label %branch17, label %branch16

ST_20: stg_254 [2/2] 2.61ns
branch16:0  store i64 0, i64* %arrayC_0_addr_2, align 8

ST_20: stg_255 [2/2] 2.61ns
branch17:0  store i64 0, i64* %arrayC_1_addr_2, align 8


 <State 21>: 3.89ns
ST_21: stg_256 [1/2] 2.61ns
branch16:0  store i64 0, i64* %arrayC_0_addr_2, align 8

ST_21: stg_257 [1/1] 0.00ns
branch16:1  br label %8

ST_21: stg_258 [1/2] 2.61ns
branch17:0  store i64 0, i64* %arrayC_1_addr_2, align 8

ST_21: stg_259 [1/1] 0.00ns
branch17:1  br label %8

ST_21: tmp_19_1 [1/1] 2.52ns
:0  %tmp_19_1 = icmp ult i32 %j_4_cast, %nC_read

ST_21: tmp_20_1 [1/1] 1.37ns
:1  %tmp_20_1 = and i1 %tmp_s, %tmp_19_1

ST_21: stg_262 [1/1] 1.57ns
:2  br label %15


 <State 22>: 9.09ns
ST_22: k_s [1/1] 0.00ns
:0  %k_s = phi i10 [ 0, %8 ], [ %k_1_1, %._crit_edge13.1 ]

ST_22: exitcond2_1 [1/1] 2.07ns
:1  %exitcond2_1 = icmp eq i10 %k_s, -24

ST_22: k_1_1 [1/1] 1.84ns
:2  %k_1_1 = add i10 %k_s, 1

ST_22: stg_266 [1/1] 0.00ns
:3  br i1 %exitcond2_1, label %14, label %16

ST_22: k_cast8 [1/1] 0.00ns
:0  %k_cast8 = zext i10 %k_s to i32

ST_22: k_cast8_cast [1/1] 0.00ns
:1  %k_cast8_cast = zext i10 %k_s to i19

ST_22: empty_12 [1/1] 0.00ns
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_22: stg_270 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

ST_22: tmp_32 [1/1] 0.00ns
:4  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

ST_22: stg_272 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_22: stg_273 [1/1] 0.00ns
:6  br i1 %tmp_20_1, label %17, label %._crit_edge13.1

ST_22: tmp_30_1 [1/1] 2.52ns
:0  %tmp_30_1 = icmp ult i32 %k_cast8, %mB_read

ST_22: stg_275 [1/1] 0.00ns
:1  br i1 %tmp_30_1, label %_ifconv1, label %._crit_edge14.1

ST_22: p_addr14 [1/1] 2.08ns
_ifconv1:0  %p_addr14 = add i19 %p_addr2, %k_cast8_cast

ST_22: tmp_39 [1/1] 0.00ns
_ifconv1:1  %tmp_39 = zext i19 %p_addr14 to i64

ST_22: arrayA_0_addr_2 [1/1] 0.00ns
_ifconv1:2  %arrayA_0_addr_2 = getelementptr [500000 x i32]* %arrayA_0, i64 0, i64 %tmp_39

ST_22: arrayA_1_addr_2 [1/1] 0.00ns
_ifconv1:3  %arrayA_1_addr_2 = getelementptr [500000 x i32]* %arrayA_1, i64 0, i64 %tmp_39

ST_22: arrayA_1_load_1 [2/2] 2.71ns
_ifconv1:4  %arrayA_1_load_1 = load i32* %arrayA_1_addr_2, align 4

ST_22: arrayA_0_load_1 [2/2] 2.71ns
_ifconv1:5  %arrayA_0_load_1 = load i32* %arrayA_0_addr_2, align 4

ST_22: tmp_43 [1/1] 0.00ns
_ifconv1:7  %tmp_43 = trunc i10 %k_s to i1

ST_22: tmp_44 [1/1] 0.00ns
_ifconv1:8  %tmp_44 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %k_s, i32 1, i32 9)

ST_22: newIndex13_trn_cast [1/1] 0.00ns
_ifconv1:9  %newIndex13_trn_cast = zext i9 %tmp_44 to i19

ST_22: p_addr15 [1/1] 3.36ns
_ifconv1:10  %p_addr15 = mul i19 1000, %newIndex13_trn_cast

ST_22: p_addr16 [1/1] 3.02ns
_ifconv1:11  %p_addr16 = add i19 %p_addr15, %j_4_cast_cast

ST_22: tmp_40 [1/1] 0.00ns
_ifconv1:12  %tmp_40 = zext i19 %p_addr16 to i64

ST_22: arrayB_0_addr_2 [1/1] 0.00ns
_ifconv1:13  %arrayB_0_addr_2 = getelementptr [500000 x i32]* %arrayB_0, i64 0, i64 %tmp_40

ST_22: arrayB_1_addr_2 [1/1] 0.00ns
_ifconv1:14  %arrayB_1_addr_2 = getelementptr [500000 x i32]* %arrayB_1, i64 0, i64 %tmp_40

ST_22: arrayB_1_load_1 [2/2] 2.71ns
_ifconv1:15  %arrayB_1_load_1 = load i32* %arrayB_1_addr_2, align 4

ST_22: arrayB_0_load_1 [2/2] 2.71ns
_ifconv1:16  %arrayB_0_load_1 = load i32* %arrayB_0_addr_2, align 4

ST_22: stg_292 [1/1] 0.00ns
:0  br label %._crit_edge14.1

ST_22: stg_293 [1/1] 0.00ns
._crit_edge14.1:0  br label %._crit_edge13.1

ST_22: empty_11 [1/1] 0.00ns
._crit_edge13.1:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_32) nounwind

ST_22: stg_295 [1/1] 0.00ns
._crit_edge13.1:1  br label %15


 <State 23>: 4.08ns
ST_23: arrayA_1_load_1 [1/2] 2.71ns
_ifconv1:4  %arrayA_1_load_1 = load i32* %arrayA_1_addr_2, align 4

ST_23: arrayA_0_load_1 [1/2] 2.71ns
_ifconv1:5  %arrayA_0_load_1 = load i32* %arrayA_0_addr_2, align 4

ST_23: arrayA_load_1_phi [1/1] 1.37ns
_ifconv1:6  %arrayA_load_1_phi = select i1 %tmp_9, i32 %arrayA_1_load_1, i32 %arrayA_0_load_1

ST_23: arrayB_1_load_1 [1/2] 2.71ns
_ifconv1:15  %arrayB_1_load_1 = load i32* %arrayB_1_addr_2, align 4

ST_23: arrayB_0_load_1 [1/2] 2.71ns
_ifconv1:16  %arrayB_0_load_1 = load i32* %arrayB_0_addr_2, align 4

ST_23: arrayB_load_1_phi [1/1] 1.37ns
_ifconv1:17  %arrayB_load_1_phi = select i1 %tmp_43, i32 %arrayB_1_load_1, i32 %arrayB_0_load_1


 <State 24>: 6.08ns
ST_24: tmp_32_1 [6/6] 6.08ns
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi


 <State 25>: 6.08ns
ST_25: tmp_32_1 [5/6] 6.08ns
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi


 <State 26>: 6.08ns
ST_26: tmp_32_1 [4/6] 6.08ns
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi


 <State 27>: 6.08ns
ST_27: tmp_32_1 [3/6] 6.08ns
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

ST_27: arrayC_1_load_2 [4/4] 2.61ns
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

ST_27: arrayC_0_load_2 [4/4] 2.61ns
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8


 <State 28>: 6.08ns
ST_28: tmp_32_1 [2/6] 6.08ns
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

ST_28: arrayC_1_load_2 [3/4] 2.61ns
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

ST_28: arrayC_0_load_2 [3/4] 2.61ns
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8


 <State 29>: 6.08ns
ST_29: tmp_32_1 [1/6] 6.08ns
_ifconv1:18  %tmp_32_1 = mul nsw i32 %arrayA_load_1_phi, %arrayB_load_1_phi

ST_29: arrayC_1_load_2 [2/4] 2.61ns
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

ST_29: arrayC_0_load_2 [2/4] 2.61ns
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8


 <State 30>: 9.99ns
ST_30: tmp_33_1 [1/1] 0.00ns
_ifconv1:19  %tmp_33_1 = sext i32 %tmp_32_1 to i64

ST_30: arrayC_1_load_2 [1/4] 2.61ns
_ifconv1:20  %arrayC_1_load_2 = load i64* %arrayC_1_addr_2, align 8

ST_30: arrayC_0_load_2 [1/4] 2.61ns
_ifconv1:21  %arrayC_0_load_2 = load i64* %arrayC_0_addr_2, align 8

ST_30: arrayC_load_1_1_phi [1/1] 1.37ns
_ifconv1:22  %arrayC_load_1_1_phi = select i1 %tmp_9, i64 %arrayC_1_load_2, i64 %arrayC_0_load_2

ST_30: tmp_34_1 [1/1] 3.40ns
_ifconv1:23  %tmp_34_1 = add nsw i64 %tmp_33_1, %arrayC_load_1_1_phi

ST_30: stg_319 [1/1] 0.00ns
_ifconv1:24  br i1 %tmp_9, label %branch13, label %branch12

ST_30: stg_320 [2/2] 2.61ns
branch12:0  store i64 %tmp_34_1, i64* %arrayC_0_addr_2, align 8

ST_30: stg_321 [2/2] 2.61ns
branch13:0  store i64 %tmp_34_1, i64* %arrayC_1_addr_2, align 8


 <State 31>: 2.61ns
ST_31: stg_322 [1/2] 2.61ns
branch12:0  store i64 %tmp_34_1, i64* %arrayC_0_addr_2, align 8

ST_31: stg_323 [1/1] 0.00ns
branch12:1  br label %18

ST_31: stg_324 [1/2] 2.61ns
branch13:0  store i64 %tmp_34_1, i64* %arrayC_1_addr_2, align 8

ST_31: stg_325 [1/1] 0.00ns
branch13:1  br label %18


 <State 32>: 1.84ns
ST_32: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str6, i32 %tmp_25) nounwind

ST_32: j_4_1 [1/1] 1.84ns
:1  %j_4_1 = add i10 %j_1_mid2, 2

ST_32: stg_328 [1/1] 0.00ns
:2  br label %.preheader9.preheader


 <State 33>: 10.07ns
ST_33: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i20 [ %indvar_flatten_next1, %._crit_edge15 ], [ 0, %.preheader9.preheader ]

ST_33: i_2 [1/1] 0.00ns
.preheader.preheader:1  %i_2 = phi i10 [ %i_2_mid2, %._crit_edge15 ], [ 0, %.preheader9.preheader ]

ST_33: j_2 [1/1] 0.00ns
.preheader.preheader:2  %j_2 = phi i10 [ %j_4, %._crit_edge15 ], [ 0, %.preheader9.preheader ]

ST_33: exitcond_flatten1 [1/1] 2.34ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i20 %indvar_flatten1, -48576

ST_33: indvar_flatten_next1 [1/1] 2.08ns
.preheader.preheader:4  %indvar_flatten_next1 = add i20 %indvar_flatten1, 1

ST_33: stg_334 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %.loopexit, label %.preheader

ST_33: exitcond3 [1/1] 2.07ns
.preheader:2  %exitcond3 = icmp eq i10 %j_2, -24

ST_33: j_2_mid2 [1/1] 1.37ns
.preheader:3  %j_2_mid2 = select i1 %exitcond3, i10 0, i10 %j_2

ST_33: i_4 [1/1] 1.84ns
.preheader:4  %i_4 = add i10 1, %i_2

ST_33: i_2_mid2 [1/1] 1.37ns
.preheader:5  %i_2_mid2 = select i1 %exitcond3, i10 %i_4, i10 %i_2

ST_33: i_2_cast6 [1/1] 0.00ns
.preheader:6  %i_2_cast6 = zext i10 %i_2_mid2 to i32

ST_33: tmp_15 [1/1] 2.52ns
.preheader:7  %tmp_15 = icmp ult i32 %i_2_cast6, %mC_read

ST_33: tmp_21 [1/1] 0.00ns
.preheader:8  %tmp_21 = trunc i10 %i_2_mid2 to i1

ST_33: j_2_cast4 [1/1] 0.00ns
.preheader:9  %j_2_cast4 = zext i10 %j_2_mid2 to i32

ST_33: tmp_17 [1/1] 0.00ns
.preheader:12  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9) nounwind

ST_33: tmp_18 [1/1] 2.52ns
.preheader:14  %tmp_18 = icmp ult i32 %j_2_cast4, %nC_read

ST_33: tmp_19 [1/1] 1.37ns
.preheader:15  %tmp_19 = and i1 %tmp_15, %tmp_18

ST_33: stg_346 [1/1] 0.00ns
.preheader:16  br i1 %tmp_19, label %_ifconv2, label %._crit_edge15

ST_33: tmp_22 [1/1] 0.00ns
_ifconv2:0  %tmp_22 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i_2_mid2, i32 1, i32 9)

ST_33: empty_14 [1/1] 0.00ns
._crit_edge15:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_17) nounwind

ST_33: j_4 [1/1] 1.84ns
._crit_edge15:1  %j_4 = add i10 %j_2_mid2, 1

ST_33: stg_350 [1/1] 0.00ns
._crit_edge15:2  br label %.preheader.preheader


 <State 34>: 8.99ns
ST_34: stg_351 [1/1] 0.00ns
.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @str3)

ST_34: empty_15 [1/1] 0.00ns
.preheader:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind

ST_34: j_2_cast4_cast [1/1] 0.00ns
.preheader:10  %j_2_cast4_cast = zext i10 %j_2_mid2 to i19

ST_34: stg_354 [1/1] 0.00ns
.preheader:11  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind

ST_34: stg_355 [1/1] 0.00ns
.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_34: newIndex5_trn_cast [1/1] 0.00ns
_ifconv2:1  %newIndex5_trn_cast = zext i9 %tmp_22 to i19

ST_34: p_addr4 [1/1] 3.36ns
_ifconv2:2  %p_addr4 = mul i19 %newIndex5_trn_cast, 1000

ST_34: p_addr5 [1/1] 3.02ns
_ifconv2:3  %p_addr5 = add i19 %j_2_cast4_cast, %p_addr4

ST_34: tmp_24 [1/1] 0.00ns
_ifconv2:4  %tmp_24 = zext i19 %p_addr5 to i64

ST_34: arrayC_0_addr_1 [1/1] 0.00ns
_ifconv2:5  %arrayC_0_addr_1 = getelementptr [500000 x i64]* %arrayC_0, i64 0, i64 %tmp_24

ST_34: arrayC_1_addr_1 [1/1] 0.00ns
_ifconv2:6  %arrayC_1_addr_1 = getelementptr [500000 x i64]* %arrayC_1, i64 0, i64 %tmp_24

ST_34: arrayC_1_load [4/4] 2.61ns
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

ST_34: arrayC_0_load [4/4] 2.61ns
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8


 <State 35>: 2.61ns
ST_35: arrayC_1_load [3/4] 2.61ns
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

ST_35: arrayC_0_load [3/4] 2.61ns
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8


 <State 36>: 2.61ns
ST_36: arrayC_1_load [2/4] 2.61ns
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

ST_36: arrayC_0_load [2/4] 2.61ns
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8


 <State 37>: 8.36ns
ST_37: arrayC_1_load [1/4] 2.61ns
_ifconv2:7  %arrayC_1_load = load i64* %arrayC_1_addr_1, align 8

ST_37: arrayC_0_load [1/4] 2.61ns
_ifconv2:8  %arrayC_0_load = load i64* %arrayC_0_addr_1, align 8

ST_37: arrayC_load_phi [1/1] 1.37ns
_ifconv2:9  %arrayC_load_phi = select i1 %tmp_21, i64 %arrayC_1_load, i64 %arrayC_0_load

ST_37: stg_371 [1/1] 4.38ns
_ifconv2:10  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load_phi) nounwind

ST_37: stg_372 [1/1] 0.00ns
_ifconv2:11  br label %._crit_edge15


 <State 38>: 0.00ns
ST_38: stg_373 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f6a46cb5910; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f6a46c39cd0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f6a46bb6ef0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6a46d6c570; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6a46a501c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6a46a5c210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6a46d26c60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6a46a81af0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f6a46cb5730; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_39               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_40               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_41               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_42               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_43               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_44               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_45               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_46               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_47               (specbitsmap      ) [ 000000000000000000000000000000000000000]
stg_48               (spectopmodule    ) [ 000000000000000000000000000000000000000]
nC_read              (read             ) [ 001111111111111111111111111111111111110]
mC_read              (read             ) [ 001111111111111111111111111111111111110]
nB_read              (read             ) [ 000000000000000000000000000000000000000]
mB_read              (read             ) [ 001111111111111111111111111111111000000]
nA_read              (read             ) [ 000000000000000000000000000000000000000]
mA_read              (read             ) [ 000000000000000000000000000000000000000]
arrayA_0             (alloca           ) [ 001111111111111111111111111111111000000]
arrayA_1             (alloca           ) [ 001111111111111111111111111111111000000]
arrayB_0             (alloca           ) [ 001111111111111111111111111111111000000]
arrayB_1             (alloca           ) [ 001111111111111111111111111111111000000]
arrayC_0             (alloca           ) [ 001111111111111111111111111111111111110]
arrayC_1             (alloca           ) [ 001111111111111111111111111111111111110]
stg_61               (specinterface    ) [ 000000000000000000000000000000000000000]
stg_62               (specinterface    ) [ 000000000000000000000000000000000000000]
stg_63               (specinterface    ) [ 000000000000000000000000000000000000000]
tmp                  (icmp             ) [ 000000000000000000000000000000000000000]
tmp_1                (icmp             ) [ 000000000000000000000000000000000000000]
tmp_3                (icmp             ) [ 000000000000000000000000000000000000000]
tmp3                 (and              ) [ 000000000000000000000000000000000000000]
tmp_4                (and              ) [ 011110000000000000000000000000000000000]
stg_69               (br               ) [ 011110000000000000000000000000000000000]
indvar_flatten       (phi              ) [ 001110000000000000000000000000000000000]
i                    (phi              ) [ 001110000000000000000000000000000000000]
j                    (phi              ) [ 001110000000000000000000000000000000000]
exitcond_flatten     (icmp             ) [ 001110000000000000000000000000000000000]
indvar_flatten_next  (add              ) [ 011110000000000000000000000000000000000]
stg_75               (br               ) [ 001111111111111111111111111111111000000]
exitcond             (icmp             ) [ 000000000000000000000000000000000000000]
j_mid2               (select           ) [ 001100000000000000000000000000000000000]
i_s                  (add              ) [ 000000000000000000000000000000000000000]
i_mid2               (select           ) [ 011110000000000000000000000000000000000]
i_cast1              (zext             ) [ 000000000000000000000000000000000000000]
tmp_5                (icmp             ) [ 000000000000000000000000000000000000000]
tmp_8                (icmp             ) [ 000000000000000000000000000000000000000]
tmp_6                (trunc            ) [ 001110000000000000000000000000000000000]
j_cast1              (zext             ) [ 000000000000000000000000000000000000000]
tmp_2                (specregionbegin  ) [ 000000000000000000000000000000000000000]
tmp_7                (icmp             ) [ 000000000000000000000000000000000000000]
or_cond              (and              ) [ 001110000000000000000000000000000000000]
stg_88               (br               ) [ 000000000000000000000000000000000000000]
stg_89               (br               ) [ 000000000000000000000000000000000000000]
stg_90               (br               ) [ 000000000000000000000000000000000000000]
tmp_14               (icmp             ) [ 000000000000000000000000000000000000000]
or_cond7             (and              ) [ 001110000000000000000000000000000000000]
stg_93               (br               ) [ 000000000000000000000000000000000000000]
stg_94               (br               ) [ 000000000000000000000000000000000000000]
stg_95               (br               ) [ 000000000000000000000000000000000000000]
or_cond8             (and              ) [ 001110000000000000000000000000000000000]
stg_97               (br               ) [ 000000000000000000000000000000000000000]
stg_98               (br               ) [ 000000000000000000000000000000000000000]
stg_99               (br               ) [ 000000000000000000000000000000000000000]
empty                (specregionend    ) [ 000000000000000000000000000000000000000]
j_3                  (add              ) [ 011110000000000000000000000000000000000]
stg_102              (br               ) [ 011110000000000000000000000000000000000]
stg_103              (specloopname     ) [ 000000000000000000000000000000000000000]
empty_6              (speclooptripcount) [ 000000000000000000000000000000000000000]
j_cast1_cast         (zext             ) [ 000000000000000000000000000000000000000]
stg_106              (specloopname     ) [ 000000000000000000000000000000000000000]
stg_107              (specpipeline     ) [ 000000000000000000000000000000000000000]
A_read               (read             ) [ 000000000000000000000000000000000000000]
tmp_16               (partselect       ) [ 000000000000000000000000000000000000000]
newIndex3_trn_cast   (zext             ) [ 000000000000000000000000000000000000000]
p_addr               (mul              ) [ 000000000000000000000000000000000000000]
p_addr1              (add              ) [ 000000000000000000000000000000000000000]
tmp_11               (zext             ) [ 000000000000000000000000000000000000000]
arrayA_0_addr        (getelementptr    ) [ 000000000000000000000000000000000000000]
arrayA_1_addr        (getelementptr    ) [ 000000000000000000000000000000000000000]
stg_116              (store            ) [ 000000000000000000000000000000000000000]
stg_117              (br               ) [ 000000000000000000000000000000000000000]
stg_118              (store            ) [ 000000000000000000000000000000000000000]
stg_119              (br               ) [ 000000000000000000000000000000000000000]
B_read               (read             ) [ 000000000000000000000000000000000000000]
tmp_29               (partselect       ) [ 000000000000000000000000000000000000000]
newIndex7_trn_cast   (zext             ) [ 000000000000000000000000000000000000000]
p_addr6              (mul              ) [ 000000000000000000000000000000000000000]
p_addr7              (add              ) [ 000000000000000000000000000000000000000]
tmp_27               (zext             ) [ 000000000000000000000000000000000000000]
arrayB_0_addr        (getelementptr    ) [ 000000000000000000000000000000000000000]
arrayB_1_addr        (getelementptr    ) [ 000000000000000000000000000000000000000]
stg_128              (store            ) [ 000000000000000000000000000000000000000]
stg_129              (br               ) [ 000000000000000000000000000000000000000]
stg_130              (store            ) [ 000000000000000000000000000000000000000]
stg_131              (br               ) [ 000000000000000000000000000000000000000]
tmp_42               (partselect       ) [ 000000000000000000000000000000000000000]
newIndex11_trn_cast  (zext             ) [ 000000000000000000000000000000000000000]
p_addr12             (mul              ) [ 000000000000000000000000000000000000000]
p_addr13             (add              ) [ 000000000000000000000000000000000000000]
tmp_38               (zext             ) [ 000000000000000000000000000000000000000]
arrayC_0_addr_3      (getelementptr    ) [ 001010000000000000000000000000000000000]
arrayC_1_addr_3      (getelementptr    ) [ 001010000000000000000000000000000000000]
stg_141              (store            ) [ 000000000000000000000000000000000000000]
stg_142              (br               ) [ 000000000000000000000000000000000000000]
stg_143              (store            ) [ 000000000000000000000000000000000000000]
stg_144              (br               ) [ 000000000000000000000000000000000000000]
indvar_flatten7      (phi              ) [ 000001000000000000000000000000000000000]
i_1                  (phi              ) [ 000001000000000000000000000000000000000]
j_1                  (phi              ) [ 000001000000000000000000000000000000000]
exitcond_flatten9    (icmp             ) [ 000001111111111111111111111111111111110]
indvar_flatten_next8 (add              ) [ 001001111111111111111111111111111000000]
stg_150              (br               ) [ 000001111111111111111111111111111111110]
exitcond1            (icmp             ) [ 000000000000000000000000000000000000000]
j_1_mid2             (select           ) [ 000000111111111111111111111111111000000]
i_3                  (add              ) [ 000000000000000000000000000000000000000]
i_1_mid2             (select           ) [ 001001111111111111111111111111111000000]
i_1_cast             (zext             ) [ 000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 000000111111111111111100000000000000000]
tmp_9                (trunc            ) [ 000000111111111111111111111111110000000]
tmp_12               (partselect       ) [ 000000100000000000000000000000000000000]
stg_159              (specloopname     ) [ 000000000000000000000000000000000000000]
empty_13             (speclooptripcount) [ 000000000000000000000000000000000000000]
j_1_cast             (zext             ) [ 000000011100000000000000000000000000000]
j_1_cast_cast        (zext             ) [ 000000011111111111110000000000000000000]
stg_163              (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_10               (specregionbegin  ) [ 000000011111111111111000000000000000000]
newIndex1_trn_cast   (zext             ) [ 000000000000000000000000000000000000000]
p_addr2              (mul              ) [ 000000011111111111111111111111110000000]
p_addr3              (add              ) [ 000000000000000000000000000000000000000]
tmp_13               (zext             ) [ 000000000000000000000000000000000000000]
arrayC_0_addr        (getelementptr    ) [ 000000011111111111110000000000000000000]
arrayC_1_addr        (getelementptr    ) [ 000000011111111111110000000000000000000]
stg_171              (br               ) [ 000000000000000000000000000000000000000]
stg_173              (store            ) [ 000000000000000000000000000000000000000]
stg_174              (br               ) [ 000000000000000000000000000000000000000]
stg_175              (store            ) [ 000000000000000000000000000000000000000]
stg_176              (br               ) [ 000000000000000000000000000000000000000]
tmp_20               (icmp             ) [ 000000000000000000000000000000000000000]
tmp_23               (and              ) [ 000000000011111111110000000000000000000]
stg_179              (br               ) [ 000001111111111111111111111111111000000]
k                    (phi              ) [ 000000000011111111110000000000000000000]
exitcond2            (icmp             ) [ 000001111111111111111111111111111000000]
k_1                  (add              ) [ 000001111111111111111111111111111000000]
stg_184              (br               ) [ 000000000000000000000000000000000000000]
k_cast9              (zext             ) [ 000000000000000000000000000000000000000]
k_cast9_cast         (zext             ) [ 000000000000000000000000000000000000000]
empty_9              (speclooptripcount) [ 000000000000000000000000000000000000000]
stg_188              (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_28               (specregionbegin  ) [ 000000000000000000000000000000000000000]
stg_190              (specpipeline     ) [ 000000000000000000000000000000000000000]
stg_191              (br               ) [ 000000000000000000000000000000000000000]
tmp_30               (icmp             ) [ 000001111111111111111111111111111000000]
stg_193              (br               ) [ 000000000000000000000000000000000000000]
p_addr9              (add              ) [ 000000000000000000000000000000000000000]
tmp_31               (zext             ) [ 000000000000000000000000000000000000000]
arrayA_0_addr_1      (getelementptr    ) [ 000000000001000000000000000000000000000]
arrayA_1_addr_1      (getelementptr    ) [ 000000000001000000000000000000000000000]
tmp_35               (trunc            ) [ 000000000001000000000000000000000000000]
tmp_41               (partselect       ) [ 000000000000000000000000000000000000000]
newIndex9_trn_cast   (zext             ) [ 000000000000000000000000000000000000000]
p_addr10             (mul              ) [ 000000000000000000000000000000000000000]
p_addr11             (add              ) [ 000000000000000000000000000000000000000]
tmp_36               (zext             ) [ 000000000000000000000000000000000000000]
arrayB_0_addr_1      (getelementptr    ) [ 000000000001000000000000000000000000000]
arrayB_1_addr_1      (getelementptr    ) [ 000000000001000000000000000000000000000]
stg_210              (br               ) [ 000000000000000000000000000000000000000]
stg_211              (br               ) [ 000000000000000000000000000000000000000]
empty_8              (specregionend    ) [ 000000000000000000000000000000000000000]
stg_213              (br               ) [ 000001111111111111111111111111111000000]
arrayA_1_load        (load             ) [ 000000000000000000000000000000000000000]
arrayA_0_load        (load             ) [ 000000000000000000000000000000000000000]
arrayA_load_0_phi    (select           ) [ 000000000011111111000000000000000000000]
arrayB_1_load        (load             ) [ 000000000000000000000000000000000000000]
arrayB_0_load        (load             ) [ 000000000000000000000000000000000000000]
arrayB_load_0_phi    (select           ) [ 000000000011111111000000000000000000000]
tmp_37               (mul              ) [ 000000000010000000100000000000000000000]
tmp_33               (sext             ) [ 000000000000000000000000000000000000000]
arrayC_1_load_1      (load             ) [ 000000000000000000000000000000000000000]
arrayC_0_load_1      (load             ) [ 000000000000000000000000000000000000000]
arrayC_load_1_0_phi  (select           ) [ 000000000000000000000000000000000000000]
tmp_34               (add              ) [ 000000000001000000010000000000000000000]
stg_237              (br               ) [ 000000000000000000000000000000000000000]
stg_240              (store            ) [ 000000000000000000000000000000000000000]
stg_241              (br               ) [ 000000000000000000000000000000000000000]
stg_242              (store            ) [ 000000000000000000000000000000000000000]
stg_243              (br               ) [ 000000000000000000000000000000000000000]
empty_7              (specregionend    ) [ 000000000000000000000000000000000000000]
j_4_s                (or               ) [ 000000000000000000000000000000000000000]
j_4_cast             (zext             ) [ 000000000000000000000100000000000000000]
j_4_cast_cast        (zext             ) [ 000000000000000000000111111111110000000]
tmp_25               (specregionbegin  ) [ 000000000000000000000111111111111000000]
p_addr8              (add              ) [ 000000000000000000000000000000000000000]
tmp_26               (zext             ) [ 000000000000000000000000000000000000000]
arrayC_0_addr_2      (getelementptr    ) [ 000000000000000000000111111111110000000]
arrayC_1_addr_2      (getelementptr    ) [ 000000000000000000000111111111110000000]
stg_253              (br               ) [ 000000000000000000000000000000000000000]
stg_256              (store            ) [ 000000000000000000000000000000000000000]
stg_257              (br               ) [ 000000000000000000000000000000000000000]
stg_258              (store            ) [ 000000000000000000000000000000000000000]
stg_259              (br               ) [ 000000000000000000000000000000000000000]
tmp_19_1             (icmp             ) [ 000000000000000000000000000000000000000]
tmp_20_1             (and              ) [ 000000000000000000000011111111110000000]
stg_262              (br               ) [ 000001111111111111111111111111111000000]
k_s                  (phi              ) [ 000000000000000000000011111111110000000]
exitcond2_1          (icmp             ) [ 000001111111111111111111111111111000000]
k_1_1                (add              ) [ 000001111111111111111111111111111000000]
stg_266              (br               ) [ 000000000000000000000000000000000000000]
k_cast8              (zext             ) [ 000000000000000000000000000000000000000]
k_cast8_cast         (zext             ) [ 000000000000000000000000000000000000000]
empty_12             (speclooptripcount) [ 000000000000000000000000000000000000000]
stg_270              (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_32               (specregionbegin  ) [ 000000000000000000000000000000000000000]
stg_272              (specpipeline     ) [ 000000000000000000000000000000000000000]
stg_273              (br               ) [ 000000000000000000000000000000000000000]
tmp_30_1             (icmp             ) [ 000001111111111111111111111111111000000]
stg_275              (br               ) [ 000000000000000000000000000000000000000]
p_addr14             (add              ) [ 000000000000000000000000000000000000000]
tmp_39               (zext             ) [ 000000000000000000000000000000000000000]
arrayA_0_addr_2      (getelementptr    ) [ 000000000000000000000001000000000000000]
arrayA_1_addr_2      (getelementptr    ) [ 000000000000000000000001000000000000000]
tmp_43               (trunc            ) [ 000000000000000000000001000000000000000]
tmp_44               (partselect       ) [ 000000000000000000000000000000000000000]
newIndex13_trn_cast  (zext             ) [ 000000000000000000000000000000000000000]
p_addr15             (mul              ) [ 000000000000000000000000000000000000000]
p_addr16             (add              ) [ 000000000000000000000000000000000000000]
tmp_40               (zext             ) [ 000000000000000000000000000000000000000]
arrayB_0_addr_2      (getelementptr    ) [ 000000000000000000000001000000000000000]
arrayB_1_addr_2      (getelementptr    ) [ 000000000000000000000001000000000000000]
stg_292              (br               ) [ 000000000000000000000000000000000000000]
stg_293              (br               ) [ 000000000000000000000000000000000000000]
empty_11             (specregionend    ) [ 000000000000000000000000000000000000000]
stg_295              (br               ) [ 000001111111111111111111111111111000000]
arrayA_1_load_1      (load             ) [ 000000000000000000000000000000000000000]
arrayA_0_load_1      (load             ) [ 000000000000000000000000000000000000000]
arrayA_load_1_phi    (select           ) [ 000000000000000000000011111111000000000]
arrayB_1_load_1      (load             ) [ 000000000000000000000000000000000000000]
arrayB_0_load_1      (load             ) [ 000000000000000000000000000000000000000]
arrayB_load_1_phi    (select           ) [ 000000000000000000000011111111000000000]
tmp_32_1             (mul              ) [ 000000000000000000000010000000100000000]
tmp_33_1             (sext             ) [ 000000000000000000000000000000000000000]
arrayC_1_load_2      (load             ) [ 000000000000000000000000000000000000000]
arrayC_0_load_2      (load             ) [ 000000000000000000000000000000000000000]
arrayC_load_1_1_phi  (select           ) [ 000000000000000000000000000000000000000]
tmp_34_1             (add              ) [ 000000000000000000000001000000010000000]
stg_319              (br               ) [ 000000000000000000000000000000000000000]
stg_322              (store            ) [ 000000000000000000000000000000000000000]
stg_323              (br               ) [ 000000000000000000000000000000000000000]
stg_324              (store            ) [ 000000000000000000000000000000000000000]
stg_325              (br               ) [ 000000000000000000000000000000000000000]
empty_10             (specregionend    ) [ 000000000000000000000000000000000000000]
j_4_1                (add              ) [ 001001111111111111111111111111111000000]
stg_328              (br               ) [ 001001111111111111111111111111111000000]
indvar_flatten1      (phi              ) [ 000000000000000000000000000000000111110]
i_2                  (phi              ) [ 000000000000000000000000000000000111110]
j_2                  (phi              ) [ 000000000000000000000000000000000111110]
exitcond_flatten1    (icmp             ) [ 000000000000000000000000000000000111110]
indvar_flatten_next1 (add              ) [ 000001000000000000000000000000000111110]
stg_334              (br               ) [ 000000000000000000000000000000000000000]
exitcond3            (icmp             ) [ 000000000000000000000000000000000000000]
j_2_mid2             (select           ) [ 000000000000000000000000000000000110000]
i_4                  (add              ) [ 000000000000000000000000000000000000000]
i_2_mid2             (select           ) [ 000001000000000000000000000000000111110]
i_2_cast6            (zext             ) [ 000000000000000000000000000000000000000]
tmp_15               (icmp             ) [ 000000000000000000000000000000000000000]
tmp_21               (trunc            ) [ 000000000000000000000000000000000111110]
j_2_cast4            (zext             ) [ 000000000000000000000000000000000000000]
tmp_17               (specregionbegin  ) [ 000000000000000000000000000000000000000]
tmp_18               (icmp             ) [ 000000000000000000000000000000000000000]
tmp_19               (and              ) [ 000000000000000000000000000000000111110]
stg_346              (br               ) [ 000000000000000000000000000000000000000]
tmp_22               (partselect       ) [ 000000000000000000000000000000000110000]
empty_14             (specregionend    ) [ 000000000000000000000000000000000000000]
j_4                  (add              ) [ 000001000000000000000000000000000111110]
stg_350              (br               ) [ 000001000000000000000000000000000111110]
stg_351              (specloopname     ) [ 000000000000000000000000000000000000000]
empty_15             (speclooptripcount) [ 000000000000000000000000000000000000000]
j_2_cast4_cast       (zext             ) [ 000000000000000000000000000000000000000]
stg_354              (specloopname     ) [ 000000000000000000000000000000000000000]
stg_355              (specpipeline     ) [ 000000000000000000000000000000000000000]
newIndex5_trn_cast   (zext             ) [ 000000000000000000000000000000000000000]
p_addr4              (mul              ) [ 000000000000000000000000000000000000000]
p_addr5              (add              ) [ 000000000000000000000000000000000000000]
tmp_24               (zext             ) [ 000000000000000000000000000000000000000]
arrayC_0_addr_1      (getelementptr    ) [ 000000000000000000000000000000000101110]
arrayC_1_addr_1      (getelementptr    ) [ 000000000000000000000000000000000101110]
arrayC_1_load        (load             ) [ 000000000000000000000000000000000000000]
arrayC_0_load        (load             ) [ 000000000000000000000000000000000000000]
arrayC_load_phi      (select           ) [ 000000000000000000000000000000000000000]
stg_371              (write            ) [ 000000000000000000000000000000000000000]
stg_372              (br               ) [ 000000000000000000000000000000000000000]
stg_373              (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="arrayA_0_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayA_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arrayA_1_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayA_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arrayB_0_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayB_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arrayB_1_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayB_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arrayC_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayC_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arrayC_1_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayC_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="nC_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="mC_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="nB_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mB_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="nA_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="mA_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="stg_371_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="64" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_371/37 "/>
</bind>
</comp>

<comp id="179" class="1004" name="arrayA_0_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="19" slack="0"/>
<pin id="183" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_0_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="arrayA_1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="19" slack="0"/>
<pin id="189" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_1_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="19" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_116/3 arrayA_0_load/10 arrayA_0_load_1/22 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="19" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_118/3 arrayA_1_load/10 arrayA_1_load_1/22 "/>
</bind>
</comp>

<comp id="203" class="1004" name="arrayB_0_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="19" slack="0"/>
<pin id="207" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_0_addr/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="arrayB_1_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="19" slack="0"/>
<pin id="213" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_1_addr/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="19" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_128/3 arrayB_0_load/10 arrayB_0_load_1/22 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="19" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_130/3 arrayB_1_load/10 arrayB_1_load_1/22 "/>
</bind>
</comp>

<comp id="227" class="1004" name="arrayC_0_addr_3_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="19" slack="0"/>
<pin id="231" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_0_addr_3/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="arrayC_1_addr_3_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="19" slack="0"/>
<pin id="237" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_1_addr_3/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_139/3 stg_172/7 arrayC_0_load_1/15 stg_238/18 stg_254/20 arrayC_0_load_2/27 stg_320/30 arrayC_0_load/34 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="19" slack="0"/>
<pin id="247" dir="0" index="1" bw="64" slack="0"/>
<pin id="248" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_140/3 stg_180/9 arrayC_1_load_1/15 stg_239/18 stg_255/20 arrayC_1_load_2/27 stg_321/30 arrayC_1_load/34 "/>
</bind>
</comp>

<comp id="251" class="1004" name="arrayC_0_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="19" slack="0"/>
<pin id="255" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_0_addr/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="arrayC_1_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="19" slack="0"/>
<pin id="261" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_1_addr/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="arrayA_0_addr_1_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="19" slack="0"/>
<pin id="267" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_0_addr_1/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="arrayA_1_addr_1_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="19" slack="0"/>
<pin id="273" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_1_addr_1/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="arrayB_0_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="19" slack="0"/>
<pin id="281" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_0_addr_1/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="arrayB_1_addr_1_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="19" slack="0"/>
<pin id="287" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_1_addr_1/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="arrayC_0_addr_2_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="19" slack="0"/>
<pin id="295" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_0_addr_2/20 "/>
</bind>
</comp>

<comp id="297" class="1004" name="arrayC_1_addr_2_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="19" slack="0"/>
<pin id="301" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_1_addr_2/20 "/>
</bind>
</comp>

<comp id="305" class="1004" name="arrayA_0_addr_2_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="19" slack="0"/>
<pin id="309" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_0_addr_2/22 "/>
</bind>
</comp>

<comp id="311" class="1004" name="arrayA_1_addr_2_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="19" slack="0"/>
<pin id="315" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_1_addr_2/22 "/>
</bind>
</comp>

<comp id="319" class="1004" name="arrayB_0_addr_2_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="19" slack="0"/>
<pin id="323" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_0_addr_2/22 "/>
</bind>
</comp>

<comp id="325" class="1004" name="arrayB_1_addr_2_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="19" slack="0"/>
<pin id="329" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_1_addr_2/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="arrayC_0_addr_1_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="19" slack="0"/>
<pin id="337" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_0_addr_1/34 "/>
</bind>
</comp>

<comp id="339" class="1004" name="arrayC_1_addr_1_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="19" slack="0"/>
<pin id="343" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_1_addr_1/34 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="20" slack="1"/>
<pin id="349" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="indvar_flatten_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="20" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="i_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="369" class="1005" name="j_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="1"/>
<pin id="371" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="j_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="indvar_flatten7_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="19" slack="1"/>
<pin id="382" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="indvar_flatten7_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="19" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="1"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/5 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_1_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="1"/>
<pin id="393" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_1_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="j_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="j_1_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="k_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="1"/>
<pin id="415" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="k_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="10" slack="0"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/10 "/>
</bind>
</comp>

<comp id="424" class="1005" name="k_s_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="1"/>
<pin id="426" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_s (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="k_s_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="10" slack="0"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_s/22 "/>
</bind>
</comp>

<comp id="435" class="1005" name="indvar_flatten1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="20" slack="1"/>
<pin id="437" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="indvar_flatten1_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="20" slack="0"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="1" slack="1"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/33 "/>
</bind>
</comp>

<comp id="446" class="1005" name="i_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="1"/>
<pin id="448" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="i_2_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="1" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/33 "/>
</bind>
</comp>

<comp id="457" class="1005" name="j_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="1"/>
<pin id="459" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="j_2_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="1" slack="1"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/33 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="5"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="0" index="2" bw="32" slack="0"/>
<pin id="473" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayA_load_0_phi/11 arrayA_load_1_phi/23 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="12"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="64" slack="0"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayC_load_1_0_phi/18 arrayC_load_1_1_phi/30 "/>
</bind>
</comp>

<comp id="483" class="1005" name="reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_load_0_phi arrayA_load_1_phi "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="exitcond_flatten_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="20" slack="0"/>
<pin id="519" dir="0" index="1" bw="20" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="indvar_flatten_next_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="20" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="exitcond_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="0" index="1" bw="10" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="j_mid2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="10" slack="0"/>
<pin id="538" dir="0" index="2" bw="10" slack="0"/>
<pin id="539" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="i_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="10" slack="0"/>
<pin id="546" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="i_mid2_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="10" slack="0"/>
<pin id="552" dir="0" index="2" bw="10" slack="0"/>
<pin id="553" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_cast1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_8_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="j_cast1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="10" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_7_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="1"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_cond_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_14_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_cond7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond7/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_cond8_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond8/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="j_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="j_cast1_cast_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="1"/>
<pin id="615" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1_cast/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_16_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="0" index="1" bw="10" slack="1"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="5" slack="0"/>
<pin id="621" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="newIndex3_trn_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3_trn_cast/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="19" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_29_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="10" slack="1"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="0" index="3" bw="5" slack="0"/>
<pin id="639" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="newIndex7_trn_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex7_trn_cast/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_27_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="19" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_42_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="0" index="1" bw="10" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="0" index="3" bw="5" slack="0"/>
<pin id="657" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="newIndex11_trn_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="9" slack="0"/>
<pin id="663" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex11_trn_cast/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_38_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="19" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="exitcond_flatten9_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="19" slack="0"/>
<pin id="672" dir="0" index="1" bw="19" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="indvar_flatten_next8_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="19" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="exitcond1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="j_1_mid2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="10" slack="0"/>
<pin id="691" dir="0" index="2" bw="10" slack="0"/>
<pin id="692" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="i_3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="0"/>
<pin id="698" dir="0" index="1" bw="10" slack="0"/>
<pin id="699" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="702" class="1004" name="i_1_mid2_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="10" slack="0"/>
<pin id="705" dir="0" index="2" bw="10" slack="0"/>
<pin id="706" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="i_1_cast_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_s_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_9_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="10" slack="0"/>
<pin id="721" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="9" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="0"/>
<pin id="726" dir="0" index="2" bw="1" slack="0"/>
<pin id="727" dir="0" index="3" bw="5" slack="0"/>
<pin id="728" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="j_1_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="j_1_cast_cast_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="1"/>
<pin id="738" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="newIndex1_trn_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="1"/>
<pin id="741" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1_trn_cast/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_addr2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="11" slack="0"/>
<pin id="744" dir="0" index="1" bw="9" slack="0"/>
<pin id="745" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_addr2/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_addr3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="19" slack="0"/>
<pin id="750" dir="0" index="1" bw="10" slack="0"/>
<pin id="751" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_13_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="19" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_20_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="2"/>
<pin id="762" dir="0" index="1" bw="32" slack="5"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_23_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="3"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="exitcond2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="10" slack="0"/>
<pin id="771" dir="0" index="1" bw="10" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="k_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/10 "/>
</bind>
</comp>

<comp id="781" class="1004" name="k_cast9_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast9/10 "/>
</bind>
</comp>

<comp id="785" class="1004" name="k_cast9_cast_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="10" slack="0"/>
<pin id="787" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast9_cast/10 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_30_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="6"/>
<pin id="792" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="p_addr9_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="19" slack="3"/>
<pin id="796" dir="0" index="1" bw="10" slack="0"/>
<pin id="797" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr9/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_31_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="19" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_35_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_41_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="0"/>
<pin id="811" dir="0" index="1" bw="10" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="0" index="3" bw="5" slack="0"/>
<pin id="814" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/10 "/>
</bind>
</comp>

<comp id="819" class="1004" name="newIndex9_trn_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="0"/>
<pin id="821" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex9_trn_cast/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_36_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="19" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="arrayB_load_0_phi_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayB_load_0_phi/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="grp_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="0" index="1" bw="32" slack="1"/>
<pin id="838" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_33_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33/18 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_34_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="0"/>
<pin id="845" dir="0" index="1" bw="64" slack="0"/>
<pin id="846" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/18 "/>
</bind>
</comp>

<comp id="851" class="1004" name="j_4_s_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="5"/>
<pin id="853" dir="0" index="1" bw="10" slack="0"/>
<pin id="854" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="j_4_s/20 "/>
</bind>
</comp>

<comp id="856" class="1004" name="j_4_cast_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/20 "/>
</bind>
</comp>

<comp id="860" class="1004" name="j_4_cast_cast_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="0"/>
<pin id="862" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast_cast/20 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_addr8_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="0"/>
<pin id="866" dir="0" index="1" bw="19" slack="4"/>
<pin id="867" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr8/20 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_26_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="19" slack="0"/>
<pin id="871" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/20 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_19_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="0" index="1" bw="32" slack="8"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19_1/21 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_20_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="6"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_20_1/21 "/>
</bind>
</comp>

<comp id="884" class="1004" name="exitcond2_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="10" slack="0"/>
<pin id="886" dir="0" index="1" bw="10" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_1/22 "/>
</bind>
</comp>

<comp id="890" class="1004" name="k_1_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1_1/22 "/>
</bind>
</comp>

<comp id="896" class="1004" name="k_cast8_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="10" slack="0"/>
<pin id="898" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast8/22 "/>
</bind>
</comp>

<comp id="900" class="1004" name="k_cast8_cast_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="0"/>
<pin id="902" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast8_cast/22 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_30_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="9"/>
<pin id="907" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_1/22 "/>
</bind>
</comp>

<comp id="909" class="1004" name="p_addr14_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="19" slack="6"/>
<pin id="911" dir="0" index="1" bw="10" slack="0"/>
<pin id="912" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr14/22 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_39_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="19" slack="0"/>
<pin id="916" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/22 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_43_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="0"/>
<pin id="922" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/22 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_44_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="0"/>
<pin id="926" dir="0" index="1" bw="10" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="0" index="3" bw="5" slack="0"/>
<pin id="929" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/22 "/>
</bind>
</comp>

<comp id="934" class="1004" name="newIndex13_trn_cast_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="0"/>
<pin id="936" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex13_trn_cast/22 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_40_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="19" slack="0"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/22 "/>
</bind>
</comp>

<comp id="943" class="1004" name="arrayB_load_1_phi_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="32" slack="0"/>
<pin id="947" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayB_load_1_phi/23 "/>
</bind>
</comp>

<comp id="950" class="1004" name="grp_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="0" index="1" bw="32" slack="1"/>
<pin id="953" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_32_1/24 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_33_1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_1/30 "/>
</bind>
</comp>

<comp id="958" class="1004" name="tmp_34_1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="0"/>
<pin id="960" dir="0" index="1" bw="64" slack="0"/>
<pin id="961" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34_1/30 "/>
</bind>
</comp>

<comp id="966" class="1004" name="j_4_1_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="8"/>
<pin id="968" dir="0" index="1" bw="3" slack="0"/>
<pin id="969" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4_1/32 "/>
</bind>
</comp>

<comp id="971" class="1004" name="exitcond_flatten1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="20" slack="0"/>
<pin id="973" dir="0" index="1" bw="20" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/33 "/>
</bind>
</comp>

<comp id="977" class="1004" name="indvar_flatten_next1_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="20" slack="0"/>
<pin id="979" dir="0" index="1" bw="1" slack="0"/>
<pin id="980" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/33 "/>
</bind>
</comp>

<comp id="983" class="1004" name="exitcond3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="10" slack="0"/>
<pin id="985" dir="0" index="1" bw="10" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/33 "/>
</bind>
</comp>

<comp id="989" class="1004" name="j_2_mid2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="10" slack="0"/>
<pin id="992" dir="0" index="2" bw="10" slack="0"/>
<pin id="993" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2_mid2/33 "/>
</bind>
</comp>

<comp id="997" class="1004" name="i_4_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="1" slack="0"/>
<pin id="999" dir="0" index="1" bw="10" slack="0"/>
<pin id="1000" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/33 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="i_2_mid2_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="10" slack="0"/>
<pin id="1006" dir="0" index="2" bw="10" slack="0"/>
<pin id="1007" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2_mid2/33 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="i_2_cast6_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="10" slack="0"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast6/33 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_15_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="3"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/33 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_21_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="0"/>
<pin id="1022" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/33 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="j_2_cast4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="0"/>
<pin id="1026" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4/33 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_18_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="3"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/33 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_19_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_19/33 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="tmp_22_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="0"/>
<pin id="1041" dir="0" index="1" bw="10" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="0" index="3" bw="5" slack="0"/>
<pin id="1044" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/33 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="j_4_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="10" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/33 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="j_2_cast4_cast_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="1"/>
<pin id="1057" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4_cast/34 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="newIndex5_trn_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="9" slack="1"/>
<pin id="1060" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex5_trn_cast/34 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_24_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="19" slack="0"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/34 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="arrayC_load_phi_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="4"/>
<pin id="1068" dir="0" index="1" bw="64" slack="0"/>
<pin id="1069" dir="0" index="2" bw="64" slack="0"/>
<pin id="1070" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayC_load_phi/37 "/>
</bind>
</comp>

<comp id="1074" class="1007" name="grp_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="9" slack="0"/>
<pin id="1076" dir="0" index="1" bw="11" slack="0"/>
<pin id="1077" dir="0" index="2" bw="10" slack="0"/>
<pin id="1078" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr12/3 p_addr13/3 "/>
</bind>
</comp>

<comp id="1083" class="1007" name="grp_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="9" slack="0"/>
<pin id="1085" dir="0" index="1" bw="11" slack="0"/>
<pin id="1086" dir="0" index="2" bw="10" slack="0"/>
<pin id="1087" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr/3 p_addr1/3 "/>
</bind>
</comp>

<comp id="1092" class="1007" name="grp_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="9" slack="0"/>
<pin id="1094" dir="0" index="1" bw="11" slack="0"/>
<pin id="1095" dir="0" index="2" bw="10" slack="0"/>
<pin id="1096" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr4/34 p_addr5/34 "/>
</bind>
</comp>

<comp id="1101" class="1007" name="grp_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="11" slack="0"/>
<pin id="1103" dir="0" index="1" bw="9" slack="0"/>
<pin id="1104" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1105" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr10/10 p_addr11/10 "/>
</bind>
</comp>

<comp id="1109" class="1007" name="grp_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="11" slack="0"/>
<pin id="1111" dir="0" index="1" bw="9" slack="0"/>
<pin id="1112" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1113" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr15/22 p_addr16/22 "/>
</bind>
</comp>

<comp id="1117" class="1007" name="grp_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="9" slack="0"/>
<pin id="1119" dir="0" index="1" bw="11" slack="0"/>
<pin id="1120" dir="0" index="2" bw="10" slack="0"/>
<pin id="1121" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_addr6/3 p_addr7/3 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="nC_read_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="1134" class="1005" name="mC_read_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="1"/>
<pin id="1136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="1141" class="1005" name="mB_read_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="1149" class="1005" name="tmp_4_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="1"/>
<pin id="1151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="exitcond_flatten_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1157" class="1005" name="indvar_flatten_next_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="20" slack="0"/>
<pin id="1159" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1162" class="1005" name="j_mid2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="i_mid2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="0"/>
<pin id="1169" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="tmp_6_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="1"/>
<pin id="1177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="or_cond_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="1"/>
<pin id="1181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1183" class="1005" name="or_cond7_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond7 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="or_cond8_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond8 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="j_3_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="10" slack="0"/>
<pin id="1193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="arrayC_0_addr_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="19" slack="1"/>
<pin id="1198" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_0_addr_3 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="arrayC_1_addr_3_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="19" slack="1"/>
<pin id="1203" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_1_addr_3 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="exitcond_flatten9_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten9 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="indvar_flatten_next8_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="19" slack="0"/>
<pin id="1212" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="j_1_mid2_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="10" slack="1"/>
<pin id="1217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="i_1_mid2_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="10" slack="0"/>
<pin id="1225" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_s_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="3"/>
<pin id="1230" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1234" class="1005" name="tmp_9_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="1"/>
<pin id="1236" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_12_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="9" slack="1"/>
<pin id="1242" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="j_1_cast_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="2"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="j_1_cast "/>
</bind>
</comp>

<comp id="1250" class="1005" name="j_1_cast_cast_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="19" slack="3"/>
<pin id="1252" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="j_1_cast_cast "/>
</bind>
</comp>

<comp id="1255" class="1005" name="p_addr2_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="19" slack="3"/>
<pin id="1257" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="p_addr2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="arrayC_0_addr_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="19" slack="1"/>
<pin id="1264" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_0_addr "/>
</bind>
</comp>

<comp id="1267" class="1005" name="arrayC_1_addr_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="19" slack="1"/>
<pin id="1269" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_1_addr "/>
</bind>
</comp>

<comp id="1272" class="1005" name="tmp_23_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="exitcond2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="k_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="10" slack="0"/>
<pin id="1282" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_30_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="arrayA_0_addr_1_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="19" slack="1"/>
<pin id="1291" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_0_addr_1 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="arrayA_1_addr_1_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="19" slack="1"/>
<pin id="1296" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_1_addr_1 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_35_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="1"/>
<pin id="1301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="arrayB_0_addr_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="19" slack="1"/>
<pin id="1306" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_0_addr_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="arrayB_1_addr_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="19" slack="1"/>
<pin id="1311" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_1_addr_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="arrayB_load_0_phi_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="1"/>
<pin id="1316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_load_0_phi "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_37_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_34_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="64" slack="1"/>
<pin id="1326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="j_4_cast_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_4_cast "/>
</bind>
</comp>

<comp id="1335" class="1005" name="j_4_cast_cast_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="19" slack="2"/>
<pin id="1337" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="j_4_cast_cast "/>
</bind>
</comp>

<comp id="1340" class="1005" name="arrayC_0_addr_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="19" slack="1"/>
<pin id="1342" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_0_addr_2 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="arrayC_1_addr_2_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="19" slack="1"/>
<pin id="1347" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_1_addr_2 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_20_1_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="exitcond2_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="1"/>
<pin id="1356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_1 "/>
</bind>
</comp>

<comp id="1358" class="1005" name="k_1_1_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="10" slack="0"/>
<pin id="1360" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_1_1 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_30_1_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30_1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="arrayA_0_addr_2_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="19" slack="1"/>
<pin id="1369" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_0_addr_2 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="arrayA_1_addr_2_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="19" slack="1"/>
<pin id="1374" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_1_addr_2 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_43_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="arrayB_0_addr_2_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="19" slack="1"/>
<pin id="1384" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_0_addr_2 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="arrayB_1_addr_2_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="19" slack="1"/>
<pin id="1389" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_1_addr_2 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="arrayB_load_1_phi_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="32" slack="1"/>
<pin id="1394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_load_1_phi "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_32_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="1"/>
<pin id="1399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_34_1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="64" slack="1"/>
<pin id="1404" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34_1 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="j_4_1_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="10" slack="1"/>
<pin id="1410" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_4_1 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="exitcond_flatten1_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="1" slack="1"/>
<pin id="1415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="indvar_flatten_next1_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="20" slack="0"/>
<pin id="1419" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="j_2_mid2_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="10" slack="1"/>
<pin id="1424" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_2_mid2 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="i_2_mid2_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="10" slack="0"/>
<pin id="1429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2_mid2 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="tmp_21_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="tmp_19_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="tmp_22_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="1"/>
<pin id="1443" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="j_4_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="10" slack="0"/>
<pin id="1448" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="arrayC_0_addr_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="19" slack="1"/>
<pin id="1453" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_0_addr_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="arrayC_1_addr_1_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="19" slack="1"/>
<pin id="1458" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="98" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="74" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="160" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="196"><net_src comp="179" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="160" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="202"><net_src comp="185" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="74" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="74" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="166" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="220"><net_src comp="203" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="166" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="226"><net_src comp="209" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="74" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="74" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="74" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="244"><net_src comp="227" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="250"><net_src comp="233" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="74" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="74" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="269" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="276"><net_src comp="263" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="74" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="290"><net_src comp="277" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="74" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="310"><net_src comp="74" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="74" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="311" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="318"><net_src comp="305" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="332"><net_src comp="319" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="338"><net_src comp="74" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="339" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="405"><net_src comp="38" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="36" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="474"><net_src comp="197" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="191" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="245" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="239" pin="2"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="469" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="148" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="142" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="154" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="130" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="136" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="124" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="487" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="351" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="40" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="351" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="373" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="44" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="373" pin="4"/><net_sink comp="535" pin=2"/></net>

<net id="547"><net_src comp="46" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="362" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="529" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="362" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="570"><net_src comp="557" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="549" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="535" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="561" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="579" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="575" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="566" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="561" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="590" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="535" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="46" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="64" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="624"><net_src comp="70" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="628"><net_src comp="616" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="629" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="640"><net_src comp="68" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="64" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="642"><net_src comp="70" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="646"><net_src comp="634" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="64" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="660"><net_src comp="70" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="664"><net_src comp="652" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="665" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="674"><net_src comp="384" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="78" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="384" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="80" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="406" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="44" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="38" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="406" pin="4"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="46" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="395" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="682" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="395" pin="4"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="702" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="68" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="702" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="731"><net_src comp="64" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="732"><net_src comp="70" pin="0"/><net_sink comp="723" pin=3"/></net>

<net id="746"><net_src comp="72" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="736" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="768"><net_src comp="760" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="417" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="44" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="417" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="46" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="784"><net_src comp="417" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="417" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="781" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="785" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="808"><net_src comp="417" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="815"><net_src comp="68" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="417" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="64" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="70" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="822"><net_src comp="809" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="823" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="833"><net_src comp="221" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="215" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="839"><net_src comp="483" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="476" pin="3"/><net_sink comp="843" pin=1"/></net>

<net id="849"><net_src comp="843" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="850"><net_src comp="843" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="855"><net_src comp="46" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="851" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="851" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="864" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="883"><net_src comp="875" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="428" pin="4"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="44" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="894"><net_src comp="428" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="46" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="899"><net_src comp="428" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="428" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="896" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="900" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="917"><net_src comp="909" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="919"><net_src comp="914" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="923"><net_src comp="428" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="930"><net_src comp="68" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="428" pin="4"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="64" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="70" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="937"><net_src comp="924" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="941"><net_src comp="938" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="948"><net_src comp="221" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="215" pin="2"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="483" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="962"><net_src comp="955" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="476" pin="3"/><net_sink comp="958" pin=1"/></net>

<net id="964"><net_src comp="958" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="965"><net_src comp="958" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="970"><net_src comp="92" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="439" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="40" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="439" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="42" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="461" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="44" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="994"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="38" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="461" pin="4"/><net_sink comp="989" pin=2"/></net>

<net id="1001"><net_src comp="46" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="450" pin="4"/><net_sink comp="997" pin=1"/></net>

<net id="1008"><net_src comp="983" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="450" pin="4"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="1003" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1003" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="989" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1032"><net_src comp="1024" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1037"><net_src comp="1015" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1028" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1045"><net_src comp="68" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1003" pin="3"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="64" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1048"><net_src comp="70" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1053"><net_src comp="989" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="46" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="1071"><net_src comp="245" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1072"><net_src comp="239" pin="2"/><net_sink comp="1066" pin=2"/></net>

<net id="1073"><net_src comp="1066" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="1079"><net_src comp="661" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="72" pin="0"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="613" pin="1"/><net_sink comp="1074" pin=2"/></net>

<net id="1082"><net_src comp="1074" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="1088"><net_src comp="625" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="72" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="613" pin="1"/><net_sink comp="1083" pin=2"/></net>

<net id="1091"><net_src comp="1083" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="1097"><net_src comp="1058" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1098"><net_src comp="72" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1099"><net_src comp="1055" pin="1"/><net_sink comp="1092" pin=2"/></net>

<net id="1100"><net_src comp="1092" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1106"><net_src comp="72" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="819" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="1101" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="1114"><net_src comp="72" pin="0"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="934" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="1109" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="1122"><net_src comp="643" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="72" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="613" pin="1"/><net_sink comp="1117" pin=2"/></net>

<net id="1125"><net_src comp="1117" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="1129"><net_src comp="124" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1132"><net_src comp="1126" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1133"><net_src comp="1126" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1137"><net_src comp="130" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1140"><net_src comp="1134" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1144"><net_src comp="142" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1147"><net_src comp="1141" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1148"><net_src comp="1141" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1152"><net_src comp="511" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="517" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="523" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1165"><net_src comp="535" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1170"><net_src comp="549" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1172"><net_src comp="1167" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="1173"><net_src comp="1167" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1174"><net_src comp="1167" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1178"><net_src comp="571" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1182"><net_src comp="584" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="595" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1190"><net_src comp="601" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1194"><net_src comp="607" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1199"><net_src comp="227" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1204"><net_src comp="233" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1209"><net_src comp="670" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="676" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1218"><net_src comp="688" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1221"><net_src comp="1215" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1222"><net_src comp="1215" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1226"><net_src comp="702" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1231"><net_src comp="714" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1237"><net_src comp="719" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1243"><net_src comp="723" pin="4"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1248"><net_src comp="733" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1253"><net_src comp="736" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1258"><net_src comp="742" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1261"><net_src comp="1255" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1265"><net_src comp="251" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1270"><net_src comp="257" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1275"><net_src comp="764" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="769" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="775" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="1288"><net_src comp="789" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="263" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1297"><net_src comp="269" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1302"><net_src comp="805" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1307"><net_src comp="277" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1312"><net_src comp="283" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1317"><net_src comp="828" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1322"><net_src comp="835" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1327"><net_src comp="843" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1333"><net_src comp="856" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1338"><net_src comp="860" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1343"><net_src comp="291" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1348"><net_src comp="297" pin="3"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1353"><net_src comp="879" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="884" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1361"><net_src comp="890" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="1366"><net_src comp="904" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="305" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1375"><net_src comp="311" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1380"><net_src comp="920" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1385"><net_src comp="319" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1390"><net_src comp="325" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1395"><net_src comp="943" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1400"><net_src comp="950" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1405"><net_src comp="958" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1411"><net_src comp="966" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1416"><net_src comp="971" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1420"><net_src comp="977" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1425"><net_src comp="989" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1430"><net_src comp="1003" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1435"><net_src comp="1020" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1440"><net_src comp="1033" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="1039" pin="4"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1449"><net_src comp="1049" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1454"><net_src comp="333" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="1459"><net_src comp="339" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {37 }
  - Chain level:
	State 1
		tmp3 : 1
		tmp_4 : 1
		stg_69 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_75 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		i_cast1 : 3
		tmp_5 : 4
		tmp_8 : 4
		tmp_6 : 3
		j_cast1 : 3
		tmp_7 : 4
		or_cond : 5
		stg_88 : 5
		stg_89 : 4
		tmp_14 : 4
		or_cond7 : 5
		stg_93 : 5
		stg_94 : 4
		or_cond8 : 5
		stg_97 : 5
		stg_98 : 4
		empty : 1
		j_3 : 3
	State 3
		newIndex3_trn_cast : 1
		p_addr : 2
		p_addr1 : 3
		tmp_11 : 4
		arrayA_0_addr : 5
		arrayA_1_addr : 5
		stg_116 : 6
		stg_118 : 6
		newIndex7_trn_cast : 1
		p_addr6 : 2
		p_addr7 : 3
		tmp_27 : 4
		arrayB_0_addr : 5
		arrayB_1_addr : 5
		stg_128 : 6
		stg_130 : 6
		newIndex11_trn_cast : 1
		p_addr12 : 2
		p_addr13 : 3
		tmp_38 : 4
		arrayC_0_addr_3 : 5
		arrayC_1_addr_3 : 5
		stg_139 : 6
		stg_140 : 6
	State 4
	State 5
		exitcond_flatten9 : 1
		indvar_flatten_next8 : 1
		stg_150 : 2
		exitcond1 : 1
		j_1_mid2 : 2
		i_3 : 1
		i_1_mid2 : 2
		i_1_cast : 3
		tmp_s : 4
		tmp_9 : 3
		tmp_12 : 3
	State 6
		p_addr2 : 1
		p_addr3 : 2
		tmp_13 : 3
		arrayC_0_addr : 4
		arrayC_1_addr : 4
	State 7
	State 8
		tmp_23 : 1
	State 9
	State 10
		exitcond2 : 1
		k_1 : 1
		stg_184 : 2
		k_cast9 : 1
		k_cast9_cast : 1
		tmp_30 : 2
		stg_193 : 3
		p_addr9 : 2
		tmp_31 : 3
		arrayA_0_addr_1 : 4
		arrayA_1_addr_1 : 4
		arrayA_1_load : 5
		arrayA_0_load : 5
		tmp_35 : 1
		tmp_41 : 1
		newIndex9_trn_cast : 2
		p_addr10 : 3
		p_addr11 : 4
		tmp_36 : 5
		arrayB_0_addr_1 : 6
		arrayB_1_addr_1 : 6
		arrayB_1_load : 7
		arrayB_0_load : 7
		empty_8 : 1
	State 11
		arrayA_load_0_phi : 1
		arrayB_load_0_phi : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		arrayC_load_1_0_phi : 1
		tmp_34 : 2
		stg_238 : 3
		stg_239 : 3
	State 19
	State 20
		p_addr8 : 1
		tmp_26 : 2
		arrayC_0_addr_2 : 3
		arrayC_1_addr_2 : 3
		stg_254 : 4
		stg_255 : 4
	State 21
		tmp_20_1 : 1
	State 22
		exitcond2_1 : 1
		k_1_1 : 1
		stg_266 : 2
		k_cast8 : 1
		k_cast8_cast : 1
		tmp_30_1 : 2
		stg_275 : 3
		p_addr14 : 2
		tmp_39 : 3
		arrayA_0_addr_2 : 4
		arrayA_1_addr_2 : 4
		arrayA_1_load_1 : 5
		arrayA_0_load_1 : 5
		tmp_43 : 1
		tmp_44 : 1
		newIndex13_trn_cast : 2
		p_addr15 : 3
		p_addr16 : 4
		tmp_40 : 5
		arrayB_0_addr_2 : 6
		arrayB_1_addr_2 : 6
		arrayB_1_load_1 : 7
		arrayB_0_load_1 : 7
		empty_11 : 1
	State 23
		arrayA_load_1_phi : 1
		arrayB_load_1_phi : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		arrayC_load_1_1_phi : 1
		tmp_34_1 : 2
		stg_320 : 3
		stg_321 : 3
	State 31
	State 32
	State 33
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_334 : 2
		exitcond3 : 1
		j_2_mid2 : 2
		i_4 : 1
		i_2_mid2 : 2
		i_2_cast6 : 3
		tmp_15 : 4
		tmp_21 : 3
		j_2_cast4 : 3
		tmp_18 : 4
		tmp_19 : 5
		stg_346 : 5
		tmp_22 : 3
		empty_14 : 1
		j_4 : 3
	State 34
		p_addr4 : 1
		p_addr5 : 2
		tmp_24 : 3
		arrayC_0_addr_1 : 4
		arrayC_1_addr_1 : 4
		arrayC_1_load : 5
		arrayC_0_load : 5
	State 35
	State 36
	State 37
		arrayC_load_phi : 1
		stg_371 : 2
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_523 |    0    |    0    |    20   |
|          |          i_s_fu_543         |    0    |    0    |    10   |
|          |          j_3_fu_607         |    0    |    0    |    10   |
|          | indvar_flatten_next8_fu_676 |    0    |    0    |    19   |
|          |          i_3_fu_696         |    0    |    0    |    10   |
|          |        p_addr3_fu_748       |    0    |    0    |    19   |
|          |          k_1_fu_775         |    0    |    0    |    10   |
|          |        p_addr9_fu_794       |    0    |    0    |    19   |
|    add   |        tmp_34_fu_843        |    0    |    0    |    64   |
|          |        p_addr8_fu_864       |    0    |    0    |    19   |
|          |         k_1_1_fu_890        |    0    |    0    |    10   |
|          |       p_addr14_fu_909       |    0    |    0    |    19   |
|          |       tmp_34_1_fu_958       |    0    |    0    |    64   |
|          |         j_4_1_fu_966        |    0    |    0    |    10   |
|          | indvar_flatten_next1_fu_977 |    0    |    0    |    20   |
|          |          i_4_fu_997         |    0    |    0    |    10   |
|          |         j_4_fu_1049         |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_469         |    0    |    0    |    32   |
|          |          grp_fu_476         |    0    |    0    |    64   |
|          |        j_mid2_fu_535        |    0    |    0    |    10   |
|          |        i_mid2_fu_549        |    0    |    0    |    10   |
|          |       j_1_mid2_fu_688       |    0    |    0    |    10   |
|  select  |       i_1_mid2_fu_702       |    0    |    0    |    10   |
|          |   arrayB_load_0_phi_fu_828  |    0    |    0    |    32   |
|          |   arrayB_load_1_phi_fu_943  |    0    |    0    |    32   |
|          |       j_2_mid2_fu_989       |    0    |    0    |    10   |
|          |       i_2_mid2_fu_1003      |    0    |    0    |    10   |
|          |   arrayC_load_phi_fu_1066   |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_487         |    0    |    0    |    11   |
|          |         tmp_1_fu_493        |    0    |    0    |    11   |
|          |         tmp_3_fu_499        |    0    |    0    |    11   |
|          |   exitcond_flatten_fu_517   |    0    |    0    |    7    |
|          |       exitcond_fu_529       |    0    |    0    |    4    |
|          |         tmp_5_fu_561        |    0    |    0    |    11   |
|          |         tmp_8_fu_566        |    0    |    0    |    11   |
|          |         tmp_7_fu_579        |    0    |    0    |    11   |
|          |        tmp_14_fu_590        |    0    |    0    |    11   |
|          |   exitcond_flatten9_fu_670  |    0    |    0    |    7    |
|   icmp   |       exitcond1_fu_682      |    0    |    0    |    4    |
|          |         tmp_s_fu_714        |    0    |    0    |    11   |
|          |        tmp_20_fu_760        |    0    |    0    |    11   |
|          |       exitcond2_fu_769      |    0    |    0    |    4    |
|          |        tmp_30_fu_789        |    0    |    0    |    11   |
|          |       tmp_19_1_fu_875       |    0    |    0    |    11   |
|          |      exitcond2_1_fu_884     |    0    |    0    |    4    |
|          |       tmp_30_1_fu_904       |    0    |    0    |    11   |
|          |   exitcond_flatten1_fu_971  |    0    |    0    |    7    |
|          |       exitcond3_fu_983      |    0    |    0    |    4    |
|          |        tmp_15_fu_1015       |    0    |    0    |    11   |
|          |        tmp_18_fu_1028       |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |        p_addr2_fu_742       |    1    |    0    |    0    |
|    mul   |          grp_fu_835         |    4    |    0    |    0    |
|          |          grp_fu_950         |    4    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp3_fu_505         |    0    |    0    |    1    |
|          |         tmp_4_fu_511        |    0    |    0    |    1    |
|          |        or_cond_fu_584       |    0    |    0    |    1    |
|    and   |       or_cond7_fu_595       |    0    |    0    |    1    |
|          |       or_cond8_fu_601       |    0    |    0    |    1    |
|          |        tmp_23_fu_764        |    0    |    0    |    1    |
|          |       tmp_20_1_fu_879       |    0    |    0    |    1    |
|          |        tmp_19_fu_1033       |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |         grp_fu_1074         |    1    |    0    |    0    |
|          |         grp_fu_1083         |    1    |    0    |    0    |
|  muladd  |         grp_fu_1092         |    1    |    0    |    0    |
|          |         grp_fu_1101         |    1    |    0    |    0    |
|          |         grp_fu_1109         |    1    |    0    |    0    |
|          |         grp_fu_1117         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     nC_read_read_fu_124     |    0    |    0    |    0    |
|          |     mC_read_read_fu_130     |    0    |    0    |    0    |
|          |     nB_read_read_fu_136     |    0    |    0    |    0    |
|   read   |     mB_read_read_fu_142     |    0    |    0    |    0    |
|          |     nA_read_read_fu_148     |    0    |    0    |    0    |
|          |     mA_read_read_fu_154     |    0    |    0    |    0    |
|          |      A_read_read_fu_160     |    0    |    0    |    0    |
|          |      B_read_read_fu_166     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |     stg_371_write_fu_172    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        i_cast1_fu_557       |    0    |    0    |    0    |
|          |        j_cast1_fu_575       |    0    |    0    |    0    |
|          |     j_cast1_cast_fu_613     |    0    |    0    |    0    |
|          |  newIndex3_trn_cast_fu_625  |    0    |    0    |    0    |
|          |        tmp_11_fu_629        |    0    |    0    |    0    |
|          |  newIndex7_trn_cast_fu_643  |    0    |    0    |    0    |
|          |        tmp_27_fu_647        |    0    |    0    |    0    |
|          |  newIndex11_trn_cast_fu_661 |    0    |    0    |    0    |
|          |        tmp_38_fu_665        |    0    |    0    |    0    |
|          |       i_1_cast_fu_710       |    0    |    0    |    0    |
|          |       j_1_cast_fu_733       |    0    |    0    |    0    |
|          |     j_1_cast_cast_fu_736    |    0    |    0    |    0    |
|          |  newIndex1_trn_cast_fu_739  |    0    |    0    |    0    |
|          |        tmp_13_fu_754        |    0    |    0    |    0    |
|          |        k_cast9_fu_781       |    0    |    0    |    0    |
|   zext   |     k_cast9_cast_fu_785     |    0    |    0    |    0    |
|          |        tmp_31_fu_799        |    0    |    0    |    0    |
|          |  newIndex9_trn_cast_fu_819  |    0    |    0    |    0    |
|          |        tmp_36_fu_823        |    0    |    0    |    0    |
|          |       j_4_cast_fu_856       |    0    |    0    |    0    |
|          |     j_4_cast_cast_fu_860    |    0    |    0    |    0    |
|          |        tmp_26_fu_869        |    0    |    0    |    0    |
|          |        k_cast8_fu_896       |    0    |    0    |    0    |
|          |     k_cast8_cast_fu_900     |    0    |    0    |    0    |
|          |        tmp_39_fu_914        |    0    |    0    |    0    |
|          |  newIndex13_trn_cast_fu_934 |    0    |    0    |    0    |
|          |        tmp_40_fu_938        |    0    |    0    |    0    |
|          |      i_2_cast6_fu_1011      |    0    |    0    |    0    |
|          |      j_2_cast4_fu_1024      |    0    |    0    |    0    |
|          |    j_2_cast4_cast_fu_1055   |    0    |    0    |    0    |
|          |  newIndex5_trn_cast_fu_1058 |    0    |    0    |    0    |
|          |        tmp_24_fu_1061       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_6_fu_571        |    0    |    0    |    0    |
|          |         tmp_9_fu_719        |    0    |    0    |    0    |
|   trunc  |        tmp_35_fu_805        |    0    |    0    |    0    |
|          |        tmp_43_fu_920        |    0    |    0    |    0    |
|          |        tmp_21_fu_1020       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_16_fu_616        |    0    |    0    |    0    |
|          |        tmp_29_fu_634        |    0    |    0    |    0    |
|          |        tmp_42_fu_652        |    0    |    0    |    0    |
|partselect|        tmp_12_fu_723        |    0    |    0    |    0    |
|          |        tmp_41_fu_809        |    0    |    0    |    0    |
|          |        tmp_44_fu_924        |    0    |    0    |    0    |
|          |        tmp_22_fu_1039       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |        tmp_33_fu_840        |    0    |    0    |    0    |
|          |       tmp_33_1_fu_955       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |         j_4_s_fu_851        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    15   |    0    |   830   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|arrayA_0|  1024  |    0   |    0   |
|arrayA_1|  1024  |    0   |    0   |
|arrayB_0|  1024  |    0   |    0   |
|arrayB_1|  1024  |    0   |    0   |
|arrayC_0|  2048  |   128  |    0   |
|arrayC_1|  2048  |   128  |    0   |
+--------+--------+--------+--------+
|  Total |  8192  |   256  |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   arrayA_0_addr_1_reg_1289  |   19   |
|   arrayA_0_addr_2_reg_1367  |   19   |
|   arrayA_1_addr_1_reg_1294  |   19   |
|   arrayA_1_addr_2_reg_1372  |   19   |
|   arrayB_0_addr_1_reg_1304  |   19   |
|   arrayB_0_addr_2_reg_1382  |   19   |
|   arrayB_1_addr_1_reg_1309  |   19   |
|   arrayB_1_addr_2_reg_1387  |   19   |
|  arrayB_load_0_phi_reg_1314 |   32   |
|  arrayB_load_1_phi_reg_1392 |   32   |
|   arrayC_0_addr_1_reg_1451  |   19   |
|   arrayC_0_addr_2_reg_1340  |   19   |
|   arrayC_0_addr_3_reg_1196  |   19   |
|    arrayC_0_addr_reg_1262   |   19   |
|   arrayC_1_addr_1_reg_1456  |   19   |
|   arrayC_1_addr_2_reg_1345  |   19   |
|   arrayC_1_addr_3_reg_1201  |   19   |
|    arrayC_1_addr_reg_1267   |   19   |
|     exitcond2_1_reg_1354    |    1   |
|      exitcond2_reg_1276     |    1   |
|  exitcond_flatten1_reg_1413 |    1   |
|  exitcond_flatten9_reg_1206 |    1   |
|  exitcond_flatten_reg_1153  |    1   |
|      i_1_mid2_reg_1223      |   10   |
|         i_1_reg_391         |   10   |
|      i_2_mid2_reg_1427      |   10   |
|         i_2_reg_446         |   10   |
|       i_mid2_reg_1167       |   10   |
|          i_reg_358          |   10   |
|   indvar_flatten1_reg_435   |   20   |
|   indvar_flatten7_reg_380   |   19   |
|indvar_flatten_next1_reg_1417|   20   |
|indvar_flatten_next8_reg_1210|   19   |
| indvar_flatten_next_reg_1157|   20   |
|    indvar_flatten_reg_347   |   20   |
|    j_1_cast_cast_reg_1250   |   19   |
|      j_1_cast_reg_1245      |   32   |
|      j_1_mid2_reg_1215      |   10   |
|         j_1_reg_402         |   10   |
|      j_2_mid2_reg_1422      |   10   |
|         j_2_reg_457         |   10   |
|         j_3_reg_1191        |   10   |
|        j_4_1_reg_1408       |   10   |
|    j_4_cast_cast_reg_1335   |   19   |
|      j_4_cast_reg_1330      |   32   |
|         j_4_reg_1446        |   10   |
|       j_mid2_reg_1162       |   10   |
|          j_reg_369          |   10   |
|        k_1_1_reg_1358       |   10   |
|         k_1_reg_1280        |   10   |
|          k_reg_413          |   10   |
|         k_s_reg_424         |   10   |
|       mB_read_reg_1141      |   32   |
|       mC_read_reg_1134      |   32   |
|       nC_read_reg_1126      |   32   |
|      or_cond7_reg_1183      |    1   |
|      or_cond8_reg_1187      |    1   |
|       or_cond_reg_1179      |    1   |
|       p_addr2_reg_1255      |   19   |
|           reg_483           |   32   |
|       tmp_12_reg_1240       |    9   |
|       tmp_19_reg_1437       |    1   |
|      tmp_20_1_reg_1350      |    1   |
|       tmp_21_reg_1432       |    1   |
|       tmp_22_reg_1441       |    9   |
|       tmp_23_reg_1272       |    1   |
|      tmp_30_1_reg_1363      |    1   |
|       tmp_30_reg_1285       |    1   |
|      tmp_32_1_reg_1397      |   32   |
|      tmp_34_1_reg_1402      |   64   |
|       tmp_34_reg_1324       |   64   |
|       tmp_35_reg_1299       |    1   |
|       tmp_37_reg_1319       |   32   |
|       tmp_43_reg_1377       |    1   |
|        tmp_4_reg_1149       |    1   |
|        tmp_6_reg_1175       |    1   |
|        tmp_9_reg_1234       |    1   |
|        tmp_s_reg_1228       |    1   |
+-----------------------------+--------+
|            Total            |  1155  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_191 |  p0  |   5  |  19  |   95   ||    19   |
| grp_access_fu_197 |  p0  |   5  |  19  |   95   ||    19   |
| grp_access_fu_215 |  p0  |   5  |  19  |   95   ||    19   |
| grp_access_fu_221 |  p0  |   5  |  19  |   95   ||    19   |
| grp_access_fu_239 |  p0  |   7  |  19  |   133  ||    19   |
| grp_access_fu_239 |  p1  |   5  |  64  |   320  ||    64   |
| grp_access_fu_245 |  p0  |   7  |  19  |   133  ||    19   |
| grp_access_fu_245 |  p1  |   5  |  64  |   320  ||    64   |
|    grp_fu_1101    |  p1  |   2  |   9  |   18   ||    9    |
|    grp_fu_1109    |  p1  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1322  ||  18.654 ||   260   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    -   |    0   |   830  |
|   Memory  |  8192  |    -   |    -   |   256  |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   260  |
|  Register |    -   |    -   |    -   |  1155  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  8192  |   15   |   18   |  1411  |  1090  |
+-----------+--------+--------+--------+--------+--------+
