<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3276' ll='3279' type='bool llvm::TargetLowering::isDesirableToCommuteWithShift(const llvm::SDNode * N, llvm::CombineLevel Level) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3268'>/// Return true if it is profitable to move this shift by a constant amount
  /// though its operand, adjusting any immediate operands as necessary to
  /// preserve semantics. This transformation may not be desirable if it
  /// disrupts a particularly auspicious target-specific tree (e.g. bitfield
  /// extraction in AArch64). By default, it returns true.
  ///
  /// @param N the shift node
  /// @param Level the current DAGCombine legalization level.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='6981' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner20visitShiftByConstantEPN4llvm6SDNodeEPNS1_14ConstantSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='7284' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSHLEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8861' c='_ZNK4llvm21AArch64TargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10444' c='_ZNK4llvm17ARMTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
