INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum\DelayAndSum.hlsrun_cosim_summary, at 02/12/25 15:01:53
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum -config C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg -cmdlineconfig C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/config.cmdline
INFO: [HLS 200-10] For user 'matt' on host 'laptop-matt' (Windows NT_amd64 version 10.0) on Wed Feb 12 15:01:55 +0100 2025
INFO: [HLS 200-10] In directory 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum'
INFO: [HLS 200-2005] Using work_dir C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum 
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=DelayAndSum.cpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=DelayAndSum.hpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=CalculateWeights.cpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/CalculateWeights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=CalculateWeights.hpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/CalculateWeights.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=DelayAndSumTB.cpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSumTB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=TestData.hpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/TestData.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-DALLOW_EMPTY_HLS_STREAM_READS' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(24)
INFO: [HLS 200-1465] Applying ini 'syn.top=DelayAndSum' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=200MHz' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'cosim.rtl=verilog' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(26)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=port' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(23)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(25)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'csim.sanitize_address=0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'csim.sanitize_undefined=0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'package.ip.description=4 channel delay-and-sum beamformer' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=DelayAndSum' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.ip.vendor=othr' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying ini 'package.ip.version=2.0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(27)
INFO: [HLS 200-1465] Applying ini 'package.output.file=C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\DelayAndSum\DelayAndSum\DelayAndSum\DelayAndSum.zip' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_auto_restart_counter=1' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(28)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=vhdl' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(21)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling DelayAndSumTB.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_util.cpp
   Compiling apatb_DelayAndSum.cpp
   Compiling DelayAndSum.cpp_pre.cpp.tb.cpp
   Compiling CalculateWeights.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [HLS 200-1011] Pipeline design with ap_ctrl_hs bundled to axi_lite interface. Ap_done may be missing through axilite interface polling in pipeline tset, which lead to cosim failure
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\hls-delay-and-sum\DelayAndSum\DelayAndSum\hls\sim\verilog>set PATH= 

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\hls-delay-and-sum\DelayAndSum\DelayAndSum\hls\sim\verilog>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_DelayAndSum_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./DelayAndSum_subsystem  -s DelayAndSum -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_DelayAndSum_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./DelayAndSum_subsystem -s DelayAndSum -debug all 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DelayAndSum_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_16ns_19ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_16ns_19ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_16s_16s_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_16s_16s_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_32s_32s_63_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_32s_32s_63_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_63s_7s_69_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_63s_7s_69_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_69s_32s_85_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_69s_32s_85_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_mul_8ns_13ns_20_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_mul_8ns_13ns_20_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_sparsemux_7_2_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_sparsemux_7_2_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_sparsemux_9_3_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DelayAndSum_sparsemux_9_3_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9992] target of assignment pattern cannot be a single bit type [./file_agent/mem_model.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_subsystem/DelayAndSum_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9992] target of assignment pattern cannot be a single bit type [./file_agent/mem_model.sv:37]
WARNING: [VRFC 10-3597] non-void function 'read_one_elem' called as a task without void casting [./file_agent/mem_model.sv:196]
WARNING: [VRFC 10-3597] non-void function 'write_one_elem' called as a task without void casting [./file_agent/mem_model.sv:147]
WARNING: [VRFC 10-3597] non-void function 'read_elems' called as a task without void casting [./file_agent/mem_model.sv:163]
WARNING: [VRFC 10-3597] non-void function 'read_one_elem' called as a task without void casting [./file_agent/mem_model.sv:175]
WARNING: [VRFC 10-3597] non-void function 'init' called as a task without void casting [./svr/svr_object_global.svh:71]
WARNING: [VRFC 10-3597] non-void function 'init' called as a task without void casting [./axivip/axi_type.sv:62]
WARNING: [VRFC 10-3597] non-void function 'combine_dinfo' called as a task without void casting [./axivip/axi_state.sv:268]
WARNING: [VRFC 10-3597] non-void function 'combine_dinfo' called as a task without void casting [./axivip/axi_state.sv:277]
WARNING: [VRFC 10-3597] non-void function 'combine_dinfo' called as a task without void casting [./axivip/axi_state.sv:288]
WARNING: [VRFC 10-3597] non-void function 'combine_ainfo' called as a task without void casting [./axivip/axi_state.sv:219]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_pkg.sv" Line 14. Module svr_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_pkg.sv" Line 14. Module svr_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/file_agent/file_agent_pkg.sv" Line 14. Module file_agent_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/file_agent/file_agent_pkg.sv" Line 14. Module file_agent_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/axivip/axi_pkg.sv" Line 14. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/axivip/axi_pkg.sv" Line 14. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_subsystem/DelayAndSum_subsystem_pkg.sv" Line 12. Module DelayAndSum_subsystem_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/DelayAndSum_subsystem/DelayAndSum_subsystem_pkg.sv" Line 12. Module DelayAndSum_subsystem_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/verilog/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.DelayAndSum_subsystem_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.DelayAndSum_control_s_axi
Compiling module xil_defaultlib.DelayAndSum_mul_32s_32s_63_1_1(N...
Compiling module xil_defaultlib.DelayAndSum_mul_63s_7s_69_3_1(NU...
Compiling module xil_defaultlib.DelayAndSum_mul_69s_32s_85_3_1(N...
Compiling module xil_defaultlib.DelayAndSum_mul_8ns_13ns_20_1_1(...
Compiling module xil_defaultlib.DelayAndSum_sparsemux_9_3_7_1_1(...
Compiling module xil_defaultlib.DelayAndSum_mul_16ns_19ns_34_1_1...
Compiling module xil_defaultlib.DelayAndSum_sparsemux_7_2_17_1_1...
Compiling module xil_defaultlib.DelayAndSum_mul_16s_16s_31_1_1(N...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_1...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_1...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_3...
Compiling module xil_defaultlib.DelayAndSum_frp_pipeline_valid(P...
Compiling module xil_defaultlib.DelayAndSum_frp_fifoout(PipeLate...
Compiling module xil_defaultlib.DelayAndSum_regslice_both(DataWi...
Compiling module xil_defaultlib.DelayAndSum
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=16)
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=17)
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=7,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_DelayAndSum_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot DelayAndSum

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 12 15:04:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

start_gui
INFO: [Common 17-206] Exiting xsim at Wed Feb 12 15:07:56 2025...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
ERROR: 
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 361.944 seconds; peak allocated memory: 297.273 MB.
