
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae08  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b4  0800af98  0800af98  0001af98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b94c  0800b94c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b94c  0800b94c  0001b94c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b954  0800b954  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b954  0800b954  0001b954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b958  0800b958  0001b958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b95c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b08  200001dc  0800bb38  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ce4  0800bb38  00020ce4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e6b9  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003886  00000000  00000000  0003e8c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001720  00000000  00000000  00042150  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001568  00000000  00000000  00043870  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002b207  00000000  00000000  00044dd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015ae2  00000000  00000000  0006ffdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ffbf7  00000000  00000000  00085ac1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001856b8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c80  00000000  00000000  00185734  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800af80 	.word	0x0800af80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800af80 	.word	0x0800af80

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000586:	2300      	movs	r3, #0
 8000588:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058a:	2003      	movs	r0, #3
 800058c:	f000 f95a 	bl	8000844 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000590:	2000      	movs	r0, #0
 8000592:	f000 f80d 	bl	80005b0 <HAL_InitTick>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d002      	beq.n	80005a2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800059c:	2301      	movs	r3, #1
 800059e:	71fb      	strb	r3, [r7, #7]
 80005a0:	e001      	b.n	80005a6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005a2:	f008 f95d 	bl	8008860 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005a6:	79fb      	ldrb	r3, [r7, #7]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	3708      	adds	r7, #8
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b8:	2300      	movs	r3, #0
 80005ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <HAL_InitTick+0x68>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d022      	beq.n	800060a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80005c4:	4b15      	ldr	r3, [pc, #84]	; (800061c <HAL_InitTick+0x6c>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <HAL_InitTick+0x68>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80005d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80005d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 f968 	bl	80008ae <HAL_SYSTICK_Config>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d10f      	bne.n	8000604 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b0f      	cmp	r3, #15
 80005e8:	d809      	bhi.n	80005fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005ea:	2200      	movs	r2, #0
 80005ec:	6879      	ldr	r1, [r7, #4]
 80005ee:	f04f 30ff 	mov.w	r0, #4294967295
 80005f2:	f000 f932 	bl	800085a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005f6:	4a0a      	ldr	r2, [pc, #40]	; (8000620 <HAL_InitTick+0x70>)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	6013      	str	r3, [r2, #0]
 80005fc:	e007      	b.n	800060e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	73fb      	strb	r3, [r7, #15]
 8000602:	e004      	b.n	800060e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	73fb      	strb	r3, [r7, #15]
 8000608:	e001      	b.n	800060e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800060a:	2301      	movs	r3, #1
 800060c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800060e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000610:	4618      	mov	r0, r3
 8000612:	3710      	adds	r7, #16
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000004 	.word	0x20000004
 800061c:	20000008 	.word	0x20000008
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <HAL_IncTick+0x1c>)
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	4b05      	ldr	r3, [pc, #20]	; (8000644 <HAL_IncTick+0x20>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4413      	add	r3, r2
 8000632:	4a03      	ldr	r2, [pc, #12]	; (8000640 <HAL_IncTick+0x1c>)
 8000634:	6013      	str	r3, [r2, #0]
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	20000208 	.word	0x20000208
 8000644:	20000004 	.word	0x20000004

08000648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <HAL_GetTick+0x14>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000208 	.word	0x20000208

08000660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000668:	f7ff ffee 	bl	8000648 <HAL_GetTick>
 800066c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000678:	d004      	beq.n	8000684 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800067a:	4b09      	ldr	r3, [pc, #36]	; (80006a0 <HAL_Delay+0x40>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	68fa      	ldr	r2, [r7, #12]
 8000680:	4413      	add	r3, r2
 8000682:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000684:	bf00      	nop
 8000686:	f7ff ffdf 	bl	8000648 <HAL_GetTick>
 800068a:	4602      	mov	r2, r0
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	1ad3      	subs	r3, r2, r3
 8000690:	68fa      	ldr	r2, [r7, #12]
 8000692:	429a      	cmp	r2, r3
 8000694:	d8f7      	bhi.n	8000686 <HAL_Delay+0x26>
  {
  }
}
 8000696:	bf00      	nop
 8000698:	3710      	adds	r7, #16
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000004 	.word	0x20000004

080006a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b4:	4b0c      	ldr	r3, [pc, #48]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c0:	4013      	ands	r3, r2
 80006c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d6:	4a04      	ldr	r2, [pc, #16]	; (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	60d3      	str	r3, [r2, #12]
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <__NVIC_GetPriorityGrouping+0x18>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	0a1b      	lsrs	r3, r3, #8
 80006f6:	f003 0307 	and.w	r3, r3, #7
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000716:	2b00      	cmp	r3, #0
 8000718:	db0b      	blt.n	8000732 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	f003 021f 	and.w	r2, r3, #31
 8000720:	4907      	ldr	r1, [pc, #28]	; (8000740 <__NVIC_EnableIRQ+0x38>)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	095b      	lsrs	r3, r3, #5
 8000728:	2001      	movs	r0, #1
 800072a:	fa00 f202 	lsl.w	r2, r0, r2
 800072e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000732:	bf00      	nop
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	e000e100 	.word	0xe000e100

08000744 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	6039      	str	r1, [r7, #0]
 800074e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000754:	2b00      	cmp	r3, #0
 8000756:	db0a      	blt.n	800076e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	b2da      	uxtb	r2, r3
 800075c:	490c      	ldr	r1, [pc, #48]	; (8000790 <__NVIC_SetPriority+0x4c>)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	0112      	lsls	r2, r2, #4
 8000764:	b2d2      	uxtb	r2, r2
 8000766:	440b      	add	r3, r1
 8000768:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800076c:	e00a      	b.n	8000784 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	b2da      	uxtb	r2, r3
 8000772:	4908      	ldr	r1, [pc, #32]	; (8000794 <__NVIC_SetPriority+0x50>)
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	f003 030f 	and.w	r3, r3, #15
 800077a:	3b04      	subs	r3, #4
 800077c:	0112      	lsls	r2, r2, #4
 800077e:	b2d2      	uxtb	r2, r2
 8000780:	440b      	add	r3, r1
 8000782:	761a      	strb	r2, [r3, #24]
}
 8000784:	bf00      	nop
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000e100 	.word	0xe000e100
 8000794:	e000ed00 	.word	0xe000ed00

08000798 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000798:	b480      	push	{r7}
 800079a:	b089      	sub	sp, #36	; 0x24
 800079c:	af00      	add	r7, sp, #0
 800079e:	60f8      	str	r0, [r7, #12]
 80007a0:	60b9      	str	r1, [r7, #8]
 80007a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f003 0307 	and.w	r3, r3, #7
 80007aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007ac:	69fb      	ldr	r3, [r7, #28]
 80007ae:	f1c3 0307 	rsb	r3, r3, #7
 80007b2:	2b04      	cmp	r3, #4
 80007b4:	bf28      	it	cs
 80007b6:	2304      	movcs	r3, #4
 80007b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	3304      	adds	r3, #4
 80007be:	2b06      	cmp	r3, #6
 80007c0:	d902      	bls.n	80007c8 <NVIC_EncodePriority+0x30>
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3b03      	subs	r3, #3
 80007c6:	e000      	b.n	80007ca <NVIC_EncodePriority+0x32>
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007cc:	f04f 32ff 	mov.w	r2, #4294967295
 80007d0:	69bb      	ldr	r3, [r7, #24]
 80007d2:	fa02 f303 	lsl.w	r3, r2, r3
 80007d6:	43da      	mvns	r2, r3
 80007d8:	68bb      	ldr	r3, [r7, #8]
 80007da:	401a      	ands	r2, r3
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e0:	f04f 31ff 	mov.w	r1, #4294967295
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	fa01 f303 	lsl.w	r3, r1, r3
 80007ea:	43d9      	mvns	r1, r3
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f0:	4313      	orrs	r3, r2
         );
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3724      	adds	r7, #36	; 0x24
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
	...

08000800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000810:	d301      	bcc.n	8000816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000812:	2301      	movs	r3, #1
 8000814:	e00f      	b.n	8000836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000816:	4a0a      	ldr	r2, [pc, #40]	; (8000840 <SysTick_Config+0x40>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800081e:	210f      	movs	r1, #15
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	f7ff ff8e 	bl	8000744 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000828:	4b05      	ldr	r3, [pc, #20]	; (8000840 <SysTick_Config+0x40>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082e:	4b04      	ldr	r3, [pc, #16]	; (8000840 <SysTick_Config+0x40>)
 8000830:	2207      	movs	r2, #7
 8000832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000834:	2300      	movs	r3, #0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	e000e010 	.word	0xe000e010

08000844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ff29 	bl	80006a4 <__NVIC_SetPriorityGrouping>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	b086      	sub	sp, #24
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
 8000866:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800086c:	f7ff ff3e 	bl	80006ec <__NVIC_GetPriorityGrouping>
 8000870:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	6978      	ldr	r0, [r7, #20]
 8000878:	f7ff ff8e 	bl	8000798 <NVIC_EncodePriority>
 800087c:	4602      	mov	r2, r0
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000882:	4611      	mov	r1, r2
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff5d 	bl	8000744 <__NVIC_SetPriority>
}
 800088a:	bf00      	nop
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b082      	sub	sp, #8
 8000896:	af00      	add	r7, sp, #0
 8000898:	4603      	mov	r3, r0
 800089a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff31 	bl	8000708 <__NVIC_EnableIRQ>
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff ffa2 	bl	8000800 <SysTick_Config>
 80008bc:	4603      	mov	r3, r0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e098      	b.n	8000a0c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	461a      	mov	r2, r3
 80008e0:	4b4d      	ldr	r3, [pc, #308]	; (8000a18 <HAL_DMA_Init+0x150>)
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d80f      	bhi.n	8000906 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	461a      	mov	r2, r3
 80008ec:	4b4b      	ldr	r3, [pc, #300]	; (8000a1c <HAL_DMA_Init+0x154>)
 80008ee:	4413      	add	r3, r2
 80008f0:	4a4b      	ldr	r2, [pc, #300]	; (8000a20 <HAL_DMA_Init+0x158>)
 80008f2:	fba2 2303 	umull	r2, r3, r2, r3
 80008f6:	091b      	lsrs	r3, r3, #4
 80008f8:	009a      	lsls	r2, r3, #2
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4a48      	ldr	r2, [pc, #288]	; (8000a24 <HAL_DMA_Init+0x15c>)
 8000902:	641a      	str	r2, [r3, #64]	; 0x40
 8000904:	e00e      	b.n	8000924 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	4b46      	ldr	r3, [pc, #280]	; (8000a28 <HAL_DMA_Init+0x160>)
 800090e:	4413      	add	r3, r2
 8000910:	4a43      	ldr	r2, [pc, #268]	; (8000a20 <HAL_DMA_Init+0x158>)
 8000912:	fba2 2303 	umull	r2, r3, r2, r3
 8000916:	091b      	lsrs	r3, r3, #4
 8000918:	009a      	lsls	r2, r3, #2
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a42      	ldr	r2, [pc, #264]	; (8000a2c <HAL_DMA_Init+0x164>)
 8000922:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2202      	movs	r2, #2
 8000928:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800093a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800093e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000948:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	691b      	ldr	r3, [r3, #16]
 800094e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000954:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	699b      	ldr	r3, [r3, #24]
 800095a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000960:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6a1b      	ldr	r3, [r3, #32]
 8000966:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000968:	68fa      	ldr	r2, [r7, #12]
 800096a:	4313      	orrs	r3, r2
 800096c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	68fa      	ldr	r2, [r7, #12]
 8000974:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800097e:	d039      	beq.n	80009f4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000984:	4a27      	ldr	r2, [pc, #156]	; (8000a24 <HAL_DMA_Init+0x15c>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d11a      	bne.n	80009c0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800098a:	4b29      	ldr	r3, [pc, #164]	; (8000a30 <HAL_DMA_Init+0x168>)
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000992:	f003 031c 	and.w	r3, r3, #28
 8000996:	210f      	movs	r1, #15
 8000998:	fa01 f303 	lsl.w	r3, r1, r3
 800099c:	43db      	mvns	r3, r3
 800099e:	4924      	ldr	r1, [pc, #144]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009a0:	4013      	ands	r3, r2
 80009a2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009a4:	4b22      	ldr	r3, [pc, #136]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	6859      	ldr	r1, [r3, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b0:	f003 031c 	and.w	r3, r3, #28
 80009b4:	fa01 f303 	lsl.w	r3, r1, r3
 80009b8:	491d      	ldr	r1, [pc, #116]	; (8000a30 <HAL_DMA_Init+0x168>)
 80009ba:	4313      	orrs	r3, r2
 80009bc:	600b      	str	r3, [r1, #0]
 80009be:	e019      	b.n	80009f4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80009c0:	4b1c      	ldr	r3, [pc, #112]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c8:	f003 031c 	and.w	r3, r3, #28
 80009cc:	210f      	movs	r1, #15
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	4917      	ldr	r1, [pc, #92]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009d6:	4013      	ands	r3, r2
 80009d8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80009da:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6859      	ldr	r1, [r3, #4]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e6:	f003 031c 	and.w	r3, r3, #28
 80009ea:	fa01 f303 	lsl.w	r3, r1, r3
 80009ee:	4911      	ldr	r1, [pc, #68]	; (8000a34 <HAL_DMA_Init+0x16c>)
 80009f0:	4313      	orrs	r3, r2
 80009f2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2201      	movs	r2, #1
 80009fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	2200      	movs	r2, #0
 8000a06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40020407 	.word	0x40020407
 8000a1c:	bffdfff8 	.word	0xbffdfff8
 8000a20:	cccccccd 	.word	0xcccccccd
 8000a24:	40020000 	.word	0x40020000
 8000a28:	bffdfbf8 	.word	0xbffdfbf8
 8000a2c:	40020400 	.word	0x40020400
 8000a30:	400200a8 	.word	0x400200a8
 8000a34:	400204a8 	.word	0x400204a8

08000a38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b086      	sub	sp, #24
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	60f8      	str	r0, [r7, #12]
 8000a40:	60b9      	str	r1, [r7, #8]
 8000a42:	607a      	str	r2, [r7, #4]
 8000a44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a46:	2300      	movs	r3, #0
 8000a48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d101      	bne.n	8000a58 <HAL_DMA_Start_IT+0x20>
 8000a54:	2302      	movs	r3, #2
 8000a56:	e04b      	b.n	8000af0 <HAL_DMA_Start_IT+0xb8>
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d13a      	bne.n	8000ae2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	2202      	movs	r2, #2
 8000a70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	2200      	movs	r2, #0
 8000a78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f022 0201 	bic.w	r2, r2, #1
 8000a88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	68b9      	ldr	r1, [r7, #8]
 8000a90:	68f8      	ldr	r0, [r7, #12]
 8000a92:	f000 f96b 	bl	8000d6c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d008      	beq.n	8000ab0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f042 020e 	orr.w	r2, r2, #14
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	e00f      	b.n	8000ad0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f022 0204 	bic.w	r2, r2, #4
 8000abe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	f042 020a 	orr.w	r2, r2, #10
 8000ace:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f042 0201 	orr.w	r2, r2, #1
 8000ade:	601a      	str	r2, [r3, #0]
 8000ae0:	e005      	b.n	8000aee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8000aea:	2302      	movs	r3, #2
 8000aec:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8000aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b00:	2300      	movs	r3, #0
 8000b02:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	2b02      	cmp	r3, #2
 8000b0e:	d008      	beq.n	8000b22 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2204      	movs	r2, #4
 8000b14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e022      	b.n	8000b68 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f022 020e 	bic.w	r2, r2, #14
 8000b30:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	681a      	ldr	r2, [r3, #0]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	f022 0201 	bic.w	r2, r2, #1
 8000b40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b46:	f003 021c 	and.w	r2, r3, #28
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4e:	2101      	movs	r1, #1
 8000b50:	fa01 f202 	lsl.w	r2, r1, r2
 8000b54:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2201      	movs	r2, #1
 8000b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	3714      	adds	r7, #20
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b72:	4770      	bx	lr

08000b74 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d005      	beq.n	8000b98 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2204      	movs	r2, #4
 8000b90:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	73fb      	strb	r3, [r7, #15]
 8000b96:	e029      	b.n	8000bec <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f022 020e 	bic.w	r2, r2, #14
 8000ba6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	f022 0201 	bic.w	r2, r2, #1
 8000bb6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bbc:	f003 021c 	and.w	r2, r3, #28
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8000bca:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d003      	beq.n	8000bec <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	4798      	blx	r3
    }
  }
  return status;
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3710      	adds	r7, #16
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}

08000bf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000bf6:	b580      	push	{r7, lr}
 8000bf8:	b084      	sub	sp, #16
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c12:	f003 031c 	and.w	r3, r3, #28
 8000c16:	2204      	movs	r2, #4
 8000c18:	409a      	lsls	r2, r3
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d026      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x7a>
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	f003 0304 	and.w	r3, r3, #4
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d021      	beq.n	8000c70 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0320 	and.w	r3, r3, #32
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d107      	bne.n	8000c4a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f022 0204 	bic.w	r2, r2, #4
 8000c48:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4e:	f003 021c 	and.w	r2, r3, #28
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c56:	2104      	movs	r1, #4
 8000c58:	fa01 f202 	lsl.w	r2, r1, r2
 8000c5c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d071      	beq.n	8000d4a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8000c6e:	e06c      	b.n	8000d4a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c74:	f003 031c 	and.w	r3, r3, #28
 8000c78:	2202      	movs	r2, #2
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d02e      	beq.n	8000ce2 <HAL_DMA_IRQHandler+0xec>
 8000c84:	68bb      	ldr	r3, [r7, #8]
 8000c86:	f003 0302 	and.w	r3, r3, #2
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d029      	beq.n	8000ce2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f003 0320 	and.w	r3, r3, #32
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d10b      	bne.n	8000cb4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 020a 	bic.w	r2, r2, #10
 8000caa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb8:	f003 021c 	and.w	r2, r3, #28
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cc6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d038      	beq.n	8000d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000ce0:	e033      	b.n	8000d4a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ce6:	f003 031c 	and.w	r3, r3, #28
 8000cea:	2208      	movs	r2, #8
 8000cec:	409a      	lsls	r2, r3
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d02a      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	f003 0308 	and.w	r3, r3, #8
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d025      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f022 020e 	bic.w	r2, r2, #14
 8000d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d14:	f003 021c 	and.w	r2, r3, #28
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8000d22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2201      	movs	r2, #1
 8000d28:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d004      	beq.n	8000d4c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
}
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	60f8      	str	r0, [r7, #12]
 8000d74:	60b9      	str	r1, [r7, #8]
 8000d76:	607a      	str	r2, [r7, #4]
 8000d78:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000d7a:	68fb      	ldr	r3, [r7, #12]
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d7e:	f003 021c 	and.w	r2, r3, #28
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	2101      	movs	r1, #1
 8000d88:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	683a      	ldr	r2, [r7, #0]
 8000d94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	2b10      	cmp	r3, #16
 8000d9c:	d108      	bne.n	8000db0 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000dae:	e007      	b.n	8000dc0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	68ba      	ldr	r2, [r7, #8]
 8000db6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	687a      	ldr	r2, [r7, #4]
 8000dbe:	60da      	str	r2, [r3, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr

08000dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dda:	e17f      	b.n	80010dc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	2101      	movs	r1, #1
 8000de2:	697b      	ldr	r3, [r7, #20]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	4013      	ands	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 8171 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x38>
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	2b12      	cmp	r3, #18
 8000e02:	d123      	bne.n	8000e4c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	08da      	lsrs	r2, r3, #3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3208      	adds	r2, #8
 8000e0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	f003 0307 	and.w	r3, r3, #7
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	220f      	movs	r2, #15
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	43db      	mvns	r3, r3
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4013      	ands	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	691a      	ldr	r2, [r3, #16]
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	009b      	lsls	r3, r3, #2
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	08da      	lsrs	r2, r3, #3
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	3208      	adds	r2, #8
 8000e46:	6939      	ldr	r1, [r7, #16]
 8000e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	2203      	movs	r2, #3
 8000e58:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5c:	43db      	mvns	r3, r3
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4013      	ands	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	f003 0203 	and.w	r2, r3, #3
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	693a      	ldr	r2, [r7, #16]
 8000e7e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	2b01      	cmp	r3, #1
 8000e86:	d00b      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d007      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e94:	2b11      	cmp	r3, #17
 8000e96:	d003      	beq.n	8000ea0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2b12      	cmp	r3, #18
 8000e9e:	d130      	bne.n	8000f02 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	2203      	movs	r2, #3
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	68da      	ldr	r2, [r3, #12]
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	43db      	mvns	r3, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	091b      	lsrs	r3, r3, #4
 8000eec:	f003 0201 	and.w	r2, r3, #1
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	4313      	orrs	r3, r2
 8000efa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	693a      	ldr	r2, [r7, #16]
 8000f00:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0303 	and.w	r3, r3, #3
 8000f0a:	2b03      	cmp	r3, #3
 8000f0c:	d118      	bne.n	8000f40 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f14:	2201      	movs	r2, #1
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1c:	43db      	mvns	r3, r3
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	08db      	lsrs	r3, r3, #3
 8000f2a:	f003 0201 	and.w	r2, r3, #1
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4313      	orrs	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	2203      	movs	r2, #3
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	43db      	mvns	r3, r3
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	689a      	ldr	r2, [r3, #8]
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	f000 80ac 	beq.w	80010d6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f7e:	4b5e      	ldr	r3, [pc, #376]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f82:	4a5d      	ldr	r2, [pc, #372]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	6613      	str	r3, [r2, #96]	; 0x60
 8000f8a:	4b5b      	ldr	r3, [pc, #364]	; (80010f8 <HAL_GPIO_Init+0x32c>)
 8000f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60bb      	str	r3, [r7, #8]
 8000f94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f96:	4a59      	ldr	r2, [pc, #356]	; (80010fc <HAL_GPIO_Init+0x330>)
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	3302      	adds	r3, #2
 8000f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	f003 0303 	and.w	r3, r3, #3
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	220f      	movs	r2, #15
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	693a      	ldr	r2, [r7, #16]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000fc0:	d025      	beq.n	800100e <HAL_GPIO_Init+0x242>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4e      	ldr	r2, [pc, #312]	; (8001100 <HAL_GPIO_Init+0x334>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d01f      	beq.n	800100a <HAL_GPIO_Init+0x23e>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4d      	ldr	r2, [pc, #308]	; (8001104 <HAL_GPIO_Init+0x338>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d019      	beq.n	8001006 <HAL_GPIO_Init+0x23a>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4c      	ldr	r2, [pc, #304]	; (8001108 <HAL_GPIO_Init+0x33c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d013      	beq.n	8001002 <HAL_GPIO_Init+0x236>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a4b      	ldr	r2, [pc, #300]	; (800110c <HAL_GPIO_Init+0x340>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d00d      	beq.n	8000ffe <HAL_GPIO_Init+0x232>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4a4a      	ldr	r2, [pc, #296]	; (8001110 <HAL_GPIO_Init+0x344>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d007      	beq.n	8000ffa <HAL_GPIO_Init+0x22e>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4a49      	ldr	r2, [pc, #292]	; (8001114 <HAL_GPIO_Init+0x348>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_GPIO_Init+0x22a>
 8000ff2:	2306      	movs	r3, #6
 8000ff4:	e00c      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ff6:	2307      	movs	r3, #7
 8000ff8:	e00a      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffa:	2305      	movs	r3, #5
 8000ffc:	e008      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8000ffe:	2304      	movs	r3, #4
 8001000:	e006      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001002:	2303      	movs	r3, #3
 8001004:	e004      	b.n	8001010 <HAL_GPIO_Init+0x244>
 8001006:	2302      	movs	r3, #2
 8001008:	e002      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100a:	2301      	movs	r3, #1
 800100c:	e000      	b.n	8001010 <HAL_GPIO_Init+0x244>
 800100e:	2300      	movs	r3, #0
 8001010:	697a      	ldr	r2, [r7, #20]
 8001012:	f002 0203 	and.w	r2, r2, #3
 8001016:	0092      	lsls	r2, r2, #2
 8001018:	4093      	lsls	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001020:	4936      	ldr	r1, [pc, #216]	; (80010fc <HAL_GPIO_Init+0x330>)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	089b      	lsrs	r3, r3, #2
 8001026:	3302      	adds	r3, #2
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800102e:	4b3a      	ldr	r3, [pc, #232]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	43db      	mvns	r3, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4013      	ands	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d003      	beq.n	8001052 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001052:	4a31      	ldr	r2, [pc, #196]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001058:	4b2f      	ldr	r3, [pc, #188]	; (8001118 <HAL_GPIO_Init+0x34c>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800107c:	4a26      	ldr	r2, [pc, #152]	; (8001118 <HAL_GPIO_Init+0x34c>)
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001082:	4b25      	ldr	r3, [pc, #148]	; (8001118 <HAL_GPIO_Init+0x34c>)
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	43db      	mvns	r3, r3
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	4013      	ands	r3, r2
 8001090:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	685b      	ldr	r3, [r3, #4]
 8001096:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d003      	beq.n	80010a6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010a6:	4a1c      	ldr	r2, [pc, #112]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010d0:	4a11      	ldr	r2, [pc, #68]	; (8001118 <HAL_GPIO_Init+0x34c>)
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	3301      	adds	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	fa22 f303 	lsr.w	r3, r2, r3
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	f47f ae78 	bne.w	8000ddc <HAL_GPIO_Init+0x10>
  }
}
 80010ec:	bf00      	nop
 80010ee:	371c      	adds	r7, #28
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40010000 	.word	0x40010000
 8001100:	48000400 	.word	0x48000400
 8001104:	48000800 	.word	0x48000800
 8001108:	48000c00 	.word	0x48000c00
 800110c:	48001000 	.word	0x48001000
 8001110:	48001400 	.word	0x48001400
 8001114:	48001800 	.word	0x48001800
 8001118:	40010400 	.word	0x40010400

0800111c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	460b      	mov	r3, r1
 8001126:	807b      	strh	r3, [r7, #2]
 8001128:	4613      	mov	r3, r2
 800112a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800112c:	787b      	ldrb	r3, [r7, #1]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001132:	887a      	ldrh	r2, [r7, #2]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001138:	e002      	b.n	8001140 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800113a:	887a      	ldrh	r2, [r7, #2]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d101      	bne.n	800115e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e081      	b.n	8001262 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d106      	bne.n	8001178 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f007 fb98 	bl	80088a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2224      	movs	r2, #36	; 0x24
 800117c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f022 0201 	bic.w	r2, r2, #1
 800118e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800119c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	689a      	ldr	r2, [r3, #8]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d107      	bne.n	80011c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011c2:	609a      	str	r2, [r3, #8]
 80011c4:	e006      	b.n	80011d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	689a      	ldr	r2, [r3, #8]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80011d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d104      	bne.n	80011e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80011e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	6812      	ldr	r2, [r2, #0]
 80011f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80011f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	68da      	ldr	r2, [r3, #12]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001208:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	691a      	ldr	r2, [r3, #16]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	ea42 0103 	orr.w	r1, r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	021a      	lsls	r2, r3, #8
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	430a      	orrs	r2, r1
 8001222:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69d9      	ldr	r1, [r3, #28]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6a1a      	ldr	r2, [r3, #32]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	430a      	orrs	r2, r1
 8001232:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f042 0201 	orr.w	r2, r2, #1
 8001242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2220      	movs	r2, #32
 800124e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3708      	adds	r7, #8
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800126a:	b480      	push	{r7}
 800126c:	b083      	sub	sp, #12
 800126e:	af00      	add	r7, sp, #0
 8001270:	6078      	str	r0, [r7, #4]
 8001272:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b20      	cmp	r3, #32
 800127e:	d138      	bne.n	80012f2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800128a:	2302      	movs	r3, #2
 800128c:	e032      	b.n	80012f4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2224      	movs	r2, #36	; 0x24
 800129a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f022 0201 	bic.w	r2, r2, #1
 80012ac:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012bc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	6819      	ldr	r1, [r3, #0]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f042 0201 	orr.w	r2, r2, #1
 80012dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2220      	movs	r2, #32
 80012e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e000      	b.n	80012f4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80012f2:	2302      	movs	r3, #2
  }
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	370c      	adds	r7, #12
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr

08001300 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b20      	cmp	r3, #32
 8001314:	d139      	bne.n	800138a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800131c:	2b01      	cmp	r3, #1
 800131e:	d101      	bne.n	8001324 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001320:	2302      	movs	r3, #2
 8001322:	e033      	b.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2224      	movs	r2, #36	; 0x24
 8001330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f022 0201 	bic.w	r2, r2, #1
 8001342:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001352:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	021b      	lsls	r3, r3, #8
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	4313      	orrs	r3, r2
 800135c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f042 0201 	orr.w	r2, r2, #1
 8001374:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2220      	movs	r2, #32
 800137a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800138a:	2302      	movs	r3, #2
  }
}
 800138c:	4618      	mov	r0, r3
 800138e:	3714      	adds	r7, #20
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr

08001398 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e0af      	b.n	800150a <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d106      	bne.n	80013c4 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80013be:	6878      	ldr	r0, [r7, #4]
 80013c0:	f007 fab6 	bl	8008930 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013dc:	2300      	movs	r3, #0
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	e00a      	b.n	80013f8 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	3304      	adds	r3, #4
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	4413      	add	r3, r2
 80013ee:	2200      	movs	r2, #0
 80013f0:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3301      	adds	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2b0f      	cmp	r3, #15
 80013fc:	d9f1      	bls.n	80013e2 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f042 0204 	orr.w	r2, r2, #4
 800140c:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	685a      	ldr	r2, [r3, #4]
 8001414:	4b3f      	ldr	r3, [pc, #252]	; (8001514 <HAL_LCD_Init+0x17c>)
 8001416:	4013      	ands	r3, r2
 8001418:	687a      	ldr	r2, [r7, #4]
 800141a:	6851      	ldr	r1, [r2, #4]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	6892      	ldr	r2, [r2, #8]
 8001420:	4311      	orrs	r1, r2
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001426:	4311      	orrs	r1, r2
 8001428:	687a      	ldr	r2, [r7, #4]
 800142a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800142c:	4311      	orrs	r1, r2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	69d2      	ldr	r2, [r2, #28]
 8001432:	4311      	orrs	r1, r2
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	6a12      	ldr	r2, [r2, #32]
 8001438:	4311      	orrs	r1, r2
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6992      	ldr	r2, [r2, #24]
 800143e:	4311      	orrs	r1, r2
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001444:	4311      	orrs	r1, r2
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	6812      	ldr	r2, [r2, #0]
 800144a:	430b      	orrs	r3, r1
 800144c:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 f94c 	bl	80016ec <LCD_WaitForSynchro>
 8001454:	4603      	mov	r3, r0
 8001456:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8001458:	7cfb      	ldrb	r3, [r7, #19]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <HAL_LCD_Init+0xca>
  {
    return status;
 800145e:	7cfb      	ldrb	r3, [r7, #19]
 8001460:	e053      	b.n	800150a <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691b      	ldr	r3, [r3, #16]
 8001474:	431a      	orrs	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	431a      	orrs	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001480:	431a      	orrs	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	430a      	orrs	r2, r1
 8001488:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f042 0201 	orr.w	r2, r2, #1
 8001498:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800149a:	f7ff f8d5 	bl	8000648 <HAL_GetTick>
 800149e:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80014a0:	e00c      	b.n	80014bc <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80014a2:	f7ff f8d1 	bl	8000648 <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014b0:	d904      	bls.n	80014bc <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2208      	movs	r2, #8
 80014b6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e026      	b.n	800150a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d1eb      	bne.n	80014a2 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80014ca:	f7ff f8bd 	bl	8000648 <HAL_GetTick>
 80014ce:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80014d0:	e00c      	b.n	80014ec <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80014d2:	f7ff f8b9 	bl	8000648 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014e0:	d904      	bls.n	80014ec <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2210      	movs	r2, #16
 80014e6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e00e      	b.n	800150a <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	2b10      	cmp	r3, #16
 80014f8:	d1eb      	bne.n	80014d2 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2200      	movs	r2, #0
 80014fe:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	2201      	movs	r2, #1
 8001504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8001508:	7cfb      	ldrb	r3, [r7, #19]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	fc00000e 	.word	0xfc00000e

08001518 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
 8001524:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800152c:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800152e:	7dfb      	ldrb	r3, [r7, #23]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d002      	beq.n	800153a <HAL_LCD_Write+0x22>
 8001534:	7dfb      	ldrb	r3, [r7, #23]
 8001536:	2b02      	cmp	r3, #2
 8001538:	d144      	bne.n	80015c4 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b01      	cmp	r3, #1
 8001544:	d12a      	bne.n	800159c <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800154c:	2b01      	cmp	r3, #1
 800154e:	d101      	bne.n	8001554 <HAL_LCD_Write+0x3c>
 8001550:	2302      	movs	r3, #2
 8001552:	e038      	b.n	80015c6 <HAL_LCD_Write+0xae>
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2201      	movs	r2, #1
 8001558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2202      	movs	r2, #2
 8001560:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001564:	f7ff f870 	bl	8000648 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800156a:	e010      	b.n	800158e <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800156c:	f7ff f86c 	bl	8000648 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800157a:	d908      	bls.n	800158e <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2202      	movs	r2, #2
 8001580:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e01b      	b.n	80015c6 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b04      	cmp	r3, #4
 800159a:	d0e7      	beq.n	800156c <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	3304      	adds	r3, #4
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	685a      	ldr	r2, [r3, #4]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	401a      	ands	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	6819      	ldr	r1, [r3, #0]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	431a      	orrs	r2, r3
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	3304      	adds	r3, #4
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	440b      	add	r3, r1
 80015be:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80015c0:	2300      	movs	r3, #0
 80015c2:	e000      	b.n	80015c6 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
  }
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3718      	adds	r7, #24
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}

080015ce <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	b086      	sub	sp, #24
 80015d2:	af00      	add	r7, sp, #0
 80015d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80015e0:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80015e2:	7cbb      	ldrb	r3, [r7, #18]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d002      	beq.n	80015ee <HAL_LCD_Clear+0x20>
 80015e8:	7cbb      	ldrb	r3, [r7, #18]
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d140      	bne.n	8001670 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_LCD_Clear+0x2e>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e03a      	b.n	8001672 <HAL_LCD_Clear+0xa4>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 800160c:	f7ff f81c 	bl	8000648 <HAL_GetTick>
 8001610:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001612:	e010      	b.n	8001636 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001614:	f7ff f818 	bl	8000648 <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001622:	d908      	bls.n	8001636 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2202      	movs	r2, #2
 8001628:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e01d      	b.n	8001672 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	2b04      	cmp	r3, #4
 8001642:	d0e7      	beq.n	8001614 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	e00a      	b.n	8001660 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3304      	adds	r3, #4
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	2200      	movs	r2, #0
 8001658:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	3301      	adds	r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	2b0f      	cmp	r3, #15
 8001664:	d9f1      	bls.n	800164a <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 f807 	bl	800167a <HAL_LCD_UpdateDisplayRequest>
 800166c:	4603      	mov	r3, r0
 800166e:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8001670:	7cfb      	ldrb	r3, [r7, #19]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b084      	sub	sp, #16
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2208      	movs	r2, #8
 8001688:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f042 0204 	orr.w	r2, r2, #4
 8001698:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800169a:	f7fe ffd5 	bl	8000648 <HAL_GetTick>
 800169e:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80016a0:	e010      	b.n	80016c4 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80016a2:	f7fe ffd1 	bl	8000648 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016b0:	d908      	bls.n	80016c4 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	2204      	movs	r2, #4
 80016b6:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e00f      	b.n	80016e4 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 0308 	and.w	r3, r3, #8
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d1e7      	bne.n	80016a2 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2201      	movs	r2, #1
 80016d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2200      	movs	r2, #0
 80016de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b084      	sub	sp, #16
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80016f4:	f7fe ffa8 	bl	8000648 <HAL_GetTick>
 80016f8:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80016fa:	e00c      	b.n	8001716 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80016fc:	f7fe ffa4 	bl	8000648 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800170a:	d904      	bls.n	8001716 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e007      	b.n	8001726 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	2b20      	cmp	r3, #32
 8001722:	d1eb      	bne.n	80016fc <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3710      	adds	r7, #16
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
	...

08001730 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <HAL_PWREx_GetVoltageRange+0x18>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800173c:	4618      	mov	r0, r3
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40007000 	.word	0x40007000

0800174c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800175a:	d130      	bne.n	80017be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800175c:	4b23      	ldr	r3, [pc, #140]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001768:	d038      	beq.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800176a:	4b20      	ldr	r3, [pc, #128]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001772:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001774:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001778:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800177a:	4b1d      	ldr	r3, [pc, #116]	; (80017f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2232      	movs	r2, #50	; 0x32
 8001780:	fb02 f303 	mul.w	r3, r2, r3
 8001784:	4a1b      	ldr	r2, [pc, #108]	; (80017f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	0c9b      	lsrs	r3, r3, #18
 800178c:	3301      	adds	r3, #1
 800178e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001790:	e002      	b.n	8001798 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	3b01      	subs	r3, #1
 8001796:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001798:	4b14      	ldr	r3, [pc, #80]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a4:	d102      	bne.n	80017ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d1f2      	bne.n	8001792 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017ac:	4b0f      	ldr	r3, [pc, #60]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ae:	695b      	ldr	r3, [r3, #20]
 80017b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017b8:	d110      	bne.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e00f      	b.n	80017de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80017c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017ca:	d007      	beq.n	80017dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80017d4:	4a05      	ldr	r2, [pc, #20]	; (80017ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80017d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	40007000 	.word	0x40007000
 80017f0:	20000008 	.word	0x20000008
 80017f4:	431bde83 	.word	0x431bde83

080017f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b088      	sub	sp, #32
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d101      	bne.n	800180a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e39d      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800180a:	4ba4      	ldr	r3, [pc, #656]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 030c 	and.w	r3, r3, #12
 8001812:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001814:	4ba1      	ldr	r3, [pc, #644]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f003 0303 	and.w	r3, r3, #3
 800181c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0310 	and.w	r3, r3, #16
 8001826:	2b00      	cmp	r3, #0
 8001828:	f000 80e1 	beq.w	80019ee <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800182c:	69bb      	ldr	r3, [r7, #24]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d007      	beq.n	8001842 <HAL_RCC_OscConfig+0x4a>
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	2b0c      	cmp	r3, #12
 8001836:	f040 8088 	bne.w	800194a <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b01      	cmp	r3, #1
 800183e:	f040 8084 	bne.w	800194a <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001842:	4b96      	ldr	r3, [pc, #600]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <HAL_RCC_OscConfig+0x62>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d101      	bne.n	800185a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e375      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a1a      	ldr	r2, [r3, #32]
 800185e:	4b8f      	ldr	r3, [pc, #572]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0308 	and.w	r3, r3, #8
 8001866:	2b00      	cmp	r3, #0
 8001868:	d004      	beq.n	8001874 <HAL_RCC_OscConfig+0x7c>
 800186a:	4b8c      	ldr	r3, [pc, #560]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001872:	e005      	b.n	8001880 <HAL_RCC_OscConfig+0x88>
 8001874:	4b89      	ldr	r3, [pc, #548]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001876:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800187a:	091b      	lsrs	r3, r3, #4
 800187c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001880:	4293      	cmp	r3, r2
 8001882:	d223      	bcs.n	80018cc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	4618      	mov	r0, r3
 800188a:	f000 fd09 	bl	80022a0 <RCC_SetFlashLatencyFromMSIRange>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e356      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001898:	4b80      	ldr	r3, [pc, #512]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a7f      	ldr	r2, [pc, #508]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	4b7d      	ldr	r3, [pc, #500]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a1b      	ldr	r3, [r3, #32]
 80018b0:	497a      	ldr	r1, [pc, #488]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018b6:	4b79      	ldr	r3, [pc, #484]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69db      	ldr	r3, [r3, #28]
 80018c2:	021b      	lsls	r3, r3, #8
 80018c4:	4975      	ldr	r1, [pc, #468]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	604b      	str	r3, [r1, #4]
 80018ca:	e022      	b.n	8001912 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80018cc:	4b73      	ldr	r3, [pc, #460]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a72      	ldr	r2, [pc, #456]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018d2:	f043 0308 	orr.w	r3, r3, #8
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b70      	ldr	r3, [pc, #448]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	496d      	ldr	r1, [pc, #436]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018e6:	4313      	orrs	r3, r2
 80018e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80018ea:	4b6c      	ldr	r3, [pc, #432]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	021b      	lsls	r3, r3, #8
 80018f8:	4968      	ldr	r1, [pc, #416]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80018fa:	4313      	orrs	r3, r2
 80018fc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a1b      	ldr	r3, [r3, #32]
 8001902:	4618      	mov	r0, r3
 8001904:	f000 fccc 	bl	80022a0 <RCC_SetFlashLatencyFromMSIRange>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e319      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001912:	f000 fc03 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8001916:	4601      	mov	r1, r0
 8001918:	4b60      	ldr	r3, [pc, #384]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	091b      	lsrs	r3, r3, #4
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	4a5f      	ldr	r2, [pc, #380]	; (8001aa0 <HAL_RCC_OscConfig+0x2a8>)
 8001924:	5cd3      	ldrb	r3, [r2, r3]
 8001926:	f003 031f 	and.w	r3, r3, #31
 800192a:	fa21 f303 	lsr.w	r3, r1, r3
 800192e:	4a5d      	ldr	r2, [pc, #372]	; (8001aa4 <HAL_RCC_OscConfig+0x2ac>)
 8001930:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001932:	4b5d      	ldr	r3, [pc, #372]	; (8001aa8 <HAL_RCC_OscConfig+0x2b0>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fe3a 	bl	80005b0 <HAL_InitTick>
 800193c:	4603      	mov	r3, r0
 800193e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d052      	beq.n	80019ec <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8001946:	7bfb      	ldrb	r3, [r7, #15]
 8001948:	e2fd      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	699b      	ldr	r3, [r3, #24]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d032      	beq.n	80019b8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001952:	4b52      	ldr	r3, [pc, #328]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4a51      	ldr	r2, [pc, #324]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800195e:	f7fe fe73 	bl	8000648 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001966:	f7fe fe6f 	bl	8000648 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b02      	cmp	r3, #2
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e2e6      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001978:	4b48      	ldr	r3, [pc, #288]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0302 	and.w	r3, r3, #2
 8001980:	2b00      	cmp	r3, #0
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001984:	4b45      	ldr	r3, [pc, #276]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a44      	ldr	r2, [pc, #272]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	6013      	str	r3, [r2, #0]
 8001990:	4b42      	ldr	r3, [pc, #264]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	493f      	ldr	r1, [pc, #252]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 800199e:	4313      	orrs	r3, r2
 80019a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019a2:	4b3e      	ldr	r3, [pc, #248]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	021b      	lsls	r3, r3, #8
 80019b0:	493a      	ldr	r1, [pc, #232]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	604b      	str	r3, [r1, #4]
 80019b6:	e01a      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80019b8:	4b38      	ldr	r3, [pc, #224]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a37      	ldr	r2, [pc, #220]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019be:	f023 0301 	bic.w	r3, r3, #1
 80019c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80019c4:	f7fe fe40 	bl	8000648 <HAL_GetTick>
 80019c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019ca:	e008      	b.n	80019de <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80019cc:	f7fe fe3c 	bl	8000648 <HAL_GetTick>
 80019d0:	4602      	mov	r2, r0
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e2b3      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80019de:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 0302 	and.w	r3, r3, #2
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1f0      	bne.n	80019cc <HAL_RCC_OscConfig+0x1d4>
 80019ea:	e000      	b.n	80019ee <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80019ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d074      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80019fa:	69bb      	ldr	r3, [r7, #24]
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d005      	beq.n	8001a0c <HAL_RCC_OscConfig+0x214>
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	2b0c      	cmp	r3, #12
 8001a04:	d10e      	bne.n	8001a24 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	2b03      	cmp	r3, #3
 8001a0a:	d10b      	bne.n	8001a24 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0c:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d064      	beq.n	8001ae2 <HAL_RCC_OscConfig+0x2ea>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d160      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e290      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a2c:	d106      	bne.n	8001a3c <HAL_RCC_OscConfig+0x244>
 8001a2e:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a1a      	ldr	r2, [pc, #104]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a38:	6013      	str	r3, [r2, #0]
 8001a3a:	e01d      	b.n	8001a78 <HAL_RCC_OscConfig+0x280>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a44:	d10c      	bne.n	8001a60 <HAL_RCC_OscConfig+0x268>
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a14      	ldr	r2, [pc, #80]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a5c:	6013      	str	r3, [r2, #0]
 8001a5e:	e00b      	b.n	8001a78 <HAL_RCC_OscConfig+0x280>
 8001a60:	4b0e      	ldr	r3, [pc, #56]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0d      	ldr	r2, [pc, #52]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a6a:	6013      	str	r3, [r2, #0]
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0a      	ldr	r2, [pc, #40]	; (8001a9c <HAL_RCC_OscConfig+0x2a4>)
 8001a72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d01c      	beq.n	8001aba <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a80:	f7fe fde2 	bl	8000648 <HAL_GetTick>
 8001a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a86:	e011      	b.n	8001aac <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a88:	f7fe fdde 	bl	8000648 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	2b64      	cmp	r3, #100	; 0x64
 8001a94:	d90a      	bls.n	8001aac <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a96:	2303      	movs	r3, #3
 8001a98:	e255      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
 8001a9a:	bf00      	nop
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	0800b760 	.word	0x0800b760
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001aac:	4bae      	ldr	r3, [pc, #696]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0e7      	beq.n	8001a88 <HAL_RCC_OscConfig+0x290>
 8001ab8:	e014      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aba:	f7fe fdc5 	bl	8000648 <HAL_GetTick>
 8001abe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ac0:	e008      	b.n	8001ad4 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ac2:	f7fe fdc1 	bl	8000648 <HAL_GetTick>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	2b64      	cmp	r3, #100	; 0x64
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e238      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ad4:	4ba4      	ldr	r3, [pc, #656]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1f0      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x2ca>
 8001ae0:	e000      	b.n	8001ae4 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d060      	beq.n	8001bb2 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	2b04      	cmp	r3, #4
 8001af4:	d005      	beq.n	8001b02 <HAL_RCC_OscConfig+0x30a>
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	2b0c      	cmp	r3, #12
 8001afa:	d119      	bne.n	8001b30 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d116      	bne.n	8001b30 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b02:	4b99      	ldr	r3, [pc, #612]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d005      	beq.n	8001b1a <HAL_RCC_OscConfig+0x322>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	e215      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1a:	4b93      	ldr	r3, [pc, #588]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	691b      	ldr	r3, [r3, #16]
 8001b26:	061b      	lsls	r3, r3, #24
 8001b28:	498f      	ldr	r1, [pc, #572]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b2e:	e040      	b.n	8001bb2 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	68db      	ldr	r3, [r3, #12]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d023      	beq.n	8001b80 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b38:	4b8b      	ldr	r3, [pc, #556]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a8a      	ldr	r2, [pc, #552]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b44:	f7fe fd80 	bl	8000648 <HAL_GetTick>
 8001b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b4c:	f7fe fd7c 	bl	8000648 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e1f3      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b5e:	4b82      	ldr	r3, [pc, #520]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d0f0      	beq.n	8001b4c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6a:	4b7f      	ldr	r3, [pc, #508]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	691b      	ldr	r3, [r3, #16]
 8001b76:	061b      	lsls	r3, r3, #24
 8001b78:	497b      	ldr	r1, [pc, #492]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	604b      	str	r3, [r1, #4]
 8001b7e:	e018      	b.n	8001bb2 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b80:	4b79      	ldr	r3, [pc, #484]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a78      	ldr	r2, [pc, #480]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001b86:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b8c:	f7fe fd5c 	bl	8000648 <HAL_GetTick>
 8001b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b94:	f7fe fd58 	bl	8000648 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e1cf      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ba6:	4b70      	ldr	r3, [pc, #448]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d1f0      	bne.n	8001b94 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d03c      	beq.n	8001c38 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d01c      	beq.n	8001c00 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc6:	4b68      	ldr	r3, [pc, #416]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bcc:	4a66      	ldr	r2, [pc, #408]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd6:	f7fe fd37 	bl	8000648 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bde:	f7fe fd33 	bl	8000648 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e1aa      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bf0:	4b5d      	ldr	r3, [pc, #372]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d0ef      	beq.n	8001bde <HAL_RCC_OscConfig+0x3e6>
 8001bfe:	e01b      	b.n	8001c38 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c00:	4b59      	ldr	r3, [pc, #356]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c06:	4a58      	ldr	r2, [pc, #352]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c08:	f023 0301 	bic.w	r3, r3, #1
 8001c0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c10:	f7fe fd1a 	bl	8000648 <HAL_GetTick>
 8001c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c18:	f7fe fd16 	bl	8000648 <HAL_GetTick>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d901      	bls.n	8001c2a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8001c26:	2303      	movs	r3, #3
 8001c28:	e18d      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001c2a:	4b4f      	ldr	r3, [pc, #316]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1ef      	bne.n	8001c18 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f000 80a5 	beq.w	8001d90 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c46:	2300      	movs	r3, #0
 8001c48:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001c4a:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10d      	bne.n	8001c72 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c56:	4b44      	ldr	r3, [pc, #272]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5a:	4a43      	ldr	r2, [pc, #268]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c60:	6593      	str	r3, [r2, #88]	; 0x58
 8001c62:	4b41      	ldr	r3, [pc, #260]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c72:	4b3e      	ldr	r3, [pc, #248]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d118      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c7e:	4b3b      	ldr	r3, [pc, #236]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a3a      	ldr	r2, [pc, #232]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c8a:	f7fe fcdd 	bl	8000648 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c92:	f7fe fcd9 	bl	8000648 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e150      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001ca4:	4b31      	ldr	r3, [pc, #196]	; (8001d6c <HAL_RCC_OscConfig+0x574>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d108      	bne.n	8001cca <HAL_RCC_OscConfig+0x4d2>
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cbe:	4a2a      	ldr	r2, [pc, #168]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cc8:	e024      	b.n	8001d14 <HAL_RCC_OscConfig+0x51c>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	2b05      	cmp	r3, #5
 8001cd0:	d110      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x4fc>
 8001cd2:	4b25      	ldr	r3, [pc, #148]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cd8:	4a23      	ldr	r2, [pc, #140]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cda:	f043 0304 	orr.w	r3, r3, #4
 8001cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ce2:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ce8:	4a1f      	ldr	r2, [pc, #124]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001cf2:	e00f      	b.n	8001d14 <HAL_RCC_OscConfig+0x51c>
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cfa:	4a1b      	ldr	r2, [pc, #108]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001cfc:	f023 0301 	bic.w	r3, r3, #1
 8001d00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d04:	4b18      	ldr	r3, [pc, #96]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d0a:	4a17      	ldr	r2, [pc, #92]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001d0c:	f023 0304 	bic.w	r3, r3, #4
 8001d10:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d016      	beq.n	8001d4a <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d1c:	f7fe fc94 	bl	8000648 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d22:	e00a      	b.n	8001d3a <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d24:	f7fe fc90 	bl	8000648 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e105      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d3a:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <HAL_RCC_OscConfig+0x570>)
 8001d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d0ed      	beq.n	8001d24 <HAL_RCC_OscConfig+0x52c>
 8001d48:	e019      	b.n	8001d7e <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d4a:	f7fe fc7d 	bl	8000648 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d50:	e00e      	b.n	8001d70 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d52:	f7fe fc79 	bl	8000648 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d905      	bls.n	8001d70 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e0ee      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d70:	4b77      	ldr	r3, [pc, #476]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1e9      	bne.n	8001d52 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d7e:	7ffb      	ldrb	r3, [r7, #31]
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d105      	bne.n	8001d90 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d84:	4b72      	ldr	r3, [pc, #456]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d88:	4a71      	ldr	r2, [pc, #452]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001d8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 80d5 	beq.w	8001f44 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b0c      	cmp	r3, #12
 8001d9e:	f000 808e 	beq.w	8001ebe <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d15b      	bne.n	8001e62 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001daa:	4b69      	ldr	r3, [pc, #420]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a68      	ldr	r2, [pc, #416]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001db0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001db4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db6:	f7fe fc47 	bl	8000648 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbe:	f7fe fc43 	bl	8000648 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e0ba      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dd0:	4b5f      	ldr	r3, [pc, #380]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1f0      	bne.n	8001dbe <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ddc:	4b5c      	ldr	r3, [pc, #368]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	4b5c      	ldr	r3, [pc, #368]	; (8001f54 <HAL_RCC_OscConfig+0x75c>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dec:	3a01      	subs	r2, #1
 8001dee:	0112      	lsls	r2, r2, #4
 8001df0:	4311      	orrs	r1, r2
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001df6:	0212      	lsls	r2, r2, #8
 8001df8:	4311      	orrs	r1, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001dfe:	0852      	lsrs	r2, r2, #1
 8001e00:	3a01      	subs	r2, #1
 8001e02:	0552      	lsls	r2, r2, #21
 8001e04:	4311      	orrs	r1, r2
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001e0a:	0852      	lsrs	r2, r2, #1
 8001e0c:	3a01      	subs	r2, #1
 8001e0e:	0652      	lsls	r2, r2, #25
 8001e10:	4311      	orrs	r1, r2
 8001e12:	687a      	ldr	r2, [r7, #4]
 8001e14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001e16:	0912      	lsrs	r2, r2, #4
 8001e18:	0452      	lsls	r2, r2, #17
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	494c      	ldr	r1, [pc, #304]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e22:	4b4b      	ldr	r3, [pc, #300]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a4a      	ldr	r2, [pc, #296]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e2c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e2e:	4b48      	ldr	r3, [pc, #288]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	4a47      	ldr	r2, [pc, #284]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e38:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e3a:	f7fe fc05 	bl	8000648 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e42:	f7fe fc01 	bl	8000648 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e078      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e54:	4b3e      	ldr	r3, [pc, #248]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d0f0      	beq.n	8001e42 <HAL_RCC_OscConfig+0x64a>
 8001e60:	e070      	b.n	8001f44 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e62:	4b3b      	ldr	r3, [pc, #236]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a3a      	ldr	r2, [pc, #232]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e6c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001e6e:	4b38      	ldr	r3, [pc, #224]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d105      	bne.n	8001e86 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001e7a:	4b35      	ldr	r3, [pc, #212]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	4a34      	ldr	r2, [pc, #208]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e80:	f023 0303 	bic.w	r3, r3, #3
 8001e84:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001e86:	4b32      	ldr	r3, [pc, #200]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	4a31      	ldr	r2, [pc, #196]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001e8c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001e90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e94:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e96:	f7fe fbd7 	bl	8000648 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e9e:	f7fe fbd3 	bl	8000648 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e04a      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eb0:	4b27      	ldr	r3, [pc, #156]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1f0      	bne.n	8001e9e <HAL_RCC_OscConfig+0x6a6>
 8001ebc:	e042      	b.n	8001f44 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e03d      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001eca:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <HAL_RCC_OscConfig+0x758>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f003 0203 	and.w	r2, r3, #3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d130      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d127      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efa:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d11f      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f0a:	2a07      	cmp	r2, #7
 8001f0c:	bf14      	ite	ne
 8001f0e:	2201      	movne	r2, #1
 8001f10:	2200      	moveq	r2, #0
 8001f12:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d113      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f22:	085b      	lsrs	r3, r3, #1
 8001f24:	3b01      	subs	r3, #1
 8001f26:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d109      	bne.n	8001f40 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	085b      	lsrs	r3, r3, #1
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d001      	beq.n	8001f44 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e000      	b.n	8001f46 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	f99d808c 	.word	0xf99d808c

08001f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e0c8      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f6c:	4b66      	ldr	r3, [pc, #408]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0307 	and.w	r3, r3, #7
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d910      	bls.n	8001f9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f7a:	4b63      	ldr	r3, [pc, #396]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 0207 	bic.w	r2, r3, #7
 8001f82:	4961      	ldr	r1, [pc, #388]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f8a:	4b5f      	ldr	r3, [pc, #380]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d001      	beq.n	8001f9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e0b0      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d04c      	beq.n	8002042 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2b03      	cmp	r3, #3
 8001fae:	d107      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fb0:	4b56      	ldr	r3, [pc, #344]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d121      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e09e      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d107      	bne.n	8001fd8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fc8:	4b50      	ldr	r3, [pc, #320]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d115      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e092      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d107      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fe0:	4b4a      	ldr	r3, [pc, #296]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0302 	and.w	r3, r3, #2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d109      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	e086      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ff0:	4b46      	ldr	r3, [pc, #280]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e07e      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002000:	4b42      	ldr	r3, [pc, #264]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f023 0203 	bic.w	r2, r3, #3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	493f      	ldr	r1, [pc, #252]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 800200e:	4313      	orrs	r3, r2
 8002010:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002012:	f7fe fb19 	bl	8000648 <HAL_GetTick>
 8002016:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002018:	e00a      	b.n	8002030 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800201a:	f7fe fb15 	bl	8000648 <HAL_GetTick>
 800201e:	4602      	mov	r2, r0
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	1ad3      	subs	r3, r2, r3
 8002024:	f241 3288 	movw	r2, #5000	; 0x1388
 8002028:	4293      	cmp	r3, r2
 800202a:	d901      	bls.n	8002030 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e066      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002030:	4b36      	ldr	r3, [pc, #216]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 020c 	and.w	r2, r3, #12
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	429a      	cmp	r2, r3
 8002040:	d1eb      	bne.n	800201a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d008      	beq.n	8002060 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204e:	4b2f      	ldr	r3, [pc, #188]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	492c      	ldr	r1, [pc, #176]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 800205c:	4313      	orrs	r3, r2
 800205e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002060:	4b29      	ldr	r3, [pc, #164]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d210      	bcs.n	8002090 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b26      	ldr	r3, [pc, #152]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f023 0207 	bic.w	r2, r3, #7
 8002076:	4924      	ldr	r1, [pc, #144]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800207e:	4b22      	ldr	r3, [pc, #136]	; (8002108 <HAL_RCC_ClockConfig+0x1b0>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d001      	beq.n	8002090 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e036      	b.n	80020fe <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0304 	and.w	r3, r3, #4
 8002098:	2b00      	cmp	r3, #0
 800209a:	d008      	beq.n	80020ae <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	4918      	ldr	r1, [pc, #96]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d009      	beq.n	80020ce <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020ba:	4b14      	ldr	r3, [pc, #80]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	4910      	ldr	r1, [pc, #64]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020ce:	f000 f825 	bl	800211c <HAL_RCC_GetSysClockFreq>
 80020d2:	4601      	mov	r1, r0
 80020d4:	4b0d      	ldr	r3, [pc, #52]	; (800210c <HAL_RCC_ClockConfig+0x1b4>)
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	4a0c      	ldr	r2, [pc, #48]	; (8002110 <HAL_RCC_ClockConfig+0x1b8>)
 80020e0:	5cd3      	ldrb	r3, [r2, r3]
 80020e2:	f003 031f 	and.w	r3, r3, #31
 80020e6:	fa21 f303 	lsr.w	r3, r1, r3
 80020ea:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <HAL_RCC_ClockConfig+0x1bc>)
 80020ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <HAL_RCC_ClockConfig+0x1c0>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7fe fa5c 	bl	80005b0 <HAL_InitTick>
 80020f8:	4603      	mov	r3, r0
 80020fa:	72fb      	strb	r3, [r7, #11]

  return status;
 80020fc:	7afb      	ldrb	r3, [r7, #11]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3710      	adds	r7, #16
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40022000 	.word	0x40022000
 800210c:	40021000 	.word	0x40021000
 8002110:	0800b760 	.word	0x0800b760
 8002114:	20000008 	.word	0x20000008
 8002118:	20000000 	.word	0x20000000

0800211c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800211c:	b480      	push	{r7}
 800211e:	b089      	sub	sp, #36	; 0x24
 8002120:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
 8002126:	2300      	movs	r3, #0
 8002128:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212a:	4b3d      	ldr	r3, [pc, #244]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	f003 030c 	and.w	r3, r3, #12
 8002132:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002134:	4b3a      	ldr	r3, [pc, #232]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x34>
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	2b0c      	cmp	r3, #12
 8002148:	d121      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d11e      	bne.n	800218e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002150:	4b33      	ldr	r3, [pc, #204]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	2b00      	cmp	r3, #0
 800215a:	d107      	bne.n	800216c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800215c:	4b30      	ldr	r3, [pc, #192]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 800215e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	61fb      	str	r3, [r7, #28]
 800216a:	e005      	b.n	8002178 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800216c:	4b2c      	ldr	r3, [pc, #176]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	091b      	lsrs	r3, r3, #4
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002178:	4a2a      	ldr	r2, [pc, #168]	; (8002224 <HAL_RCC_GetSysClockFreq+0x108>)
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002180:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d10d      	bne.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800218c:	e00a      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	2b04      	cmp	r3, #4
 8002192:	d102      	bne.n	800219a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002194:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002196:	61bb      	str	r3, [r7, #24]
 8002198:	e004      	b.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	2b08      	cmp	r3, #8
 800219e:	d101      	bne.n	80021a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021a0:	4b22      	ldr	r3, [pc, #136]	; (800222c <HAL_RCC_GetSysClockFreq+0x110>)
 80021a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	2b0c      	cmp	r3, #12
 80021a8:	d133      	bne.n	8002212 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021aa:	4b1d      	ldr	r3, [pc, #116]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021ac:	68db      	ldr	r3, [r3, #12]
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d002      	beq.n	80021c0 <HAL_RCC_GetSysClockFreq+0xa4>
 80021ba:	2b03      	cmp	r3, #3
 80021bc:	d003      	beq.n	80021c6 <HAL_RCC_GetSysClockFreq+0xaa>
 80021be:	e005      	b.n	80021cc <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80021c0:	4b19      	ldr	r3, [pc, #100]	; (8002228 <HAL_RCC_GetSysClockFreq+0x10c>)
 80021c2:	617b      	str	r3, [r7, #20]
      break;
 80021c4:	e005      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80021c6:	4b19      	ldr	r3, [pc, #100]	; (800222c <HAL_RCC_GetSysClockFreq+0x110>)
 80021c8:	617b      	str	r3, [r7, #20]
      break;
 80021ca:	e002      	b.n	80021d2 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80021cc:	69fb      	ldr	r3, [r7, #28]
 80021ce:	617b      	str	r3, [r7, #20]
      break;
 80021d0:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021d2:	4b13      	ldr	r3, [pc, #76]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	3301      	adds	r3, #1
 80021de:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021e0:	4b0f      	ldr	r3, [pc, #60]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021ea:	697a      	ldr	r2, [r7, #20]
 80021ec:	fb02 f203 	mul.w	r2, r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021f6:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <HAL_RCC_GetSysClockFreq+0x104>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	0e5b      	lsrs	r3, r3, #25
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	3301      	adds	r3, #1
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002210:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002212:	69bb      	ldr	r3, [r7, #24]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3724      	adds	r7, #36	; 0x24
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	40021000 	.word	0x40021000
 8002224:	0800b778 	.word	0x0800b778
 8002228:	00f42400 	.word	0x00f42400
 800222c:	007a1200 	.word	0x007a1200

08002230 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002234:	4b03      	ldr	r3, [pc, #12]	; (8002244 <HAL_RCC_GetHCLKFreq+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000008 	.word	0x20000008

08002248 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800224c:	f7ff fff0 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 8002250:	4601      	mov	r1, r0
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	0a1b      	lsrs	r3, r3, #8
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	4a04      	ldr	r2, [pc, #16]	; (8002270 <HAL_RCC_GetPCLK1Freq+0x28>)
 800225e:	5cd3      	ldrb	r3, [r2, r3]
 8002260:	f003 031f 	and.w	r3, r3, #31
 8002264:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002268:	4618      	mov	r0, r3
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40021000 	.word	0x40021000
 8002270:	0800b770 	.word	0x0800b770

08002274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002278:	f7ff ffda 	bl	8002230 <HAL_RCC_GetHCLKFreq>
 800227c:	4601      	mov	r1, r0
 800227e:	4b06      	ldr	r3, [pc, #24]	; (8002298 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	0adb      	lsrs	r3, r3, #11
 8002284:	f003 0307 	and.w	r3, r3, #7
 8002288:	4a04      	ldr	r2, [pc, #16]	; (800229c <HAL_RCC_GetPCLK2Freq+0x28>)
 800228a:	5cd3      	ldrb	r3, [r2, r3]
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002294:	4618      	mov	r0, r3
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40021000 	.word	0x40021000
 800229c:	0800b770 	.word	0x0800b770

080022a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b086      	sub	sp, #24
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80022a8:	2300      	movs	r3, #0
 80022aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80022ac:	4b2a      	ldr	r3, [pc, #168]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80022b8:	f7ff fa3a 	bl	8001730 <HAL_PWREx_GetVoltageRange>
 80022bc:	6178      	str	r0, [r7, #20]
 80022be:	e014      	b.n	80022ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80022c0:	4b25      	ldr	r3, [pc, #148]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c4:	4a24      	ldr	r2, [pc, #144]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ca:	6593      	str	r3, [r2, #88]	; 0x58
 80022cc:	4b22      	ldr	r3, [pc, #136]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80022d8:	f7ff fa2a 	bl	8001730 <HAL_PWREx_GetVoltageRange>
 80022dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80022de:	4b1e      	ldr	r3, [pc, #120]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e2:	4a1d      	ldr	r2, [pc, #116]	; (8002358 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80022e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80022f0:	d10b      	bne.n	800230a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b80      	cmp	r3, #128	; 0x80
 80022f6:	d919      	bls.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2ba0      	cmp	r3, #160	; 0xa0
 80022fc:	d902      	bls.n	8002304 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80022fe:	2302      	movs	r3, #2
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	e013      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002304:	2301      	movs	r3, #1
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	e010      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b80      	cmp	r3, #128	; 0x80
 800230e:	d902      	bls.n	8002316 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002310:	2303      	movs	r3, #3
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	e00a      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2b80      	cmp	r3, #128	; 0x80
 800231a:	d102      	bne.n	8002322 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800231c:	2302      	movs	r3, #2
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	e004      	b.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2b70      	cmp	r3, #112	; 0x70
 8002326:	d101      	bne.n	800232c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002328:	2301      	movs	r3, #1
 800232a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f023 0207 	bic.w	r2, r3, #7
 8002334:	4909      	ldr	r1, [pc, #36]	; (800235c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	429a      	cmp	r2, r3
 8002348:	d001      	beq.n	800234e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40021000 	.word	0x40021000
 800235c:	40022000 	.word	0x40022000

08002360 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002368:	2300      	movs	r3, #0
 800236a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800236c:	2300      	movs	r3, #0
 800236e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002378:	2b00      	cmp	r3, #0
 800237a:	d03f      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002380:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002384:	d01c      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002386:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800238a:	d802      	bhi.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800238c:	2b00      	cmp	r3, #0
 800238e:	d00e      	beq.n	80023ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8002390:	e01f      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8002392:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002396:	d003      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002398:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800239c:	d01c      	beq.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800239e:	e018      	b.n	80023d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023a0:	4b85      	ldr	r3, [pc, #532]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4a84      	ldr	r2, [pc, #528]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023aa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023ac:	e015      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3304      	adds	r3, #4
 80023b2:	2100      	movs	r1, #0
 80023b4:	4618      	mov	r0, r3
 80023b6:	f000 fab9 	bl	800292c <RCCEx_PLLSAI1_Config>
 80023ba:	4603      	mov	r3, r0
 80023bc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023be:	e00c      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	3320      	adds	r3, #32
 80023c4:	2100      	movs	r1, #0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 fba0 	bl	8002b0c <RCCEx_PLLSAI2_Config>
 80023cc:	4603      	mov	r3, r0
 80023ce:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023d0:	e003      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	74fb      	strb	r3, [r7, #19]
      break;
 80023d6:	e000      	b.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80023d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023da:	7cfb      	ldrb	r3, [r7, #19]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10b      	bne.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80023e0:	4b75      	ldr	r3, [pc, #468]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023e6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023ee:	4972      	ldr	r1, [pc, #456]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80023f6:	e001      	b.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f8:	7cfb      	ldrb	r3, [r7, #19]
 80023fa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d03f      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800240c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002410:	d01c      	beq.n	800244c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002412:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002416:	d802      	bhi.n	800241e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00e      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800241c:	e01f      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800241e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002422:	d003      	beq.n	800242c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002424:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002428:	d01c      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800242a:	e018      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800242c:	4b62      	ldr	r3, [pc, #392]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4a61      	ldr	r2, [pc, #388]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002436:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002438:	e015      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3304      	adds	r3, #4
 800243e:	2100      	movs	r1, #0
 8002440:	4618      	mov	r0, r3
 8002442:	f000 fa73 	bl	800292c <RCCEx_PLLSAI1_Config>
 8002446:	4603      	mov	r3, r0
 8002448:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800244a:	e00c      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3320      	adds	r3, #32
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f000 fb5a 	bl	8002b0c <RCCEx_PLLSAI2_Config>
 8002458:	4603      	mov	r3, r0
 800245a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800245c:	e003      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	74fb      	strb	r3, [r7, #19]
      break;
 8002462:	e000      	b.n	8002466 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002464:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002466:	7cfb      	ldrb	r3, [r7, #19]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d10b      	bne.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800246c:	4b52      	ldr	r3, [pc, #328]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800246e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002472:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800247a:	494f      	ldr	r1, [pc, #316]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800247c:	4313      	orrs	r3, r2
 800247e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002482:	e001      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002484:	7cfb      	ldrb	r3, [r7, #19]
 8002486:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002490:	2b00      	cmp	r3, #0
 8002492:	f000 80a0 	beq.w	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800249a:	4b47      	ldr	r3, [pc, #284]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800249c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80024a6:	2301      	movs	r3, #1
 80024a8:	e000      	b.n	80024ac <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80024aa:	2300      	movs	r3, #0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00d      	beq.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024b0:	4b41      	ldr	r3, [pc, #260]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b4:	4a40      	ldr	r2, [pc, #256]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024ba:	6593      	str	r3, [r2, #88]	; 0x58
 80024bc:	4b3e      	ldr	r3, [pc, #248]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80024be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c4:	60bb      	str	r3, [r7, #8]
 80024c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024c8:	2301      	movs	r3, #1
 80024ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024cc:	4b3b      	ldr	r3, [pc, #236]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a3a      	ldr	r2, [pc, #232]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024d8:	f7fe f8b6 	bl	8000648 <HAL_GetTick>
 80024dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80024de:	e009      	b.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024e0:	f7fe f8b2 	bl	8000648 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d902      	bls.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80024ee:	2303      	movs	r3, #3
 80024f0:	74fb      	strb	r3, [r7, #19]
        break;
 80024f2:	e005      	b.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80024f4:	4b31      	ldr	r3, [pc, #196]	; (80025bc <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0ef      	beq.n	80024e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002500:	7cfb      	ldrb	r3, [r7, #19]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d15c      	bne.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002506:	4b2c      	ldr	r3, [pc, #176]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800250c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002510:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d01f      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	429a      	cmp	r2, r3
 8002522:	d019      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002524:	4b24      	ldr	r3, [pc, #144]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800252a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800252e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002530:	4b21      	ldr	r3, [pc, #132]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002536:	4a20      	ldr	r2, [pc, #128]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800253c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002540:	4b1d      	ldr	r3, [pc, #116]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002546:	4a1c      	ldr	r2, [pc, #112]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800254c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002550:	4a19      	ldr	r2, [pc, #100]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b00      	cmp	r3, #0
 8002560:	d016      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002562:	f7fe f871 	bl	8000648 <HAL_GetTick>
 8002566:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002568:	e00b      	b.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256a:	f7fe f86d 	bl	8000648 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	; 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d902      	bls.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	74fb      	strb	r3, [r7, #19]
            break;
 8002580:	e006      	b.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002582:	4b0d      	ldr	r3, [pc, #52]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ec      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8002590:	7cfb      	ldrb	r3, [r7, #19]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10c      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002596:	4b08      	ldr	r3, [pc, #32]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002598:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800259c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80025a6:	4904      	ldr	r1, [pc, #16]	; (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80025ae:	e009      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025b0:	7cfb      	ldrb	r3, [r7, #19]
 80025b2:	74bb      	strb	r3, [r7, #18]
 80025b4:	e006      	b.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025c0:	7cfb      	ldrb	r3, [r7, #19]
 80025c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c4:	7c7b      	ldrb	r3, [r7, #17]
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d105      	bne.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ca:	4b9e      	ldr	r3, [pc, #632]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ce:	4a9d      	ldr	r2, [pc, #628]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00a      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025e2:	4b98      	ldr	r3, [pc, #608]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025e8:	f023 0203 	bic.w	r2, r3, #3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f0:	4994      	ldr	r1, [pc, #592]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00a      	beq.n	800261a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002604:	4b8f      	ldr	r3, [pc, #572]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260a:	f023 020c 	bic.w	r2, r3, #12
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002612:	498c      	ldr	r1, [pc, #560]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002614:	4313      	orrs	r3, r2
 8002616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0304 	and.w	r3, r3, #4
 8002622:	2b00      	cmp	r3, #0
 8002624:	d00a      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002626:	4b87      	ldr	r3, [pc, #540]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800262c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	4983      	ldr	r1, [pc, #524]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002636:	4313      	orrs	r3, r2
 8002638:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0308 	and.w	r3, r3, #8
 8002644:	2b00      	cmp	r3, #0
 8002646:	d00a      	beq.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002648:	4b7e      	ldr	r3, [pc, #504]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800264a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	497b      	ldr	r1, [pc, #492]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002658:	4313      	orrs	r3, r2
 800265a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00a      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800266a:	4b76      	ldr	r3, [pc, #472]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800266c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002670:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002678:	4972      	ldr	r1, [pc, #456]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800267a:	4313      	orrs	r3, r2
 800267c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0320 	and.w	r3, r3, #32
 8002688:	2b00      	cmp	r3, #0
 800268a:	d00a      	beq.n	80026a2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800268c:	4b6d      	ldr	r3, [pc, #436]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800268e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002692:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800269a:	496a      	ldr	r1, [pc, #424]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800269c:	4313      	orrs	r3, r2
 800269e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d00a      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026ae:	4b65      	ldr	r3, [pc, #404]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026bc:	4961      	ldr	r1, [pc, #388]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00a      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80026d0:	4b5c      	ldr	r3, [pc, #368]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026de:	4959      	ldr	r1, [pc, #356]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026e0:	4313      	orrs	r3, r2
 80026e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026f2:	4b54      	ldr	r3, [pc, #336]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80026f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002700:	4950      	ldr	r1, [pc, #320]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002702:	4313      	orrs	r3, r2
 8002704:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002714:	4b4b      	ldr	r3, [pc, #300]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002716:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002722:	4948      	ldr	r1, [pc, #288]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002736:	4b43      	ldr	r3, [pc, #268]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002738:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002744:	493f      	ldr	r1, [pc, #252]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d028      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002758:	4b3a      	ldr	r3, [pc, #232]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800275a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800275e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002766:	4937      	ldr	r1, [pc, #220]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002768:	4313      	orrs	r3, r2
 800276a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002772:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002776:	d106      	bne.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002778:	4b32      	ldr	r3, [pc, #200]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	4a31      	ldr	r2, [pc, #196]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800277e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002782:	60d3      	str	r3, [r2, #12]
 8002784:	e011      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800278a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800278e:	d10c      	bne.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3304      	adds	r3, #4
 8002794:	2101      	movs	r1, #1
 8002796:	4618      	mov	r0, r3
 8002798:	f000 f8c8 	bl	800292c <RCCEx_PLLSAI1_Config>
 800279c:	4603      	mov	r3, r0
 800279e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80027a0:	7cfb      	ldrb	r3, [r7, #19]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80027a6:	7cfb      	ldrb	r3, [r7, #19]
 80027a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d028      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80027b6:	4b23      	ldr	r3, [pc, #140]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c4:	491f      	ldr	r1, [pc, #124]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027d4:	d106      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d6:	4b1b      	ldr	r3, [pc, #108]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	4a1a      	ldr	r2, [pc, #104]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80027dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027e0:	60d3      	str	r3, [r2, #12]
 80027e2:	e011      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027ec:	d10c      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	3304      	adds	r3, #4
 80027f2:	2101      	movs	r1, #1
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 f899 	bl	800292c <RCCEx_PLLSAI1_Config>
 80027fa:	4603      	mov	r3, r0
 80027fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027fe:	7cfb      	ldrb	r3, [r7, #19]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d02b      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002814:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800281a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002822:	4908      	ldr	r1, [pc, #32]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002824:	4313      	orrs	r3, r2
 8002826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800282e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002832:	d109      	bne.n	8002848 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002834:	4b03      	ldr	r3, [pc, #12]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	4a02      	ldr	r2, [pc, #8]	; (8002844 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800283a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800283e:	60d3      	str	r3, [r2, #12]
 8002840:	e014      	b.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002842:	bf00      	nop
 8002844:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800284c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002850:	d10c      	bne.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3304      	adds	r3, #4
 8002856:	2101      	movs	r1, #1
 8002858:	4618      	mov	r0, r3
 800285a:	f000 f867 	bl	800292c <RCCEx_PLLSAI1_Config>
 800285e:	4603      	mov	r3, r0
 8002860:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002862:	7cfb      	ldrb	r3, [r7, #19]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002868:	7cfb      	ldrb	r3, [r7, #19]
 800286a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d02f      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002878:	4b2b      	ldr	r3, [pc, #172]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800287a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800287e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002886:	4928      	ldr	r1, [pc, #160]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002892:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002896:	d10d      	bne.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3304      	adds	r3, #4
 800289c:	2102      	movs	r1, #2
 800289e:	4618      	mov	r0, r3
 80028a0:	f000 f844 	bl	800292c <RCCEx_PLLSAI1_Config>
 80028a4:	4603      	mov	r3, r0
 80028a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028a8:	7cfb      	ldrb	r3, [r7, #19]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d014      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80028ae:	7cfb      	ldrb	r3, [r7, #19]
 80028b0:	74bb      	strb	r3, [r7, #18]
 80028b2:	e011      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80028b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80028bc:	d10c      	bne.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3320      	adds	r3, #32
 80028c2:	2102      	movs	r1, #2
 80028c4:	4618      	mov	r0, r3
 80028c6:	f000 f921 	bl	8002b0c <RCCEx_PLLSAI2_Config>
 80028ca:	4603      	mov	r3, r0
 80028cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028ce:	7cfb      	ldrb	r3, [r7, #19]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80028d4:	7cfb      	ldrb	r3, [r7, #19]
 80028d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00a      	beq.n	80028fa <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80028e4:	4b10      	ldr	r3, [pc, #64]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028f2:	490d      	ldr	r1, [pc, #52]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00b      	beq.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002906:	4b08      	ldr	r3, [pc, #32]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002908:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002916:	4904      	ldr	r1, [pc, #16]	; (8002928 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002918:	4313      	orrs	r3, r2
 800291a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800291e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002920:	4618      	mov	r0, r3
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40021000 	.word	0x40021000

0800292c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002936:	2300      	movs	r3, #0
 8002938:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800293a:	4b73      	ldr	r3, [pc, #460]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	f003 0303 	and.w	r3, r3, #3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d018      	beq.n	8002978 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002946:	4b70      	ldr	r3, [pc, #448]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f003 0203 	and.w	r2, r3, #3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d10d      	bne.n	8002972 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
       ||
 800295a:	2b00      	cmp	r3, #0
 800295c:	d009      	beq.n	8002972 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800295e:	4b6a      	ldr	r3, [pc, #424]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	091b      	lsrs	r3, r3, #4
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	1c5a      	adds	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
       ||
 800296e:	429a      	cmp	r2, r3
 8002970:	d044      	beq.n	80029fc <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
 8002976:	e041      	b.n	80029fc <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d00c      	beq.n	800299a <RCCEx_PLLSAI1_Config+0x6e>
 8002980:	2b03      	cmp	r3, #3
 8002982:	d013      	beq.n	80029ac <RCCEx_PLLSAI1_Config+0x80>
 8002984:	2b01      	cmp	r3, #1
 8002986:	d120      	bne.n	80029ca <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002988:	4b5f      	ldr	r3, [pc, #380]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0302 	and.w	r3, r3, #2
 8002990:	2b00      	cmp	r3, #0
 8002992:	d11d      	bne.n	80029d0 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002998:	e01a      	b.n	80029d0 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800299a:	4b5b      	ldr	r3, [pc, #364]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d116      	bne.n	80029d4 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029aa:	e013      	b.n	80029d4 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029ac:	4b56      	ldr	r3, [pc, #344]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10f      	bne.n	80029d8 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029b8:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d109      	bne.n	80029d8 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029c8:	e006      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	73fb      	strb	r3, [r7, #15]
      break;
 80029ce:	e004      	b.n	80029da <RCCEx_PLLSAI1_Config+0xae>
      break;
 80029d0:	bf00      	nop
 80029d2:	e002      	b.n	80029da <RCCEx_PLLSAI1_Config+0xae>
      break;
 80029d4:	bf00      	nop
 80029d6:	e000      	b.n	80029da <RCCEx_PLLSAI1_Config+0xae>
      break;
 80029d8:	bf00      	nop
    }

    if(status == HAL_OK)
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10d      	bne.n	80029fc <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029e0:	4b49      	ldr	r3, [pc, #292]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6819      	ldr	r1, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	3b01      	subs	r3, #1
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	430b      	orrs	r3, r1
 80029f6:	4944      	ldr	r1, [pc, #272]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d17d      	bne.n	8002afe <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a02:	4b41      	ldr	r3, [pc, #260]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a40      	ldr	r2, [pc, #256]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a08:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a0e:	f7fd fe1b 	bl	8000648 <HAL_GetTick>
 8002a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a14:	e009      	b.n	8002a2a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a16:	f7fd fe17 	bl	8000648 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	2b02      	cmp	r3, #2
 8002a22:	d902      	bls.n	8002a2a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	73fb      	strb	r3, [r7, #15]
        break;
 8002a28:	e005      	b.n	8002a36 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a2a:	4b37      	ldr	r3, [pc, #220]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1ef      	bne.n	8002a16 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d160      	bne.n	8002afe <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d111      	bne.n	8002a66 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a42:	4b31      	ldr	r3, [pc, #196]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6892      	ldr	r2, [r2, #8]
 8002a52:	0211      	lsls	r1, r2, #8
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	68d2      	ldr	r2, [r2, #12]
 8002a58:	0912      	lsrs	r2, r2, #4
 8002a5a:	0452      	lsls	r2, r2, #17
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	492a      	ldr	r1, [pc, #168]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	610b      	str	r3, [r1, #16]
 8002a64:	e027      	b.n	8002ab6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d112      	bne.n	8002a92 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a6c:	4b26      	ldr	r3, [pc, #152]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a6e:	691b      	ldr	r3, [r3, #16]
 8002a70:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002a74:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	6892      	ldr	r2, [r2, #8]
 8002a7c:	0211      	lsls	r1, r2, #8
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	6912      	ldr	r2, [r2, #16]
 8002a82:	0852      	lsrs	r2, r2, #1
 8002a84:	3a01      	subs	r2, #1
 8002a86:	0552      	lsls	r2, r2, #21
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	491f      	ldr	r1, [pc, #124]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	610b      	str	r3, [r1, #16]
 8002a90:	e011      	b.n	8002ab6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a92:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a94:	691b      	ldr	r3, [r3, #16]
 8002a96:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a9a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6892      	ldr	r2, [r2, #8]
 8002aa2:	0211      	lsls	r1, r2, #8
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6952      	ldr	r2, [r2, #20]
 8002aa8:	0852      	lsrs	r2, r2, #1
 8002aaa:	3a01      	subs	r2, #1
 8002aac:	0652      	lsls	r2, r2, #25
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	4915      	ldr	r1, [pc, #84]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ab6:	4b14      	ldr	r3, [pc, #80]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a13      	ldr	r2, [pc, #76]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002abc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ac0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac2:	f7fd fdc1 	bl	8000648 <HAL_GetTick>
 8002ac6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ac8:	e009      	b.n	8002ade <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002aca:	f7fd fdbd 	bl	8000648 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d902      	bls.n	8002ade <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	73fb      	strb	r3, [r7, #15]
          break;
 8002adc:	e005      	b.n	8002aea <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0ef      	beq.n	8002aca <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d106      	bne.n	8002afe <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002af0:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002af2:	691a      	ldr	r2, [r3, #16]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	4903      	ldr	r1, [pc, #12]	; (8002b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40021000 	.word	0x40021000

08002b0c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b1a:	4b68      	ldr	r3, [pc, #416]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f003 0303 	and.w	r3, r3, #3
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d018      	beq.n	8002b58 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b26:	4b65      	ldr	r3, [pc, #404]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f003 0203 	and.w	r2, r3, #3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d10d      	bne.n	8002b52 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
       ||
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d009      	beq.n	8002b52 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002b3e:	4b5f      	ldr	r3, [pc, #380]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	091b      	lsrs	r3, r3, #4
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	1c5a      	adds	r2, r3, #1
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	685b      	ldr	r3, [r3, #4]
       ||
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d044      	beq.n	8002bdc <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	73fb      	strb	r3, [r7, #15]
 8002b56:	e041      	b.n	8002bdc <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d00c      	beq.n	8002b7a <RCCEx_PLLSAI2_Config+0x6e>
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d013      	beq.n	8002b8c <RCCEx_PLLSAI2_Config+0x80>
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d120      	bne.n	8002baa <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b68:	4b54      	ldr	r3, [pc, #336]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d11d      	bne.n	8002bb0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b78:	e01a      	b.n	8002bb0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b7a:	4b50      	ldr	r3, [pc, #320]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d116      	bne.n	8002bb4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b8a:	e013      	b.n	8002bb4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b8c:	4b4b      	ldr	r3, [pc, #300]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10f      	bne.n	8002bb8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b98:	4b48      	ldr	r3, [pc, #288]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d109      	bne.n	8002bb8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002ba4:	2301      	movs	r3, #1
 8002ba6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ba8:	e006      	b.n	8002bb8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	73fb      	strb	r3, [r7, #15]
      break;
 8002bae:	e004      	b.n	8002bba <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002bb0:	bf00      	nop
 8002bb2:	e002      	b.n	8002bba <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002bb4:	bf00      	nop
 8002bb6:	e000      	b.n	8002bba <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002bb8:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bba:	7bfb      	ldrb	r3, [r7, #15]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10d      	bne.n	8002bdc <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002bc0:	4b3e      	ldr	r3, [pc, #248]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6819      	ldr	r1, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	3b01      	subs	r3, #1
 8002bd2:	011b      	lsls	r3, r3, #4
 8002bd4:	430b      	orrs	r3, r1
 8002bd6:	4939      	ldr	r1, [pc, #228]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d167      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002be2:	4b36      	ldr	r3, [pc, #216]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a35      	ldr	r2, [pc, #212]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002be8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bee:	f7fd fd2b 	bl	8000648 <HAL_GetTick>
 8002bf2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bf4:	e009      	b.n	8002c0a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bf6:	f7fd fd27 	bl	8000648 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d902      	bls.n	8002c0a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	73fb      	strb	r3, [r7, #15]
        break;
 8002c08:	e005      	b.n	8002c16 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c0a:	4b2c      	ldr	r3, [pc, #176]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1ef      	bne.n	8002bf6 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002c16:	7bfb      	ldrb	r3, [r7, #15]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d14a      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d111      	bne.n	8002c46 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c22:	4b26      	ldr	r3, [pc, #152]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002c2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6892      	ldr	r2, [r2, #8]
 8002c32:	0211      	lsls	r1, r2, #8
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	68d2      	ldr	r2, [r2, #12]
 8002c38:	0912      	lsrs	r2, r2, #4
 8002c3a:	0452      	lsls	r2, r2, #17
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	491f      	ldr	r1, [pc, #124]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	614b      	str	r3, [r1, #20]
 8002c44:	e011      	b.n	8002c6a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c46:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c4e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6892      	ldr	r2, [r2, #8]
 8002c56:	0211      	lsls	r1, r2, #8
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6912      	ldr	r2, [r2, #16]
 8002c5c:	0852      	lsrs	r2, r2, #1
 8002c5e:	3a01      	subs	r2, #1
 8002c60:	0652      	lsls	r2, r2, #25
 8002c62:	430a      	orrs	r2, r1
 8002c64:	4915      	ldr	r1, [pc, #84]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c6a:	4b14      	ldr	r3, [pc, #80]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a13      	ldr	r2, [pc, #76]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c74:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c76:	f7fd fce7 	bl	8000648 <HAL_GetTick>
 8002c7a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c7c:	e009      	b.n	8002c92 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c7e:	f7fd fce3 	bl	8000648 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d902      	bls.n	8002c92 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	73fb      	strb	r3, [r7, #15]
          break;
 8002c90:	e005      	b.n	8002c9e <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c92:	4b0a      	ldr	r3, [pc, #40]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d0ef      	beq.n	8002c7e <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002c9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d106      	bne.n	8002cb2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ca4:	4b05      	ldr	r3, [pc, #20]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ca6:	695a      	ldr	r2, [r3, #20]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	4903      	ldr	r1, [pc, #12]	; (8002cbc <RCCEx_PLLSAI2_Config+0x1b0>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40021000 	.word	0x40021000

08002cc0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e07c      	b.n	8002dcc <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d106      	bne.n	8002cf2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f005 fe81 	bl	80089f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d08:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d12:	d902      	bls.n	8002d1a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002d14:	2300      	movs	r3, #0
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	e002      	b.n	8002d20 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d1e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002d28:	d007      	beq.n	8002d3a <HAL_SPI_Init+0x7a>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d32:	d002      	beq.n	8002d3a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d10b      	bne.n	8002d5a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002d4a:	d903      	bls.n	8002d54 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2202      	movs	r2, #2
 8002d50:	631a      	str	r2, [r3, #48]	; 0x30
 8002d52:	e002      	b.n	8002d5a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	431a      	orrs	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	695b      	ldr	r3, [r3, #20]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	699b      	ldr	r3, [r3, #24]
 8002d74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69db      	ldr	r3, [r3, #28]
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	ea42 0103 	orr.w	r1, r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	699b      	ldr	r3, [r3, #24]
 8002d98:	0c1b      	lsrs	r3, r3, #16
 8002d9a:	f003 0204 	and.w	r2, r3, #4
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002da8:	431a      	orrs	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	ea42 0103 	orr.w	r1, r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3710      	adds	r7, #16
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b088      	sub	sp, #32
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	603b      	str	r3, [r7, #0]
 8002de0:	4613      	mov	r3, r2
 8002de2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_SPI_Transmit+0x22>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e150      	b.n	8003098 <HAL_SPI_Transmit+0x2c4>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002dfe:	f7fd fc23 	bl	8000648 <HAL_GetTick>
 8002e02:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002e04:	88fb      	ldrh	r3, [r7, #6]
 8002e06:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d002      	beq.n	8002e1a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002e14:	2302      	movs	r3, #2
 8002e16:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e18:	e135      	b.n	8003086 <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <HAL_SPI_Transmit+0x52>
 8002e20:	88fb      	ldrh	r3, [r7, #6]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d102      	bne.n	8002e2c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002e2a:	e12c      	b.n	8003086 <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2203      	movs	r2, #3
 8002e30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	88fa      	ldrh	r2, [r7, #6]
 8002e44:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	88fa      	ldrh	r2, [r7, #6]
 8002e4a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2200      	movs	r2, #0
 8002e56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e76:	d107      	bne.n	8002e88 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e92:	2b40      	cmp	r3, #64	; 0x40
 8002e94:	d007      	beq.n	8002ea6 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ea4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002eae:	d94b      	bls.n	8002f48 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d002      	beq.n	8002ebe <HAL_SPI_Transmit+0xea>
 8002eb8:	8afb      	ldrh	r3, [r7, #22]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d13e      	bne.n	8002f3c <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ec2:	881a      	ldrh	r2, [r3, #0]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ece:	1c9a      	adds	r2, r3, #2
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	3b01      	subs	r3, #1
 8002edc:	b29a      	uxth	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002ee2:	e02b      	b.n	8002f3c <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d112      	bne.n	8002f18 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ef6:	881a      	ldrh	r2, [r3, #0]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f02:	1c9a      	adds	r2, r3, #2
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	3b01      	subs	r3, #1
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f16:	e011      	b.n	8002f3c <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f18:	f7fd fb96 	bl	8000648 <HAL_GetTick>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	69bb      	ldr	r3, [r7, #24]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	683a      	ldr	r2, [r7, #0]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d803      	bhi.n	8002f30 <HAL_SPI_Transmit+0x15c>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2e:	d102      	bne.n	8002f36 <HAL_SPI_Transmit+0x162>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d102      	bne.n	8002f3c <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002f3a:	e0a4      	b.n	8003086 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1ce      	bne.n	8002ee4 <HAL_SPI_Transmit+0x110>
 8002f46:	e07c      	b.n	8003042 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d002      	beq.n	8002f56 <HAL_SPI_Transmit+0x182>
 8002f50:	8afb      	ldrh	r3, [r7, #22]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d170      	bne.n	8003038 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f5a:	b29b      	uxth	r3, r3
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d912      	bls.n	8002f86 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f64:	881a      	ldrh	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f70:	1c9a      	adds	r2, r3, #2
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b02      	subs	r3, #2
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f84:	e058      	b.n	8003038 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	330c      	adds	r3, #12
 8002f90:	7812      	ldrb	r2, [r2, #0]
 8002f92:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fa2:	b29b      	uxth	r3, r3
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002fac:	e044      	b.n	8003038 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d12b      	bne.n	8003014 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d912      	bls.n	8002fec <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fca:	881a      	ldrh	r2, [r3, #0]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd6:	1c9a      	adds	r2, r3, #2
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fe0:	b29b      	uxth	r3, r3
 8002fe2:	3b02      	subs	r3, #2
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002fea:	e025      	b.n	8003038 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	330c      	adds	r3, #12
 8002ff6:	7812      	ldrb	r2, [r2, #0]
 8002ff8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003008:	b29b      	uxth	r3, r3
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003012:	e011      	b.n	8003038 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003014:	f7fd fb18 	bl	8000648 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	429a      	cmp	r2, r3
 8003022:	d803      	bhi.n	800302c <HAL_SPI_Transmit+0x258>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800302a:	d102      	bne.n	8003032 <HAL_SPI_Transmit+0x25e>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d102      	bne.n	8003038 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003036:	e026      	b.n	8003086 <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800303c:	b29b      	uxth	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1b5      	bne.n	8002fae <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	6839      	ldr	r1, [r7, #0]
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	f000 fc94 	bl	8003974 <SPI_EndRxTxTransaction>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2220      	movs	r2, #32
 8003056:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10a      	bne.n	8003076 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003060:	2300      	movs	r3, #0
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	613b      	str	r3, [r7, #16]
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 800307e:	2301      	movs	r3, #1
 8003080:	77fb      	strb	r3, [r7, #31]
 8003082:	e000      	b.n	8003086 <HAL_SPI_Transmit+0x2b2>
  }

error:
 8003084:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2201      	movs	r2, #1
 800308a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003096:	7ffb      	ldrb	r3, [r7, #31]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3720      	adds	r7, #32
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af02      	add	r7, sp, #8
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	4613      	mov	r3, r2
 80030ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80030b0:	2300      	movs	r3, #0
 80030b2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80030bc:	d112      	bne.n	80030e4 <HAL_SPI_Receive+0x44>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10e      	bne.n	80030e4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2204      	movs	r2, #4
 80030ca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80030ce:	88fa      	ldrh	r2, [r7, #6]
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	4613      	mov	r3, r2
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 f908 	bl	80032f0 <HAL_SPI_TransmitReceive>
 80030e0:	4603      	mov	r3, r0
 80030e2:	e101      	b.n	80032e8 <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_SPI_Receive+0x52>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e0fa      	b.n	80032e8 <HAL_SPI_Receive+0x248>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030fa:	f7fd faa5 	bl	8000648 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003106:	b2db      	uxtb	r3, r3
 8003108:	2b01      	cmp	r3, #1
 800310a:	d002      	beq.n	8003112 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800310c:	2302      	movs	r3, #2
 800310e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003110:	e0e1      	b.n	80032d6 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d002      	beq.n	800311e <HAL_SPI_Receive+0x7e>
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d102      	bne.n	8003124 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003122:	e0d8      	b.n	80032d6 <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2204      	movs	r2, #4
 8003128:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	88fa      	ldrh	r2, [r7, #6]
 800313c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	88fa      	ldrh	r2, [r7, #6]
 8003144:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2200      	movs	r2, #0
 800314c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	2200      	movs	r2, #0
 8003158:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800316e:	d908      	bls.n	8003182 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800317e:	605a      	str	r2, [r3, #4]
 8003180:	e007      	b.n	8003192 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003190:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800319a:	d107      	bne.n	80031ac <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80031aa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b6:	2b40      	cmp	r3, #64	; 0x40
 80031b8:	d007      	beq.n	80031ca <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031c8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031d2:	d867      	bhi.n	80032a4 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80031d4:	e030      	b.n	8003238 <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f003 0301 	and.w	r3, r3, #1
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d117      	bne.n	8003214 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f103 020c 	add.w	r2, r3, #12
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	7812      	ldrb	r2, [r2, #0]
 80031f2:	b2d2      	uxtb	r2, r2
 80031f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003212:	e011      	b.n	8003238 <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003214:	f7fd fa18 	bl	8000648 <HAL_GetTick>
 8003218:	4602      	mov	r2, r0
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	429a      	cmp	r2, r3
 8003222:	d803      	bhi.n	800322c <HAL_SPI_Receive+0x18c>
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800322a:	d102      	bne.n	8003232 <HAL_SPI_Receive+0x192>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d102      	bne.n	8003238 <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003236:	e04e      	b.n	80032d6 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800323e:	b29b      	uxth	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1c8      	bne.n	80031d6 <HAL_SPI_Receive+0x136>
 8003244:	e034      	b.n	80032b0 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	689b      	ldr	r3, [r3, #8]
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b01      	cmp	r3, #1
 8003252:	d115      	bne.n	8003280 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	68da      	ldr	r2, [r3, #12]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325e:	b292      	uxth	r2, r2
 8003260:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	1c9a      	adds	r2, r3, #2
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800327e:	e011      	b.n	80032a4 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003280:	f7fd f9e2 	bl	8000648 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	683a      	ldr	r2, [r7, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d803      	bhi.n	8003298 <HAL_SPI_Receive+0x1f8>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003296:	d102      	bne.n	800329e <HAL_SPI_Receive+0x1fe>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d102      	bne.n	80032a4 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80032a2:	e018      	b.n	80032d6 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1ca      	bne.n	8003246 <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	6839      	ldr	r1, [r7, #0]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 fb05 	bl	80038c4 <SPI_EndRxTransaction>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2220      	movs	r2, #32
 80032c4:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d002      	beq.n	80032d4 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	75fb      	strb	r3, [r7, #23]
 80032d2:	e000      	b.n	80032d6 <HAL_SPI_Receive+0x236>
  }

error :
 80032d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80032e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80032e8:	4618      	mov	r0, r3
 80032ea:	3718      	adds	r7, #24
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	; 0x28
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
 80032fc:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80032fe:	2301      	movs	r3, #1
 8003300:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800330e:	2b01      	cmp	r3, #1
 8003310:	d101      	bne.n	8003316 <HAL_SPI_TransmitReceive+0x26>
 8003312:	2302      	movs	r3, #2
 8003314:	e1fb      	b.n	800370e <HAL_SPI_TransmitReceive+0x41e>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800331e:	f7fd f993 	bl	8000648 <HAL_GetTick>
 8003322:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800332a:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003332:	887b      	ldrh	r3, [r7, #2]
 8003334:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003336:	887b      	ldrh	r3, [r7, #2]
 8003338:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800333a:	7efb      	ldrb	r3, [r7, #27]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d00e      	beq.n	800335e <HAL_SPI_TransmitReceive+0x6e>
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003346:	d106      	bne.n	8003356 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d102      	bne.n	8003356 <HAL_SPI_TransmitReceive+0x66>
 8003350:	7efb      	ldrb	r3, [r7, #27]
 8003352:	2b04      	cmp	r3, #4
 8003354:	d003      	beq.n	800335e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003356:	2302      	movs	r3, #2
 8003358:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800335c:	e1cd      	b.n	80036fa <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d005      	beq.n	8003370 <HAL_SPI_TransmitReceive+0x80>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <HAL_SPI_TransmitReceive+0x80>
 800336a:	887b      	ldrh	r3, [r7, #2]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d103      	bne.n	8003378 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003370:	2301      	movs	r3, #1
 8003372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003376:	e1c0      	b.n	80036fa <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2b04      	cmp	r3, #4
 8003382:	d003      	beq.n	800338c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2205      	movs	r2, #5
 8003388:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	887a      	ldrh	r2, [r7, #2]
 800339c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	887a      	ldrh	r2, [r7, #2]
 80033a4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	887a      	ldrh	r2, [r7, #2]
 80033b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	887a      	ldrh	r2, [r7, #2]
 80033b8:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	2200      	movs	r2, #0
 80033c4:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033ce:	d802      	bhi.n	80033d6 <HAL_SPI_TransmitReceive+0xe6>
 80033d0:	8a3b      	ldrh	r3, [r7, #16]
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d908      	bls.n	80033e8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	e007      	b.n	80033f8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80033f6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003402:	2b40      	cmp	r3, #64	; 0x40
 8003404:	d007      	beq.n	8003416 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003414:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	68db      	ldr	r3, [r3, #12]
 800341a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800341e:	d97c      	bls.n	800351a <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d002      	beq.n	800342e <HAL_SPI_TransmitReceive+0x13e>
 8003428:	8a7b      	ldrh	r3, [r7, #18]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d169      	bne.n	8003502 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003432:	881a      	ldrh	r2, [r3, #0]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343e:	1c9a      	adds	r2, r3, #2
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003448:	b29b      	uxth	r3, r3
 800344a:	3b01      	subs	r3, #1
 800344c:	b29a      	uxth	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003452:	e056      	b.n	8003502 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b02      	cmp	r3, #2
 8003460:	d11b      	bne.n	800349a <HAL_SPI_TransmitReceive+0x1aa>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003466:	b29b      	uxth	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d016      	beq.n	800349a <HAL_SPI_TransmitReceive+0x1aa>
 800346c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800346e:	2b01      	cmp	r3, #1
 8003470:	d113      	bne.n	800349a <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003476:	881a      	ldrh	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003482:	1c9a      	adds	r2, r3, #2
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800348c:	b29b      	uxth	r3, r3
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d11c      	bne.n	80034e2 <HAL_SPI_TransmitReceive+0x1f2>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d016      	beq.n	80034e2 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034be:	b292      	uxth	r2, r2
 80034c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c6:	1c9a      	adds	r2, r3, #2
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034de:	2301      	movs	r3, #1
 80034e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80034e2:	f7fd f8b1 	bl	8000648 <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d807      	bhi.n	8003502 <HAL_SPI_TransmitReceive+0x212>
 80034f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034f8:	d003      	beq.n	8003502 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8003500:	e0fb      	b.n	80036fa <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003506:	b29b      	uxth	r3, r3
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1a3      	bne.n	8003454 <HAL_SPI_TransmitReceive+0x164>
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003512:	b29b      	uxth	r3, r3
 8003514:	2b00      	cmp	r3, #0
 8003516:	d19d      	bne.n	8003454 <HAL_SPI_TransmitReceive+0x164>
 8003518:	e0df      	b.n	80036da <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_SPI_TransmitReceive+0x23a>
 8003522:	8a7b      	ldrh	r3, [r7, #18]
 8003524:	2b01      	cmp	r3, #1
 8003526:	f040 80cb 	bne.w	80036c0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800352e:	b29b      	uxth	r3, r3
 8003530:	2b01      	cmp	r3, #1
 8003532:	d912      	bls.n	800355a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003538:	881a      	ldrh	r2, [r3, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003544:	1c9a      	adds	r2, r3, #2
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800354e:	b29b      	uxth	r3, r3
 8003550:	3b02      	subs	r3, #2
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003558:	e0b2      	b.n	80036c0 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	330c      	adds	r3, #12
 8003564:	7812      	ldrb	r2, [r2, #0]
 8003566:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356c:	1c5a      	adds	r2, r3, #1
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003576:	b29b      	uxth	r3, r3
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003580:	e09e      	b.n	80036c0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b02      	cmp	r3, #2
 800358e:	d134      	bne.n	80035fa <HAL_SPI_TransmitReceive+0x30a>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d02f      	beq.n	80035fa <HAL_SPI_TransmitReceive+0x30a>
 800359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359c:	2b01      	cmp	r3, #1
 800359e:	d12c      	bne.n	80035fa <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d912      	bls.n	80035d0 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ae:	881a      	ldrh	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ba:	1c9a      	adds	r2, r3, #2
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	3b02      	subs	r3, #2
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80035ce:	e012      	b.n	80035f6 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	330c      	adds	r3, #12
 80035da:	7812      	ldrb	r2, [r2, #0]
 80035dc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e2:	1c5a      	adds	r2, r3, #1
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	3b01      	subs	r3, #1
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 0301 	and.w	r3, r3, #1
 8003604:	2b01      	cmp	r3, #1
 8003606:	d148      	bne.n	800369a <HAL_SPI_TransmitReceive+0x3aa>
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800360e:	b29b      	uxth	r3, r3
 8003610:	2b00      	cmp	r3, #0
 8003612:	d042      	beq.n	800369a <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b01      	cmp	r3, #1
 800361e:	d923      	bls.n	8003668 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	b292      	uxth	r2, r2
 800362c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	1c9a      	adds	r2, r3, #2
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800363e:	b29b      	uxth	r3, r3
 8003640:	3b02      	subs	r3, #2
 8003642:	b29a      	uxth	r2, r3
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003650:	b29b      	uxth	r3, r3
 8003652:	2b01      	cmp	r3, #1
 8003654:	d81f      	bhi.n	8003696 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003664:	605a      	str	r2, [r3, #4]
 8003666:	e016      	b.n	8003696 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f103 020c 	add.w	r2, r3, #12
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	7812      	ldrb	r2, [r2, #0]
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800368a:	b29b      	uxth	r3, r3
 800368c:	3b01      	subs	r3, #1
 800368e:	b29a      	uxth	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003696:	2301      	movs	r3, #1
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800369a:	f7fc ffd5 	bl	8000648 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d803      	bhi.n	80036b2 <HAL_SPI_TransmitReceive+0x3c2>
 80036aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b0:	d102      	bne.n	80036b8 <HAL_SPI_TransmitReceive+0x3c8>
 80036b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d103      	bne.n	80036c0 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80036b8:	2303      	movs	r3, #3
 80036ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80036be:	e01c      	b.n	80036fa <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	f47f af5b 	bne.w	8003582 <HAL_SPI_TransmitReceive+0x292>
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	f47f af54 	bne.w	8003582 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80036da:	69fa      	ldr	r2, [r7, #28]
 80036dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036de:	68f8      	ldr	r0, [r7, #12]
 80036e0:	f000 f948 	bl	8003974 <SPI_EndRxTxTransaction>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d006      	beq.n	80036f8 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	661a      	str	r2, [r3, #96]	; 0x60
 80036f6:	e000      	b.n	80036fa <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80036f8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800370a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800370e:	4618      	mov	r0, r3
 8003710:	3728      	adds	r7, #40	; 0x28
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b084      	sub	sp, #16
 800371a:	af00      	add	r7, sp, #0
 800371c:	60f8      	str	r0, [r7, #12]
 800371e:	60b9      	str	r1, [r7, #8]
 8003720:	603b      	str	r3, [r7, #0]
 8003722:	4613      	mov	r3, r2
 8003724:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003726:	e04c      	b.n	80037c2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372e:	d048      	beq.n	80037c2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003730:	f7fc ff8a 	bl	8000648 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d902      	bls.n	8003746 <SPI_WaitFlagStateUntilTimeout+0x30>
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d13d      	bne.n	80037c2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003754:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800375e:	d111      	bne.n	8003784 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003768:	d004      	beq.n	8003774 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003772:	d107      	bne.n	8003784 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003782:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800378c:	d10f      	bne.n	80037ae <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e00f      	b.n	80037e2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	4013      	ands	r3, r2
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	429a      	cmp	r2, r3
 80037d0:	bf0c      	ite	eq
 80037d2:	2301      	moveq	r3, #1
 80037d4:	2300      	movne	r3, #0
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	461a      	mov	r2, r3
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d1a3      	bne.n	8003728 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	607a      	str	r2, [r7, #4]
 80037f6:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80037f8:	e057      	b.n	80038aa <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003800:	d106      	bne.n	8003810 <SPI_WaitFifoStateUntilTimeout+0x26>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d103      	bne.n	8003810 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	330c      	adds	r3, #12
 800380e:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003816:	d048      	beq.n	80038aa <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8003818:	f7fc ff16 	bl	8000648 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d902      	bls.n	800382e <SPI_WaitFifoStateUntilTimeout+0x44>
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d13d      	bne.n	80038aa <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800383c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003846:	d111      	bne.n	800386c <SPI_WaitFifoStateUntilTimeout+0x82>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003850:	d004      	beq.n	800385c <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800385a:	d107      	bne.n	800386c <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800386a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003870:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003874:	d10f      	bne.n	8003896 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003894:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2200      	movs	r2, #0
 80038a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e008      	b.n	80038bc <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	4013      	ands	r3, r2
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d19f      	bne.n	80037fa <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af02      	add	r7, sp, #8
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d8:	d111      	bne.n	80038fe <SPI_EndRxTransaction+0x3a>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038e2:	d004      	beq.n	80038ee <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038ec:	d107      	bne.n	80038fe <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038fc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	9300      	str	r3, [sp, #0]
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2200      	movs	r2, #0
 8003906:	2180      	movs	r1, #128	; 0x80
 8003908:	68f8      	ldr	r0, [r7, #12]
 800390a:	f7ff ff04 	bl	8003716 <SPI_WaitFlagStateUntilTimeout>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003918:	f043 0220 	orr.w	r2, r3, #32
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e023      	b.n	800396c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800392c:	d11d      	bne.n	800396a <SPI_EndRxTransaction+0xa6>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003936:	d004      	beq.n	8003942 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003940:	d113      	bne.n	800396a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	2200      	movs	r2, #0
 800394a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f7ff ff4b 	bl	80037ea <SPI_WaitFifoStateUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d007      	beq.n	800396a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395e:	f043 0220 	orr.w	r2, r3, #32
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e000      	b.n	800396c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af02      	add	r7, sp, #8
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2200      	movs	r2, #0
 8003988:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f7ff ff2c 	bl	80037ea <SPI_WaitFifoStateUntilTimeout>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d007      	beq.n	80039a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800399c:	f043 0220 	orr.w	r2, r3, #32
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e027      	b.n	80039f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	2200      	movs	r2, #0
 80039b0:	2180      	movs	r1, #128	; 0x80
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f7ff feaf 	bl	8003716 <SPI_WaitFlagStateUntilTimeout>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d007      	beq.n	80039ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c2:	f043 0220 	orr.w	r2, r3, #32
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e014      	b.n	80039f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	68bb      	ldr	r3, [r7, #8]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f7ff ff05 	bl	80037ea <SPI_WaitFifoStateUntilTimeout>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d007      	beq.n	80039f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ea:	f043 0220 	orr.w	r2, r3, #32
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e000      	b.n	80039f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3710      	adds	r7, #16
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e01d      	b.n	8003a4e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f005 f828 	bl	8008a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	3304      	adds	r3, #4
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4610      	mov	r0, r2
 8003a40:	f000 f97c 	bl	8003d3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3708      	adds	r7, #8
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
	...

08003a58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	68da      	ldr	r2, [r3, #12]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0201 	orr.w	r2, r2, #1
 8003a6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	4b0c      	ldr	r3, [pc, #48]	; (8003aa8 <HAL_TIM_Base_Start_IT+0x50>)
 8003a78:	4013      	ands	r3, r2
 8003a7a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2b06      	cmp	r3, #6
 8003a80:	d00b      	beq.n	8003a9a <HAL_TIM_Base_Start_IT+0x42>
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a88:	d007      	beq.n	8003a9a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f042 0201 	orr.w	r2, r2, #1
 8003a98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9a:	2300      	movs	r3, #0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	00010007 	.word	0x00010007

08003aac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d122      	bne.n	8003b08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d11b      	bne.n	8003b08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f06f 0202 	mvn.w	r2, #2
 8003ad8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	f003 0303 	and.w	r3, r3, #3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d003      	beq.n	8003af6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f905 	bl	8003cfe <HAL_TIM_IC_CaptureCallback>
 8003af4:	e005      	b.n	8003b02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f8f7 	bl	8003cea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f908 	bl	8003d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d122      	bne.n	8003b5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b04      	cmp	r3, #4
 8003b22:	d11b      	bne.n	8003b5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f06f 0204 	mvn.w	r2, #4
 8003b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2202      	movs	r2, #2
 8003b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d003      	beq.n	8003b4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 f8db 	bl	8003cfe <HAL_TIM_IC_CaptureCallback>
 8003b48:	e005      	b.n	8003b56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f000 f8cd 	bl	8003cea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f000 f8de 	bl	8003d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d122      	bne.n	8003bb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	f003 0308 	and.w	r3, r3, #8
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d11b      	bne.n	8003bb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f06f 0208 	mvn.w	r2, #8
 8003b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2204      	movs	r2, #4
 8003b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	69db      	ldr	r3, [r3, #28]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 f8b1 	bl	8003cfe <HAL_TIM_IC_CaptureCallback>
 8003b9c:	e005      	b.n	8003baa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f8a3 	bl	8003cea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f000 f8b4 	bl	8003d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d122      	bne.n	8003c04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f003 0310 	and.w	r3, r3, #16
 8003bc8:	2b10      	cmp	r3, #16
 8003bca:	d11b      	bne.n	8003c04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f06f 0210 	mvn.w	r2, #16
 8003bd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2208      	movs	r2, #8
 8003bda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f887 	bl	8003cfe <HAL_TIM_IC_CaptureCallback>
 8003bf0:	e005      	b.n	8003bfe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f879 	bl	8003cea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f88a 	bl	8003d12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d10e      	bne.n	8003c30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d107      	bne.n	8003c30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f06f 0201 	mvn.w	r2, #1
 8003c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f003 ff32 	bl	8007a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c3a:	2b80      	cmp	r3, #128	; 0x80
 8003c3c:	d10e      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c48:	2b80      	cmp	r3, #128	; 0x80
 8003c4a:	d107      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 f914 	bl	8003e84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c6a:	d10e      	bne.n	8003c8a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68db      	ldr	r3, [r3, #12]
 8003c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c76:	2b80      	cmp	r3, #128	; 0x80
 8003c78:	d107      	bne.n	8003c8a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	f000 f907 	bl	8003e98 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c94:	2b40      	cmp	r3, #64	; 0x40
 8003c96:	d10e      	bne.n	8003cb6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca2:	2b40      	cmp	r3, #64	; 0x40
 8003ca4:	d107      	bne.n	8003cb6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f000 f838 	bl	8003d26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	691b      	ldr	r3, [r3, #16]
 8003cbc:	f003 0320 	and.w	r3, r3, #32
 8003cc0:	2b20      	cmp	r3, #32
 8003cc2:	d10e      	bne.n	8003ce2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f003 0320 	and.w	r3, r3, #32
 8003cce:	2b20      	cmp	r3, #32
 8003cd0:	d107      	bne.n	8003ce2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f06f 0220 	mvn.w	r2, #32
 8003cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 f8c7 	bl	8003e70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ce2:	bf00      	nop
 8003ce4:	3708      	adds	r7, #8
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003cea:	b480      	push	{r7}
 8003cec:	b083      	sub	sp, #12
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr

08003d26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d26:	b480      	push	{r7}
 8003d28:	b083      	sub	sp, #12
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d2e:	bf00      	nop
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
	...

08003d3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a40      	ldr	r2, [pc, #256]	; (8003e50 <TIM_Base_SetConfig+0x114>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d013      	beq.n	8003d7c <TIM_Base_SetConfig+0x40>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d5a:	d00f      	beq.n	8003d7c <TIM_Base_SetConfig+0x40>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	4a3d      	ldr	r2, [pc, #244]	; (8003e54 <TIM_Base_SetConfig+0x118>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d00b      	beq.n	8003d7c <TIM_Base_SetConfig+0x40>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4a3c      	ldr	r2, [pc, #240]	; (8003e58 <TIM_Base_SetConfig+0x11c>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d007      	beq.n	8003d7c <TIM_Base_SetConfig+0x40>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a3b      	ldr	r2, [pc, #236]	; (8003e5c <TIM_Base_SetConfig+0x120>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <TIM_Base_SetConfig+0x40>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a3a      	ldr	r2, [pc, #232]	; (8003e60 <TIM_Base_SetConfig+0x124>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d108      	bne.n	8003d8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	68fa      	ldr	r2, [r7, #12]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a2f      	ldr	r2, [pc, #188]	; (8003e50 <TIM_Base_SetConfig+0x114>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d01f      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d9c:	d01b      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4a2c      	ldr	r2, [pc, #176]	; (8003e54 <TIM_Base_SetConfig+0x118>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d017      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4a2b      	ldr	r2, [pc, #172]	; (8003e58 <TIM_Base_SetConfig+0x11c>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d013      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	4a2a      	ldr	r2, [pc, #168]	; (8003e5c <TIM_Base_SetConfig+0x120>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d00f      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a29      	ldr	r2, [pc, #164]	; (8003e60 <TIM_Base_SetConfig+0x124>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d00b      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a28      	ldr	r2, [pc, #160]	; (8003e64 <TIM_Base_SetConfig+0x128>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d007      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a27      	ldr	r2, [pc, #156]	; (8003e68 <TIM_Base_SetConfig+0x12c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d003      	beq.n	8003dd6 <TIM_Base_SetConfig+0x9a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a26      	ldr	r2, [pc, #152]	; (8003e6c <TIM_Base_SetConfig+0x130>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d108      	bne.n	8003de8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ddc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a10      	ldr	r2, [pc, #64]	; (8003e50 <TIM_Base_SetConfig+0x114>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d00f      	beq.n	8003e34 <TIM_Base_SetConfig+0xf8>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a12      	ldr	r2, [pc, #72]	; (8003e60 <TIM_Base_SetConfig+0x124>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d00b      	beq.n	8003e34 <TIM_Base_SetConfig+0xf8>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a11      	ldr	r2, [pc, #68]	; (8003e64 <TIM_Base_SetConfig+0x128>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d007      	beq.n	8003e34 <TIM_Base_SetConfig+0xf8>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a10      	ldr	r2, [pc, #64]	; (8003e68 <TIM_Base_SetConfig+0x12c>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d003      	beq.n	8003e34 <TIM_Base_SetConfig+0xf8>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4a0f      	ldr	r2, [pc, #60]	; (8003e6c <TIM_Base_SetConfig+0x130>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d103      	bne.n	8003e3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	615a      	str	r2, [r3, #20]
}
 8003e42:	bf00      	nop
 8003e44:	3714      	adds	r7, #20
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	40012c00 	.word	0x40012c00
 8003e54:	40000400 	.word	0x40000400
 8003e58:	40000800 	.word	0x40000800
 8003e5c:	40000c00 	.word	0x40000c00
 8003e60:	40013400 	.word	0x40013400
 8003e64:	40014000 	.word	0x40014000
 8003e68:	40014400 	.word	0x40014400
 8003e6c:	40014800 	.word	0x40014800

08003e70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e040      	b.n	8003f40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d106      	bne.n	8003ed4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f004 fdfa 	bl	8008ac8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2224      	movs	r2, #36	; 0x24
 8003ed8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0201 	bic.w	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	f000 fc6c 	bl	80047c8 <UART_SetConfig>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d101      	bne.n	8003efa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e022      	b.n	8003f40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d002      	beq.n	8003f08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 ffa8 	bl	8004e58 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689a      	ldr	r2, [r3, #8]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f042 0201 	orr.w	r2, r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f001 f82f 	bl	8004f9c <UART_CheckIdleState>
 8003f3e:	4603      	mov	r3, r0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3708      	adds	r7, #8
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b08a      	sub	sp, #40	; 0x28
 8003f4c:	af02      	add	r7, sp, #8
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	60b9      	str	r1, [r7, #8]
 8003f52:	603b      	str	r3, [r7, #0]
 8003f54:	4613      	mov	r3, r2
 8003f56:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f5c:	2b20      	cmp	r3, #32
 8003f5e:	f040 8081 	bne.w	8004064 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d002      	beq.n	8003f6e <HAL_UART_Transmit+0x26>
 8003f68:	88fb      	ldrh	r3, [r7, #6]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e079      	b.n	8004066 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d101      	bne.n	8003f80 <HAL_UART_Transmit+0x38>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	e072      	b.n	8004066 <HAL_UART_Transmit+0x11e>
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2221      	movs	r2, #33	; 0x21
 8003f92:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003f94:	f7fc fb58 	bl	8000648 <HAL_GetTick>
 8003f98:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	88fa      	ldrh	r2, [r7, #6]
 8003f9e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	88fa      	ldrh	r2, [r7, #6]
 8003fa6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fb2:	d108      	bne.n	8003fc6 <HAL_UART_Transmit+0x7e>
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d104      	bne.n	8003fc6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	61bb      	str	r3, [r7, #24]
 8003fc4:	e003      	b.n	8003fce <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fce:	e02d      	b.n	800402c <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2180      	movs	r1, #128	; 0x80
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f001 f823 	bl	8005026 <UART_WaitOnFlagUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d001      	beq.n	8003fea <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e03d      	b.n	8004066 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d10b      	bne.n	8004008 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	881a      	ldrh	r2, [r3, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ffc:	b292      	uxth	r2, r2
 8003ffe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	3302      	adds	r3, #2
 8004004:	61bb      	str	r3, [r7, #24]
 8004006:	e008      	b.n	800401a <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	781a      	ldrb	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	b292      	uxth	r2, r2
 8004012:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	3301      	adds	r3, #1
 8004018:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004020:	b29b      	uxth	r3, r3
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004032:	b29b      	uxth	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d1cb      	bne.n	8003fd0 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	9300      	str	r3, [sp, #0]
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	2200      	movs	r2, #0
 8004040:	2140      	movs	r1, #64	; 0x40
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f000 ffef 	bl	8005026 <UART_WaitOnFlagUntilTimeout>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d001      	beq.n	8004052 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e009      	b.n	8004066 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2220      	movs	r2, #32
 8004056:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8004060:	2300      	movs	r3, #0
 8004062:	e000      	b.n	8004066 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004064:	2302      	movs	r3, #2
  }
}
 8004066:	4618      	mov	r0, r3
 8004068:	3720      	adds	r7, #32
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800406e:	b580      	push	{r7, lr}
 8004070:	b08a      	sub	sp, #40	; 0x28
 8004072:	af02      	add	r7, sp, #8
 8004074:	60f8      	str	r0, [r7, #12]
 8004076:	60b9      	str	r1, [r7, #8]
 8004078:	603b      	str	r3, [r7, #0]
 800407a:	4613      	mov	r3, r2
 800407c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004082:	2b20      	cmp	r3, #32
 8004084:	f040 80bb 	bne.w	80041fe <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d002      	beq.n	8004094 <HAL_UART_Receive+0x26>
 800408e:	88fb      	ldrh	r3, [r7, #6]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d101      	bne.n	8004098 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e0b3      	b.n	8004200 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <HAL_UART_Receive+0x38>
 80040a2:	2302      	movs	r3, #2
 80040a4:	e0ac      	b.n	8004200 <HAL_UART_Receive+0x192>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2222      	movs	r2, #34	; 0x22
 80040b8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80040ba:	f7fc fac5 	bl	8000648 <HAL_GetTick>
 80040be:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	88fa      	ldrh	r2, [r7, #6]
 80040cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040d8:	d10e      	bne.n	80040f8 <HAL_UART_Receive+0x8a>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d105      	bne.n	80040ee <HAL_UART_Receive+0x80>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f240 12ff 	movw	r2, #511	; 0x1ff
 80040e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80040ec:	e02d      	b.n	800414a <HAL_UART_Receive+0xdc>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	22ff      	movs	r2, #255	; 0xff
 80040f2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80040f6:	e028      	b.n	800414a <HAL_UART_Receive+0xdc>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d10d      	bne.n	800411c <HAL_UART_Receive+0xae>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d104      	bne.n	8004112 <HAL_UART_Receive+0xa4>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	22ff      	movs	r2, #255	; 0xff
 800410c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004110:	e01b      	b.n	800414a <HAL_UART_Receive+0xdc>
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	227f      	movs	r2, #127	; 0x7f
 8004116:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800411a:	e016      	b.n	800414a <HAL_UART_Receive+0xdc>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004124:	d10d      	bne.n	8004142 <HAL_UART_Receive+0xd4>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d104      	bne.n	8004138 <HAL_UART_Receive+0xca>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	227f      	movs	r2, #127	; 0x7f
 8004132:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004136:	e008      	b.n	800414a <HAL_UART_Receive+0xdc>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	223f      	movs	r2, #63	; 0x3f
 800413c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004140:	e003      	b.n	800414a <HAL_UART_Receive+0xdc>
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004150:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800415a:	d108      	bne.n	800416e <HAL_UART_Receive+0x100>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	691b      	ldr	r3, [r3, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d104      	bne.n	800416e <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8004164:	2300      	movs	r3, #0
 8004166:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	61bb      	str	r3, [r7, #24]
 800416c:	e003      	b.n	8004176 <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004172:	2300      	movs	r3, #0
 8004174:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004176:	e033      	b.n	80041e0 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	2200      	movs	r2, #0
 8004180:	2120      	movs	r1, #32
 8004182:	68f8      	ldr	r0, [r7, #12]
 8004184:	f000 ff4f 	bl	8005026 <UART_WaitOnFlagUntilTimeout>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e036      	b.n	8004200 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10c      	bne.n	80041b2 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800419e:	b29a      	uxth	r2, r3
 80041a0:	8a7b      	ldrh	r3, [r7, #18]
 80041a2:	4013      	ands	r3, r2
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	3302      	adds	r3, #2
 80041ae:	61bb      	str	r3, [r7, #24]
 80041b0:	e00d      	b.n	80041ce <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	b2da      	uxtb	r2, r3
 80041bc:	8a7b      	ldrh	r3, [r7, #18]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	4013      	ands	r3, r2
 80041c2:	b2da      	uxtb	r2, r3
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	3301      	adds	r3, #1
 80041cc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1c5      	bne.n	8004178 <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2220      	movs	r2, #32
 80041f0:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80041fa:	2300      	movs	r3, #0
 80041fc:	e000      	b.n	8004200 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 80041fe:	2302      	movs	r3, #2
  }
}
 8004200:	4618      	mov	r0, r3
 8004202:	3720      	adds	r7, #32
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	60b9      	str	r1, [r7, #8]
 8004212:	4613      	mov	r3, r2
 8004214:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800421a:	2b20      	cmp	r3, #32
 800421c:	f040 808a 	bne.w	8004334 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d002      	beq.n	800422c <HAL_UART_Receive_IT+0x24>
 8004226:	88fb      	ldrh	r3, [r7, #6]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d101      	bne.n	8004230 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e082      	b.n	8004336 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004236:	2b01      	cmp	r3, #1
 8004238:	d101      	bne.n	800423e <HAL_UART_Receive_IT+0x36>
 800423a:	2302      	movs	r3, #2
 800423c:	e07b      	b.n	8004336 <HAL_UART_Receive_IT+0x12e>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2201      	movs	r2, #1
 8004242:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	88fa      	ldrh	r2, [r7, #6]
 8004250:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	88fa      	ldrh	r2, [r7, #6]
 8004258:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800426a:	d10e      	bne.n	800428a <HAL_UART_Receive_IT+0x82>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d105      	bne.n	8004280 <HAL_UART_Receive_IT+0x78>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f240 12ff 	movw	r2, #511	; 0x1ff
 800427a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800427e:	e02d      	b.n	80042dc <HAL_UART_Receive_IT+0xd4>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	22ff      	movs	r2, #255	; 0xff
 8004284:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004288:	e028      	b.n	80042dc <HAL_UART_Receive_IT+0xd4>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10d      	bne.n	80042ae <HAL_UART_Receive_IT+0xa6>
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d104      	bne.n	80042a4 <HAL_UART_Receive_IT+0x9c>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	22ff      	movs	r2, #255	; 0xff
 800429e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042a2:	e01b      	b.n	80042dc <HAL_UART_Receive_IT+0xd4>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	227f      	movs	r2, #127	; 0x7f
 80042a8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042ac:	e016      	b.n	80042dc <HAL_UART_Receive_IT+0xd4>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042b6:	d10d      	bne.n	80042d4 <HAL_UART_Receive_IT+0xcc>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d104      	bne.n	80042ca <HAL_UART_Receive_IT+0xc2>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	227f      	movs	r2, #127	; 0x7f
 80042c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042c8:	e008      	b.n	80042dc <HAL_UART_Receive_IT+0xd4>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	223f      	movs	r2, #63	; 0x3f
 80042ce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80042d2:	e003      	b.n	80042dc <HAL_UART_Receive_IT+0xd4>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2222      	movs	r2, #34	; 0x22
 80042e6:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	689a      	ldr	r2, [r3, #8]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0201 	orr.w	r2, r2, #1
 80042f6:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004300:	d107      	bne.n	8004312 <HAL_UART_Receive_IT+0x10a>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d103      	bne.n	8004312 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	4a0d      	ldr	r2, [pc, #52]	; (8004344 <HAL_UART_Receive_IT+0x13c>)
 800430e:	661a      	str	r2, [r3, #96]	; 0x60
 8004310:	e002      	b.n	8004318 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4a0c      	ldr	r2, [pc, #48]	; (8004348 <HAL_UART_Receive_IT+0x140>)
 8004316:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800432e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004330:	2300      	movs	r3, #0
 8004332:	e000      	b.n	8004336 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8004334:	2302      	movs	r3, #2
  }
}
 8004336:	4618      	mov	r0, r3
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	08005325 	.word	0x08005325
 8004348:	0800527b 	.word	0x0800527b

0800434c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	4613      	mov	r3, r2
 8004358:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800435e:	2b20      	cmp	r3, #32
 8004360:	d16c      	bne.n	800443c <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d002      	beq.n	800436e <HAL_UART_Receive_DMA+0x22>
 8004368:	88fb      	ldrh	r3, [r7, #6]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d101      	bne.n	8004372 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e065      	b.n	800443e <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_UART_Receive_DMA+0x34>
 800437c:	2302      	movs	r3, #2
 800437e:	e05e      	b.n	800443e <HAL_UART_Receive_DMA+0xf2>
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	88fa      	ldrh	r2, [r7, #6]
 8004392:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2222      	movs	r2, #34	; 0x22
 80043a0:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d02a      	beq.n	8004400 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043ae:	4a26      	ldr	r2, [pc, #152]	; (8004448 <HAL_UART_Receive_DMA+0xfc>)
 80043b0:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043b6:	4a25      	ldr	r2, [pc, #148]	; (800444c <HAL_UART_Receive_DMA+0x100>)
 80043b8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043be:	4a24      	ldr	r2, [pc, #144]	; (8004450 <HAL_UART_Receive_DMA+0x104>)
 80043c0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80043c6:	2200      	movs	r2, #0
 80043c8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	3324      	adds	r3, #36	; 0x24
 80043d4:	4619      	mov	r1, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043da:	461a      	mov	r2, r3
 80043dc:	88fb      	ldrh	r3, [r7, #6]
 80043de:	f7fc fb2b 	bl	8000a38 <HAL_DMA_Start_IT>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00b      	beq.n	8004400 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2210      	movs	r2, #16
 80043ec:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2220      	movs	r2, #32
 80043fa:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e01e      	b.n	800443e <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004416:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689a      	ldr	r2, [r3, #8]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004436:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	e000      	b.n	800443e <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800443c:	2302      	movs	r3, #2
  }
}
 800443e:	4618      	mov	r0, r3
 8004440:	3710      	adds	r7, #16
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	08005121 	.word	0x08005121
 800444c:	08005189 	.word	0x08005189
 8004450:	080051a5 	.word	0x080051a5

08004454 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004460:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004466:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004472:	2b80      	cmp	r3, #128	; 0x80
 8004474:	d126      	bne.n	80044c4 <HAL_UART_DMAStop+0x70>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2b21      	cmp	r3, #33	; 0x21
 800447a:	d123      	bne.n	80044c4 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800448a:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004490:	2b00      	cmp	r3, #0
 8004492:	d014      	beq.n	80044be <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004498:	4618      	mov	r0, r3
 800449a:	f7fc fb2d 	bl	8000af8 <HAL_DMA_Abort>
 800449e:	4603      	mov	r3, r0
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00c      	beq.n	80044be <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7fc fc53 	bl	8000d54 <HAL_DMA_GetError>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d104      	bne.n	80044be <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2210      	movs	r2, #16
 80044b8:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e031      	b.n	8004522 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fdf9 	bl	80050b6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044ce:	2b40      	cmp	r3, #64	; 0x40
 80044d0:	d126      	bne.n	8004520 <HAL_UART_DMAStop+0xcc>
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2b22      	cmp	r3, #34	; 0x22
 80044d6:	d123      	bne.n	8004520 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	689a      	ldr	r2, [r3, #8]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044e6:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d014      	beq.n	800451a <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7fc faff 	bl	8000af8 <HAL_DMA_Abort>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00c      	beq.n	800451a <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004504:	4618      	mov	r0, r3
 8004506:	f7fc fc25 	bl	8000d54 <HAL_DMA_GetError>
 800450a:	4603      	mov	r3, r0
 800450c:	2b20      	cmp	r3, #32
 800450e:	d104      	bne.n	800451a <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2210      	movs	r2, #16
 8004514:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e003      	b.n	8004522 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 fde0 	bl	80050e0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3710      	adds	r7, #16
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
	...

0800452c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b088      	sub	sp, #32
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	f003 030f 	and.w	r3, r3, #15
 8004552:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d113      	bne.n	8004582 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	f003 0320 	and.w	r3, r3, #32
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00e      	beq.n	8004582 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	2b00      	cmp	r3, #0
 800456c:	d009      	beq.n	8004582 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 80ff 	beq.w	8004776 <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	4798      	blx	r3
      }
      return;
 8004580:	e0f9      	b.n	8004776 <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	f000 80c1 	beq.w	800470c <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b00      	cmp	r3, #0
 8004592:	d105      	bne.n	80045a0 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 80b6 	beq.w	800470c <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	f003 0301 	and.w	r3, r3, #1
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00e      	beq.n	80045c8 <HAL_UART_IRQHandler+0x9c>
 80045aa:	69bb      	ldr	r3, [r7, #24]
 80045ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d009      	beq.n	80045c8 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2201      	movs	r2, #1
 80045ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045c0:	f043 0201 	orr.w	r2, r3, #1
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	f003 0302 	and.w	r3, r3, #2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d00e      	beq.n	80045f0 <HAL_UART_IRQHandler+0xc4>
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f003 0301 	and.w	r3, r3, #1
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d009      	beq.n	80045f0 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2202      	movs	r2, #2
 80045e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80045e8:	f043 0204 	orr.w	r2, r3, #4
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	f003 0304 	and.w	r3, r3, #4
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00e      	beq.n	8004618 <HAL_UART_IRQHandler+0xec>
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f003 0301 	and.w	r3, r3, #1
 8004600:	2b00      	cmp	r3, #0
 8004602:	d009      	beq.n	8004618 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2204      	movs	r2, #4
 800460a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004610:	f043 0202 	orr.w	r2, r3, #2
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d013      	beq.n	800464a <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	f003 0320 	and.w	r3, r3, #32
 8004628:	2b00      	cmp	r3, #0
 800462a:	d104      	bne.n	8004636 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004632:	2b00      	cmp	r3, #0
 8004634:	d009      	beq.n	800464a <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2208      	movs	r2, #8
 800463c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004642:	f043 0208 	orr.w	r2, r3, #8
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800464e:	2b00      	cmp	r3, #0
 8004650:	f000 8093 	beq.w	800477a <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004654:	69fb      	ldr	r3, [r7, #28]
 8004656:	f003 0320 	and.w	r3, r3, #32
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00c      	beq.n	8004678 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	f003 0320 	and.w	r3, r3, #32
 8004664:	2b00      	cmp	r3, #0
 8004666:	d007      	beq.n	8004678 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800467c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004688:	2b40      	cmp	r3, #64	; 0x40
 800468a:	d004      	beq.n	8004696 <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004692:	2b00      	cmp	r3, #0
 8004694:	d031      	beq.n	80046fa <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fd22 	bl	80050e0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a6:	2b40      	cmp	r3, #64	; 0x40
 80046a8:	d123      	bne.n	80046f2 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	689a      	ldr	r2, [r3, #8]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046b8:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d013      	beq.n	80046ea <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046c6:	4a30      	ldr	r2, [pc, #192]	; (8004788 <HAL_UART_IRQHandler+0x25c>)
 80046c8:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fc fa50 	bl	8000b74 <HAL_DMA_Abort_IT>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d016      	beq.n	8004708 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80046e4:	4610      	mov	r0, r2
 80046e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046e8:	e00e      	b.n	8004708 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f862 	bl	80047b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f0:	e00a      	b.n	8004708 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 f85e 	bl	80047b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046f8:	e006      	b.n	8004708 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 f85a 	bl	80047b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8004706:	e038      	b.n	800477a <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004708:	bf00      	nop
    return;
 800470a:	e036      	b.n	800477a <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d00d      	beq.n	8004732 <HAL_UART_IRQHandler+0x206>
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d008      	beq.n	8004732 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004728:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 fe4f 	bl	80053ce <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004730:	e026      	b.n	8004780 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004738:	2b00      	cmp	r3, #0
 800473a:	d00d      	beq.n	8004758 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004742:	2b00      	cmp	r3, #0
 8004744:	d008      	beq.n	8004758 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800474a:	2b00      	cmp	r3, #0
 800474c:	d017      	beq.n	800477e <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	4798      	blx	r3
    }
    return;
 8004756:	e012      	b.n	800477e <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00e      	beq.n	8004780 <HAL_UART_IRQHandler+0x254>
 8004762:	69bb      	ldr	r3, [r7, #24]
 8004764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004768:	2b00      	cmp	r3, #0
 800476a:	d009      	beq.n	8004780 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fd6b 	bl	8005248 <UART_EndTransmit_IT>
    return;
 8004772:	bf00      	nop
 8004774:	e004      	b.n	8004780 <HAL_UART_IRQHandler+0x254>
      return;
 8004776:	bf00      	nop
 8004778:	e002      	b.n	8004780 <HAL_UART_IRQHandler+0x254>
    return;
 800477a:	bf00      	nop
 800477c:	e000      	b.n	8004780 <HAL_UART_IRQHandler+0x254>
    return;
 800477e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004780:	3720      	adds	r7, #32
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	0800521d 	.word	0x0800521d

0800478c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047c8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80047cc:	b088      	sub	sp, #32
 80047ce:	af00      	add	r7, sp, #0
 80047d0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80047da:	2300      	movs	r3, #0
 80047dc:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	689a      	ldr	r2, [r3, #8]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	431a      	orrs	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	4bac      	ldr	r3, [pc, #688]	; (8004ab0 <UART_SetConfig+0x2e8>)
 80047fe:	4013      	ands	r3, r2
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6812      	ldr	r2, [r2, #0]
 8004804:	69f9      	ldr	r1, [r7, #28]
 8004806:	430b      	orrs	r3, r1
 8004808:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4aa2      	ldr	r2, [pc, #648]	; (8004ab4 <UART_SetConfig+0x2ec>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d004      	beq.n	800483a <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	69fa      	ldr	r2, [r7, #28]
 8004836:	4313      	orrs	r3, r2
 8004838:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	69fa      	ldr	r2, [r7, #28]
 800484a:	430a      	orrs	r2, r1
 800484c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a99      	ldr	r2, [pc, #612]	; (8004ab8 <UART_SetConfig+0x2f0>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d121      	bne.n	800489c <UART_SetConfig+0xd4>
 8004858:	4b98      	ldr	r3, [pc, #608]	; (8004abc <UART_SetConfig+0x2f4>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485e:	f003 0303 	and.w	r3, r3, #3
 8004862:	2b03      	cmp	r3, #3
 8004864:	d816      	bhi.n	8004894 <UART_SetConfig+0xcc>
 8004866:	a201      	add	r2, pc, #4	; (adr r2, 800486c <UART_SetConfig+0xa4>)
 8004868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800486c:	0800487d 	.word	0x0800487d
 8004870:	08004889 	.word	0x08004889
 8004874:	08004883 	.word	0x08004883
 8004878:	0800488f 	.word	0x0800488f
 800487c:	2301      	movs	r3, #1
 800487e:	76fb      	strb	r3, [r7, #27]
 8004880:	e0e8      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004882:	2302      	movs	r3, #2
 8004884:	76fb      	strb	r3, [r7, #27]
 8004886:	e0e5      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004888:	2304      	movs	r3, #4
 800488a:	76fb      	strb	r3, [r7, #27]
 800488c:	e0e2      	b.n	8004a54 <UART_SetConfig+0x28c>
 800488e:	2308      	movs	r3, #8
 8004890:	76fb      	strb	r3, [r7, #27]
 8004892:	e0df      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004894:	2310      	movs	r3, #16
 8004896:	76fb      	strb	r3, [r7, #27]
 8004898:	bf00      	nop
 800489a:	e0db      	b.n	8004a54 <UART_SetConfig+0x28c>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a87      	ldr	r2, [pc, #540]	; (8004ac0 <UART_SetConfig+0x2f8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d134      	bne.n	8004910 <UART_SetConfig+0x148>
 80048a6:	4b85      	ldr	r3, [pc, #532]	; (8004abc <UART_SetConfig+0x2f4>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ac:	f003 030c 	and.w	r3, r3, #12
 80048b0:	2b0c      	cmp	r3, #12
 80048b2:	d829      	bhi.n	8004908 <UART_SetConfig+0x140>
 80048b4:	a201      	add	r2, pc, #4	; (adr r2, 80048bc <UART_SetConfig+0xf4>)
 80048b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ba:	bf00      	nop
 80048bc:	080048f1 	.word	0x080048f1
 80048c0:	08004909 	.word	0x08004909
 80048c4:	08004909 	.word	0x08004909
 80048c8:	08004909 	.word	0x08004909
 80048cc:	080048fd 	.word	0x080048fd
 80048d0:	08004909 	.word	0x08004909
 80048d4:	08004909 	.word	0x08004909
 80048d8:	08004909 	.word	0x08004909
 80048dc:	080048f7 	.word	0x080048f7
 80048e0:	08004909 	.word	0x08004909
 80048e4:	08004909 	.word	0x08004909
 80048e8:	08004909 	.word	0x08004909
 80048ec:	08004903 	.word	0x08004903
 80048f0:	2300      	movs	r3, #0
 80048f2:	76fb      	strb	r3, [r7, #27]
 80048f4:	e0ae      	b.n	8004a54 <UART_SetConfig+0x28c>
 80048f6:	2302      	movs	r3, #2
 80048f8:	76fb      	strb	r3, [r7, #27]
 80048fa:	e0ab      	b.n	8004a54 <UART_SetConfig+0x28c>
 80048fc:	2304      	movs	r3, #4
 80048fe:	76fb      	strb	r3, [r7, #27]
 8004900:	e0a8      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004902:	2308      	movs	r3, #8
 8004904:	76fb      	strb	r3, [r7, #27]
 8004906:	e0a5      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004908:	2310      	movs	r3, #16
 800490a:	76fb      	strb	r3, [r7, #27]
 800490c:	bf00      	nop
 800490e:	e0a1      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a6b      	ldr	r2, [pc, #428]	; (8004ac4 <UART_SetConfig+0x2fc>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d120      	bne.n	800495c <UART_SetConfig+0x194>
 800491a:	4b68      	ldr	r3, [pc, #416]	; (8004abc <UART_SetConfig+0x2f4>)
 800491c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004920:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004924:	2b10      	cmp	r3, #16
 8004926:	d00f      	beq.n	8004948 <UART_SetConfig+0x180>
 8004928:	2b10      	cmp	r3, #16
 800492a:	d802      	bhi.n	8004932 <UART_SetConfig+0x16a>
 800492c:	2b00      	cmp	r3, #0
 800492e:	d005      	beq.n	800493c <UART_SetConfig+0x174>
 8004930:	e010      	b.n	8004954 <UART_SetConfig+0x18c>
 8004932:	2b20      	cmp	r3, #32
 8004934:	d005      	beq.n	8004942 <UART_SetConfig+0x17a>
 8004936:	2b30      	cmp	r3, #48	; 0x30
 8004938:	d009      	beq.n	800494e <UART_SetConfig+0x186>
 800493a:	e00b      	b.n	8004954 <UART_SetConfig+0x18c>
 800493c:	2300      	movs	r3, #0
 800493e:	76fb      	strb	r3, [r7, #27]
 8004940:	e088      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004942:	2302      	movs	r3, #2
 8004944:	76fb      	strb	r3, [r7, #27]
 8004946:	e085      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004948:	2304      	movs	r3, #4
 800494a:	76fb      	strb	r3, [r7, #27]
 800494c:	e082      	b.n	8004a54 <UART_SetConfig+0x28c>
 800494e:	2308      	movs	r3, #8
 8004950:	76fb      	strb	r3, [r7, #27]
 8004952:	e07f      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004954:	2310      	movs	r3, #16
 8004956:	76fb      	strb	r3, [r7, #27]
 8004958:	bf00      	nop
 800495a:	e07b      	b.n	8004a54 <UART_SetConfig+0x28c>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a59      	ldr	r2, [pc, #356]	; (8004ac8 <UART_SetConfig+0x300>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d120      	bne.n	80049a8 <UART_SetConfig+0x1e0>
 8004966:	4b55      	ldr	r3, [pc, #340]	; (8004abc <UART_SetConfig+0x2f4>)
 8004968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004970:	2b40      	cmp	r3, #64	; 0x40
 8004972:	d00f      	beq.n	8004994 <UART_SetConfig+0x1cc>
 8004974:	2b40      	cmp	r3, #64	; 0x40
 8004976:	d802      	bhi.n	800497e <UART_SetConfig+0x1b6>
 8004978:	2b00      	cmp	r3, #0
 800497a:	d005      	beq.n	8004988 <UART_SetConfig+0x1c0>
 800497c:	e010      	b.n	80049a0 <UART_SetConfig+0x1d8>
 800497e:	2b80      	cmp	r3, #128	; 0x80
 8004980:	d005      	beq.n	800498e <UART_SetConfig+0x1c6>
 8004982:	2bc0      	cmp	r3, #192	; 0xc0
 8004984:	d009      	beq.n	800499a <UART_SetConfig+0x1d2>
 8004986:	e00b      	b.n	80049a0 <UART_SetConfig+0x1d8>
 8004988:	2300      	movs	r3, #0
 800498a:	76fb      	strb	r3, [r7, #27]
 800498c:	e062      	b.n	8004a54 <UART_SetConfig+0x28c>
 800498e:	2302      	movs	r3, #2
 8004990:	76fb      	strb	r3, [r7, #27]
 8004992:	e05f      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004994:	2304      	movs	r3, #4
 8004996:	76fb      	strb	r3, [r7, #27]
 8004998:	e05c      	b.n	8004a54 <UART_SetConfig+0x28c>
 800499a:	2308      	movs	r3, #8
 800499c:	76fb      	strb	r3, [r7, #27]
 800499e:	e059      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049a0:	2310      	movs	r3, #16
 80049a2:	76fb      	strb	r3, [r7, #27]
 80049a4:	bf00      	nop
 80049a6:	e055      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a47      	ldr	r2, [pc, #284]	; (8004acc <UART_SetConfig+0x304>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d124      	bne.n	80049fc <UART_SetConfig+0x234>
 80049b2:	4b42      	ldr	r3, [pc, #264]	; (8004abc <UART_SetConfig+0x2f4>)
 80049b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049c0:	d012      	beq.n	80049e8 <UART_SetConfig+0x220>
 80049c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049c6:	d802      	bhi.n	80049ce <UART_SetConfig+0x206>
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <UART_SetConfig+0x214>
 80049cc:	e012      	b.n	80049f4 <UART_SetConfig+0x22c>
 80049ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049d2:	d006      	beq.n	80049e2 <UART_SetConfig+0x21a>
 80049d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80049d8:	d009      	beq.n	80049ee <UART_SetConfig+0x226>
 80049da:	e00b      	b.n	80049f4 <UART_SetConfig+0x22c>
 80049dc:	2300      	movs	r3, #0
 80049de:	76fb      	strb	r3, [r7, #27]
 80049e0:	e038      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049e2:	2302      	movs	r3, #2
 80049e4:	76fb      	strb	r3, [r7, #27]
 80049e6:	e035      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049e8:	2304      	movs	r3, #4
 80049ea:	76fb      	strb	r3, [r7, #27]
 80049ec:	e032      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049ee:	2308      	movs	r3, #8
 80049f0:	76fb      	strb	r3, [r7, #27]
 80049f2:	e02f      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049f4:	2310      	movs	r3, #16
 80049f6:	76fb      	strb	r3, [r7, #27]
 80049f8:	bf00      	nop
 80049fa:	e02b      	b.n	8004a54 <UART_SetConfig+0x28c>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a2c      	ldr	r2, [pc, #176]	; (8004ab4 <UART_SetConfig+0x2ec>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d124      	bne.n	8004a50 <UART_SetConfig+0x288>
 8004a06:	4b2d      	ldr	r3, [pc, #180]	; (8004abc <UART_SetConfig+0x2f4>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a0c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a14:	d012      	beq.n	8004a3c <UART_SetConfig+0x274>
 8004a16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a1a:	d802      	bhi.n	8004a22 <UART_SetConfig+0x25a>
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d007      	beq.n	8004a30 <UART_SetConfig+0x268>
 8004a20:	e012      	b.n	8004a48 <UART_SetConfig+0x280>
 8004a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a26:	d006      	beq.n	8004a36 <UART_SetConfig+0x26e>
 8004a28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a2c:	d009      	beq.n	8004a42 <UART_SetConfig+0x27a>
 8004a2e:	e00b      	b.n	8004a48 <UART_SetConfig+0x280>
 8004a30:	2300      	movs	r3, #0
 8004a32:	76fb      	strb	r3, [r7, #27]
 8004a34:	e00e      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004a36:	2302      	movs	r3, #2
 8004a38:	76fb      	strb	r3, [r7, #27]
 8004a3a:	e00b      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	76fb      	strb	r3, [r7, #27]
 8004a40:	e008      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004a42:	2308      	movs	r3, #8
 8004a44:	76fb      	strb	r3, [r7, #27]
 8004a46:	e005      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004a48:	2310      	movs	r3, #16
 8004a4a:	76fb      	strb	r3, [r7, #27]
 8004a4c:	bf00      	nop
 8004a4e:	e001      	b.n	8004a54 <UART_SetConfig+0x28c>
 8004a50:	2310      	movs	r3, #16
 8004a52:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a16      	ldr	r2, [pc, #88]	; (8004ab4 <UART_SetConfig+0x2ec>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	f040 80fa 	bne.w	8004c54 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004a60:	7efb      	ldrb	r3, [r7, #27]
 8004a62:	2b08      	cmp	r3, #8
 8004a64:	d836      	bhi.n	8004ad4 <UART_SetConfig+0x30c>
 8004a66:	a201      	add	r2, pc, #4	; (adr r2, 8004a6c <UART_SetConfig+0x2a4>)
 8004a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6c:	08004a91 	.word	0x08004a91
 8004a70:	08004ad5 	.word	0x08004ad5
 8004a74:	08004a99 	.word	0x08004a99
 8004a78:	08004ad5 	.word	0x08004ad5
 8004a7c:	08004a9f 	.word	0x08004a9f
 8004a80:	08004ad5 	.word	0x08004ad5
 8004a84:	08004ad5 	.word	0x08004ad5
 8004a88:	08004ad5 	.word	0x08004ad5
 8004a8c:	08004aa7 	.word	0x08004aa7
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8004a90:	f7fd fbda 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8004a94:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a96:	e020      	b.n	8004ada <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8004a98:	4b0d      	ldr	r3, [pc, #52]	; (8004ad0 <UART_SetConfig+0x308>)
 8004a9a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004a9c:	e01d      	b.n	8004ada <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8004a9e:	f7fd fb3d 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8004aa2:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004aa4:	e019      	b.n	8004ada <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8004aa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aaa:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004aac:	e015      	b.n	8004ada <UART_SetConfig+0x312>
 8004aae:	bf00      	nop
 8004ab0:	efff69f3 	.word	0xefff69f3
 8004ab4:	40008000 	.word	0x40008000
 8004ab8:	40013800 	.word	0x40013800
 8004abc:	40021000 	.word	0x40021000
 8004ac0:	40004400 	.word	0x40004400
 8004ac4:	40004800 	.word	0x40004800
 8004ac8:	40004c00 	.word	0x40004c00
 8004acc:	40005000 	.word	0x40005000
 8004ad0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	74fb      	strb	r3, [r7, #19]
        break;
 8004ad8:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 81ac 	beq.w	8004e3a <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	005b      	lsls	r3, r3, #1
 8004aea:	4413      	add	r3, r2
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d305      	bcc.n	8004afe <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d902      	bls.n	8004b04 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	74fb      	strb	r3, [r7, #19]
 8004b02:	e19a      	b.n	8004e3a <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8004b04:	7efb      	ldrb	r3, [r7, #27]
 8004b06:	2b08      	cmp	r3, #8
 8004b08:	f200 8091 	bhi.w	8004c2e <UART_SetConfig+0x466>
 8004b0c:	a201      	add	r2, pc, #4	; (adr r2, 8004b14 <UART_SetConfig+0x34c>)
 8004b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b12:	bf00      	nop
 8004b14:	08004b39 	.word	0x08004b39
 8004b18:	08004c2f 	.word	0x08004c2f
 8004b1c:	08004b85 	.word	0x08004b85
 8004b20:	08004c2f 	.word	0x08004c2f
 8004b24:	08004bb9 	.word	0x08004bb9
 8004b28:	08004c2f 	.word	0x08004c2f
 8004b2c:	08004c2f 	.word	0x08004c2f
 8004b30:	08004c2f 	.word	0x08004c2f
 8004b34:	08004c05 	.word	0x08004c05
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004b38:	f7fd fb86 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	4619      	mov	r1, r3
 8004b40:	f04f 0200 	mov.w	r2, #0
 8004b44:	f04f 0300 	mov.w	r3, #0
 8004b48:	f04f 0400 	mov.w	r4, #0
 8004b4c:	0214      	lsls	r4, r2, #8
 8004b4e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004b52:	020b      	lsls	r3, r1, #8
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6852      	ldr	r2, [r2, #4]
 8004b58:	0852      	lsrs	r2, r2, #1
 8004b5a:	4611      	mov	r1, r2
 8004b5c:	f04f 0200 	mov.w	r2, #0
 8004b60:	eb13 0b01 	adds.w	fp, r3, r1
 8004b64:	eb44 0c02 	adc.w	ip, r4, r2
 8004b68:	4658      	mov	r0, fp
 8004b6a:	4661      	mov	r1, ip
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f04f 0400 	mov.w	r4, #0
 8004b74:	461a      	mov	r2, r3
 8004b76:	4623      	mov	r3, r4
 8004b78:	f7fb fb82 	bl	8000280 <__aeabi_uldivmod>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	460c      	mov	r4, r1
 8004b80:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004b82:	e057      	b.n	8004c34 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	085b      	lsrs	r3, r3, #1
 8004b8a:	f04f 0400 	mov.w	r4, #0
 8004b8e:	49b1      	ldr	r1, [pc, #708]	; (8004e54 <UART_SetConfig+0x68c>)
 8004b90:	f04f 0200 	mov.w	r2, #0
 8004b94:	eb13 0b01 	adds.w	fp, r3, r1
 8004b98:	eb44 0c02 	adc.w	ip, r4, r2
 8004b9c:	4658      	mov	r0, fp
 8004b9e:	4661      	mov	r1, ip
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f04f 0400 	mov.w	r4, #0
 8004ba8:	461a      	mov	r2, r3
 8004baa:	4623      	mov	r3, r4
 8004bac:	f7fb fb68 	bl	8000280 <__aeabi_uldivmod>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	460c      	mov	r4, r1
 8004bb4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004bb6:	e03d      	b.n	8004c34 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004bb8:	f7fd fab0 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	f04f 0400 	mov.w	r4, #0
 8004bcc:	0214      	lsls	r4, r2, #8
 8004bce:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004bd2:	020b      	lsls	r3, r1, #8
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6852      	ldr	r2, [r2, #4]
 8004bd8:	0852      	lsrs	r2, r2, #1
 8004bda:	4611      	mov	r1, r2
 8004bdc:	f04f 0200 	mov.w	r2, #0
 8004be0:	eb13 0b01 	adds.w	fp, r3, r1
 8004be4:	eb44 0c02 	adc.w	ip, r4, r2
 8004be8:	4658      	mov	r0, fp
 8004bea:	4661      	mov	r1, ip
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f04f 0400 	mov.w	r4, #0
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	4623      	mov	r3, r4
 8004bf8:	f7fb fb42 	bl	8000280 <__aeabi_uldivmod>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	460c      	mov	r4, r1
 8004c00:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c02:	e017      	b.n	8004c34 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	085b      	lsrs	r3, r3, #1
 8004c0a:	f04f 0400 	mov.w	r4, #0
 8004c0e:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8004c12:	f144 0100 	adc.w	r1, r4, #0
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f04f 0400 	mov.w	r4, #0
 8004c1e:	461a      	mov	r2, r3
 8004c20:	4623      	mov	r3, r4
 8004c22:	f7fb fb2d 	bl	8000280 <__aeabi_uldivmod>
 8004c26:	4603      	mov	r3, r0
 8004c28:	460c      	mov	r4, r1
 8004c2a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c2c:	e002      	b.n	8004c34 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	74fb      	strb	r3, [r7, #19]
            break;
 8004c32:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c3a:	d308      	bcc.n	8004c4e <UART_SetConfig+0x486>
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c42:	d204      	bcs.n	8004c4e <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	697a      	ldr	r2, [r7, #20]
 8004c4a:	60da      	str	r2, [r3, #12]
 8004c4c:	e0f5      	b.n	8004e3a <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	74fb      	strb	r3, [r7, #19]
 8004c52:	e0f2      	b.n	8004e3a <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	69db      	ldr	r3, [r3, #28]
 8004c58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c5c:	d17f      	bne.n	8004d5e <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8004c5e:	7efb      	ldrb	r3, [r7, #27]
 8004c60:	2b08      	cmp	r3, #8
 8004c62:	d85c      	bhi.n	8004d1e <UART_SetConfig+0x556>
 8004c64:	a201      	add	r2, pc, #4	; (adr r2, 8004c6c <UART_SetConfig+0x4a4>)
 8004c66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c6a:	bf00      	nop
 8004c6c:	08004c91 	.word	0x08004c91
 8004c70:	08004caf 	.word	0x08004caf
 8004c74:	08004ccd 	.word	0x08004ccd
 8004c78:	08004d1f 	.word	0x08004d1f
 8004c7c:	08004ce9 	.word	0x08004ce9
 8004c80:	08004d1f 	.word	0x08004d1f
 8004c84:	08004d1f 	.word	0x08004d1f
 8004c88:	08004d1f 	.word	0x08004d1f
 8004c8c:	08004d07 	.word	0x08004d07
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004c90:	f7fd fada 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8004c94:	4603      	mov	r3, r0
 8004c96:	005a      	lsls	r2, r3, #1
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	085b      	lsrs	r3, r3, #1
 8004c9e:	441a      	add	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004cac:	e03a      	b.n	8004d24 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004cae:	f7fd fae1 	bl	8002274 <HAL_RCC_GetPCLK2Freq>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	005a      	lsls	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	441a      	add	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc6:	b29b      	uxth	r3, r3
 8004cc8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004cca:	e02b      	b.n	8004d24 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	085b      	lsrs	r3, r3, #1
 8004cd2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004cd6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004cda:	687a      	ldr	r2, [r7, #4]
 8004cdc:	6852      	ldr	r2, [r2, #4]
 8004cde:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004ce6:	e01d      	b.n	8004d24 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004ce8:	f7fd fa18 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8004cec:	4603      	mov	r3, r0
 8004cee:	005a      	lsls	r2, r3, #1
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	085b      	lsrs	r3, r3, #1
 8004cf6:	441a      	add	r2, r3
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d04:	e00e      	b.n	8004d24 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	085b      	lsrs	r3, r3, #1
 8004d0c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d1c:	e002      	b.n	8004d24 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	74fb      	strb	r3, [r7, #19]
        break;
 8004d22:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	2b0f      	cmp	r3, #15
 8004d28:	d916      	bls.n	8004d58 <UART_SetConfig+0x590>
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d30:	d212      	bcs.n	8004d58 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	f023 030f 	bic.w	r3, r3, #15
 8004d3a:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	085b      	lsrs	r3, r3, #1
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	f003 0307 	and.w	r3, r3, #7
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	897b      	ldrh	r3, [r7, #10]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	897a      	ldrh	r2, [r7, #10]
 8004d54:	60da      	str	r2, [r3, #12]
 8004d56:	e070      	b.n	8004e3a <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	74fb      	strb	r3, [r7, #19]
 8004d5c:	e06d      	b.n	8004e3a <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8004d5e:	7efb      	ldrb	r3, [r7, #27]
 8004d60:	2b08      	cmp	r3, #8
 8004d62:	d859      	bhi.n	8004e18 <UART_SetConfig+0x650>
 8004d64:	a201      	add	r2, pc, #4	; (adr r2, 8004d6c <UART_SetConfig+0x5a4>)
 8004d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d6a:	bf00      	nop
 8004d6c:	08004d91 	.word	0x08004d91
 8004d70:	08004dad 	.word	0x08004dad
 8004d74:	08004dc9 	.word	0x08004dc9
 8004d78:	08004e19 	.word	0x08004e19
 8004d7c:	08004de5 	.word	0x08004de5
 8004d80:	08004e19 	.word	0x08004e19
 8004d84:	08004e19 	.word	0x08004e19
 8004d88:	08004e19 	.word	0x08004e19
 8004d8c:	08004e01 	.word	0x08004e01
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004d90:	f7fd fa5a 	bl	8002248 <HAL_RCC_GetPCLK1Freq>
 8004d94:	4602      	mov	r2, r0
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	085b      	lsrs	r3, r3, #1
 8004d9c:	441a      	add	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004daa:	e038      	b.n	8004e1e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004dac:	f7fd fa62 	bl	8002274 <HAL_RCC_GetPCLK2Freq>
 8004db0:	4602      	mov	r2, r0
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	085b      	lsrs	r3, r3, #1
 8004db8:	441a      	add	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004dc6:	e02a      	b.n	8004e1e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	085b      	lsrs	r3, r3, #1
 8004dce:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004dd2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6852      	ldr	r2, [r2, #4]
 8004dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004de2:	e01c      	b.n	8004e1e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004de4:	f7fd f99a 	bl	800211c <HAL_RCC_GetSysClockFreq>
 8004de8:	4602      	mov	r2, r0
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	085b      	lsrs	r3, r3, #1
 8004df0:	441a      	add	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004dfe:	e00e      	b.n	8004e1e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	085b      	lsrs	r3, r3, #1
 8004e06:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e16:	e002      	b.n	8004e1e <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	74fb      	strb	r3, [r7, #19]
        break;
 8004e1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	2b0f      	cmp	r3, #15
 8004e22:	d908      	bls.n	8004e36 <UART_SetConfig+0x66e>
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e2a:	d204      	bcs.n	8004e36 <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	60da      	str	r2, [r3, #12]
 8004e34:	e001      	b.n	8004e3a <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004e46:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3720      	adds	r7, #32
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004e52:	bf00      	nop
 8004e54:	f4240000 	.word	0xf4240000

08004e58 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00a      	beq.n	8004e82 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00a      	beq.n	8004ea4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	430a      	orrs	r2, r1
 8004ea2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	f003 0304 	and.w	r3, r3, #4
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00a      	beq.n	8004ec6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eca:	f003 0308 	and.w	r3, r3, #8
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00a      	beq.n	8004ee8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d00a      	beq.n	8004f0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	430a      	orrs	r2, r1
 8004f08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	f003 0320 	and.w	r3, r3, #32
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d01a      	beq.n	8004f6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	430a      	orrs	r2, r1
 8004f4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f56:	d10a      	bne.n	8004f6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	605a      	str	r2, [r3, #4]
  }
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af02      	add	r7, sp, #8
 8004fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8004faa:	f7fb fb4d 	bl	8000648 <HAL_GetTick>
 8004fae:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0308 	and.w	r3, r3, #8
 8004fba:	2b08      	cmp	r3, #8
 8004fbc:	d10e      	bne.n	8004fdc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fbe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f82a 	bl	8005026 <UART_WaitOnFlagUntilTimeout>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e020      	b.n	800501e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0304 	and.w	r3, r3, #4
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d10e      	bne.n	8005008 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fea:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f814 	bl	8005026 <UART_WaitOnFlagUntilTimeout>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e00a      	b.n	800501e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2220      	movs	r2, #32
 800500c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2220      	movs	r2, #32
 8005012:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b084      	sub	sp, #16
 800502a:	af00      	add	r7, sp, #0
 800502c:	60f8      	str	r0, [r7, #12]
 800502e:	60b9      	str	r1, [r7, #8]
 8005030:	603b      	str	r3, [r7, #0]
 8005032:	4613      	mov	r3, r2
 8005034:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005036:	e02a      	b.n	800508e <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503e:	d026      	beq.n	800508e <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005040:	f7fb fb02 	bl	8000648 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	429a      	cmp	r2, r3
 800504e:	d302      	bcc.n	8005056 <UART_WaitOnFlagUntilTimeout+0x30>
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d11b      	bne.n	800508e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005064:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f022 0201 	bic.w	r2, r2, #1
 8005074:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2220      	movs	r2, #32
 800507a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2220      	movs	r2, #32
 8005080:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e00f      	b.n	80050ae <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	69da      	ldr	r2, [r3, #28]
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	4013      	ands	r3, r2
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	429a      	cmp	r2, r3
 800509c:	bf0c      	ite	eq
 800509e:	2301      	moveq	r3, #1
 80050a0:	2300      	movne	r3, #0
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	461a      	mov	r2, r3
 80050a6:	79fb      	ldrb	r3, [r7, #7]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d0c5      	beq.n	8005038 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050ac:	2300      	movs	r3, #0
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}

080050b6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80050cc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2220      	movs	r2, #32
 80050d2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050f6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689a      	ldr	r2, [r3, #8]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0201 	bic.w	r2, r2, #1
 8005106:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2220      	movs	r2, #32
 800510c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2200      	movs	r2, #0
 8005112:	661a      	str	r2, [r3, #96]	; 0x60
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800512c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0320 	and.w	r3, r3, #32
 8005138:	2b00      	cmp	r3, #0
 800513a:	d11e      	bne.n	800517a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	681a      	ldr	r2, [r3, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005152:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	689a      	ldr	r2, [r3, #8]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f022 0201 	bic.w	r2, r2, #1
 8005162:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	689a      	ldr	r2, [r3, #8]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005172:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2220      	movs	r2, #32
 8005178:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	f002 fc6c 	bl	8007a58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005180:	bf00      	nop
 8005182:	3710      	adds	r7, #16
 8005184:	46bd      	mov	sp, r7
 8005186:	bd80      	pop	{r7, pc}

08005188 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005194:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f7ff fb02 	bl	80047a0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800519c:	bf00      	nop
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051b0:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051b6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051bc:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051c8:	2b80      	cmp	r3, #128	; 0x80
 80051ca:	d109      	bne.n	80051e0 <UART_DMAError+0x3c>
 80051cc:	693b      	ldr	r3, [r7, #16]
 80051ce:	2b21      	cmp	r3, #33	; 0x21
 80051d0:	d106      	bne.n	80051e0 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80051d2:	697b      	ldr	r3, [r7, #20]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80051da:	6978      	ldr	r0, [r7, #20]
 80051dc:	f7ff ff6b 	bl	80050b6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ea:	2b40      	cmp	r3, #64	; 0x40
 80051ec:	d109      	bne.n	8005202 <UART_DMAError+0x5e>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2b22      	cmp	r3, #34	; 0x22
 80051f2:	d106      	bne.n	8005202 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80051fc:	6978      	ldr	r0, [r7, #20]
 80051fe:	f7ff ff6f 	bl	80050e0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005206:	f043 0210 	orr.w	r2, r3, #16
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800520e:	6978      	ldr	r0, [r7, #20]
 8005210:	f7ff fad0 	bl	80047b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005214:	bf00      	nop
 8005216:	3718      	adds	r7, #24
 8005218:	46bd      	mov	sp, r7
 800521a:	bd80      	pop	{r7, pc}

0800521c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005228:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f7ff faba 	bl	80047b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005240:	bf00      	nop
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800525e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2220      	movs	r2, #32
 8005264:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f7ff fa8d 	bl	800478c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005272:	bf00      	nop
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b084      	sub	sp, #16
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005288:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800528e:	2b22      	cmp	r3, #34	; 0x22
 8005290:	d13a      	bne.n	8005308 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005298:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800529a:	89bb      	ldrh	r3, [r7, #12]
 800529c:	b2d9      	uxtb	r1, r3
 800529e:	89fb      	ldrh	r3, [r7, #14]
 80052a0:	b2da      	uxtb	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052a6:	400a      	ands	r2, r1
 80052a8:	b2d2      	uxtb	r2, r2
 80052aa:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b0:	1c5a      	adds	r2, r3, #1
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052bc:	b29b      	uxth	r3, r3
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052ce:	b29b      	uxth	r3, r3
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d123      	bne.n	800531c <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052e2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	689a      	ldr	r2, [r3, #8]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0201 	bic.w	r2, r2, #1
 80052f2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2220      	movs	r2, #32
 80052f8:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f002 fba9 	bl	8007a58 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005306:	e009      	b.n	800531c <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	8b1b      	ldrh	r3, [r3, #24]
 800530e:	b29a      	uxth	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	f042 0208 	orr.w	r2, r2, #8
 8005318:	b292      	uxth	r2, r2
 800531a:	831a      	strh	r2, [r3, #24]
}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}

08005324 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005332:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005338:	2b22      	cmp	r3, #34	; 0x22
 800533a:	d13a      	bne.n	80053b2 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005342:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005348:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800534a:	89ba      	ldrh	r2, [r7, #12]
 800534c:	89fb      	ldrh	r3, [r7, #14]
 800534e:	4013      	ands	r3, r2
 8005350:	b29a      	uxth	r2, r3
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800535a:	1c9a      	adds	r2, r3, #2
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005366:	b29b      	uxth	r3, r3
 8005368:	3b01      	subs	r3, #1
 800536a:	b29a      	uxth	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005378:	b29b      	uxth	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d123      	bne.n	80053c6 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800538c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 0201 	bic.w	r2, r2, #1
 800539c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2220      	movs	r2, #32
 80053a2:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f002 fb54 	bl	8007a58 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80053b0:	e009      	b.n	80053c6 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	8b1b      	ldrh	r3, [r3, #24]
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0208 	orr.w	r2, r2, #8
 80053c2:	b292      	uxth	r2, r2
 80053c4:	831a      	strh	r2, [r3, #24]
}
 80053c6:	bf00      	nop
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80053d6:	bf00      	nop
 80053d8:	370c      	adds	r7, #12
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
	...

080053e4 <SPI_write_command>:

/**
 * Select the register to read or write
 *
 */
uint8_t SPI_write_command(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel) {
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b084      	sub	sp, #16
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	460b      	mov	r3, r1
 80053ee:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 80053f0:	2200      	movs	r2, #0
 80053f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053f6:	4815      	ldr	r0, [pc, #84]	; (800544c <SPI_write_command+0x68>)
 80053f8:	f7fb fe90 	bl	800111c <HAL_GPIO_WritePin>

	uint8_t reg = RA8875_CMDWRITE;
 80053fc:	2380      	movs	r3, #128	; 0x80
 80053fe:	73bb      	strb	r3, [r7, #14]
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 8005400:	f107 010e 	add.w	r1, r7, #14
 8005404:	230a      	movs	r3, #10
 8005406:	2201      	movs	r2, #1
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7fd fce3 	bl	8002dd4 <HAL_SPI_Transmit>
 800540e:	4603      	mov	r3, r0
 8005410:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <SPI_write_command+0x38>
		return DISPLAY_ERROR;
 8005418:	23ff      	movs	r3, #255	; 0xff
 800541a:	e013      	b.n	8005444 <SPI_write_command+0x60>

	status = HAL_SPI_Transmit(hspi, &reg_to_sel, 1, 10);
 800541c:	1cf9      	adds	r1, r7, #3
 800541e:	230a      	movs	r3, #10
 8005420:	2201      	movs	r2, #1
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7fd fcd6 	bl	8002dd4 <HAL_SPI_Transmit>
 8005428:	4603      	mov	r3, r0
 800542a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d001      	beq.n	8005436 <SPI_write_command+0x52>
		return DISPLAY_ERROR;
 8005432:	23ff      	movs	r3, #255	; 0xff
 8005434:	e006      	b.n	8005444 <SPI_write_command+0x60>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8005436:	2201      	movs	r2, #1
 8005438:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800543c:	4803      	ldr	r0, [pc, #12]	; (800544c <SPI_write_command+0x68>)
 800543e:	f7fb fe6d 	bl	800111c <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	48001000 	.word	0x48001000

08005450 <SPI_read_data>:

/**
 * Read the data from the current register
 *
 */
uint8_t SPI_read_data(SPI_HandleTypeDef* hspi, uint8_t* Rxdata) {
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAREAD;
 800545a:	2340      	movs	r3, #64	; 0x40
 800545c:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 800545e:	2200      	movs	r2, #0
 8005460:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005464:	4814      	ldr	r0, [pc, #80]	; (80054b8 <SPI_read_data+0x68>)
 8005466:	f7fb fe59 	bl	800111c <HAL_GPIO_WritePin>

	// write READ command to slave and read the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 800546a:	f107 010e 	add.w	r1, r7, #14
 800546e:	230a      	movs	r3, #10
 8005470:	2201      	movs	r2, #1
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7fd fcae 	bl	8002dd4 <HAL_SPI_Transmit>
 8005478:	4603      	mov	r3, r0
 800547a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 800547c:	7bfb      	ldrb	r3, [r7, #15]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <SPI_read_data+0x36>
		return DISPLAY_ERROR;
 8005482:	23ff      	movs	r3, #255	; 0xff
 8005484:	e013      	b.n	80054ae <SPI_read_data+0x5e>

	status = HAL_SPI_Receive(hspi, Rxdata, 1, 10);
 8005486:	230a      	movs	r3, #10
 8005488:	2201      	movs	r2, #1
 800548a:	6839      	ldr	r1, [r7, #0]
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f7fd fe07 	bl	80030a0 <HAL_SPI_Receive>
 8005492:	4603      	mov	r3, r0
 8005494:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8005496:	7bfb      	ldrb	r3, [r7, #15]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d001      	beq.n	80054a0 <SPI_read_data+0x50>
		return DISPLAY_ERROR;
 800549c:	23ff      	movs	r3, #255	; 0xff
 800549e:	e006      	b.n	80054ae <SPI_read_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 80054a0:	2201      	movs	r2, #1
 80054a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054a6:	4804      	ldr	r0, [pc, #16]	; (80054b8 <SPI_read_data+0x68>)
 80054a8:	f7fb fe38 	bl	800111c <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	48001000 	.word	0x48001000

080054bc <SPI_write_data>:

/**
 * Write the data to the current register
 *
 */
uint8_t SPI_write_data(SPI_HandleTypeDef* hspi, uint8_t* TxData) {
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAWRITE;
 80054c6:	2300      	movs	r3, #0
 80054c8:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 80054ca:	2200      	movs	r2, #0
 80054cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80054d0:	4814      	ldr	r0, [pc, #80]	; (8005524 <SPI_write_data+0x68>)
 80054d2:	f7fb fe23 	bl	800111c <HAL_GPIO_WritePin>

	// write WRITE command to slave and write the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 80054d6:	f107 010e 	add.w	r1, r7, #14
 80054da:	230a      	movs	r3, #10
 80054dc:	2201      	movs	r2, #1
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f7fd fc78 	bl	8002dd4 <HAL_SPI_Transmit>
 80054e4:	4603      	mov	r3, r0
 80054e6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <SPI_write_data+0x36>
		return DISPLAY_ERROR;
 80054ee:	23ff      	movs	r3, #255	; 0xff
 80054f0:	e013      	b.n	800551a <SPI_write_data+0x5e>

	status = HAL_SPI_Transmit(hspi, TxData, 1, 10);
 80054f2:	230a      	movs	r3, #10
 80054f4:	2201      	movs	r2, #1
 80054f6:	6839      	ldr	r1, [r7, #0]
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f7fd fc6b 	bl	8002dd4 <HAL_SPI_Transmit>
 80054fe:	4603      	mov	r3, r0
 8005500:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8005502:	7bfb      	ldrb	r3, [r7, #15]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d001      	beq.n	800550c <SPI_write_data+0x50>
		return DISPLAY_ERROR;
 8005508:	23ff      	movs	r3, #255	; 0xff
 800550a:	e006      	b.n	800551a <SPI_write_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 800550c:	2201      	movs	r2, #1
 800550e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005512:	4804      	ldr	r0, [pc, #16]	; (8005524 <SPI_write_data+0x68>)
 8005514:	f7fb fe02 	bl	800111c <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	48001000 	.word	0x48001000

08005528 <SPI_read_register>:
/**
 *  Select the register to read from and transmit the data using TxData
 *  Rxdata will be the returned data
 *
 */
uint8_t SPI_read_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* Rxdata) {
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	460b      	mov	r3, r1
 8005532:	607a      	str	r2, [r7, #4]
 8005534:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	// issue a read coomand and read data
	ret = SPI_write_command(hspi, reg_to_sel);
 8005536:	7afb      	ldrb	r3, [r7, #11]
 8005538:	4619      	mov	r1, r3
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f7ff ff52 	bl	80053e4 <SPI_write_command>
 8005540:	4603      	mov	r3, r0
 8005542:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8005544:	7dfb      	ldrb	r3, [r7, #23]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d001      	beq.n	800554e <SPI_read_register+0x26>
		return DISPLAY_ERROR;
 800554a:	23ff      	movs	r3, #255	; 0xff
 800554c:	e00b      	b.n	8005566 <SPI_read_register+0x3e>

	ret = SPI_read_data(hspi, Rxdata);
 800554e:	6879      	ldr	r1, [r7, #4]
 8005550:	68f8      	ldr	r0, [r7, #12]
 8005552:	f7ff ff7d 	bl	8005450 <SPI_read_data>
 8005556:	4603      	mov	r3, r0
 8005558:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800555a:	7dfb      	ldrb	r3, [r7, #23]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d001      	beq.n	8005564 <SPI_read_register+0x3c>
		return DISPLAY_ERROR;
 8005560:	23ff      	movs	r3, #255	; 0xff
 8005562:	e000      	b.n	8005566 <SPI_read_register+0x3e>

	return DISPLAY_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3718      	adds	r7, #24
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}

0800556e <SPI_write_register>:

/**
 *  Select the register to write to and transmit the data using TxData
 *
 */
uint8_t SPI_write_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* TxData) {
 800556e:	b580      	push	{r7, lr}
 8005570:	b086      	sub	sp, #24
 8005572:	af00      	add	r7, sp, #0
 8005574:	60f8      	str	r0, [r7, #12]
 8005576:	460b      	mov	r3, r1
 8005578:	607a      	str	r2, [r7, #4]
 800557a:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	ret = SPI_write_command(hspi, reg_to_sel);
 800557c:	7afb      	ldrb	r3, [r7, #11]
 800557e:	4619      	mov	r1, r3
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f7ff ff2f 	bl	80053e4 <SPI_write_command>
 8005586:	4603      	mov	r3, r0
 8005588:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800558a:	7dfb      	ldrb	r3, [r7, #23]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <SPI_write_register+0x26>
		return DISPLAY_ERROR;
 8005590:	23ff      	movs	r3, #255	; 0xff
 8005592:	e00b      	b.n	80055ac <SPI_write_register+0x3e>

	ret = SPI_write_data(hspi, TxData);
 8005594:	6879      	ldr	r1, [r7, #4]
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f7ff ff90 	bl	80054bc <SPI_write_data>
 800559c:	4603      	mov	r3, r0
 800559e:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 80055a0:	7dfb      	ldrb	r3, [r7, #23]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <SPI_write_register+0x3c>
		return DISPLAY_ERROR;
 80055a6:	23ff      	movs	r3, #255	; 0xff
 80055a8:	e000      	b.n	80055ac <SPI_write_register+0x3e>

	return DISPLAY_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3718      	adds	r7, #24
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <wait_poll>:
/**
 *  Select the register to write to and transmit the data using TxData
 *	return true if expected status has been reached
 *  return false if SPI_read has errors
 */
bool wait_poll(SPI_HandleTypeDef* hspi,uint8_t reg_to_sel, uint8_t wait_flag) {
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	460b      	mov	r3, r1
 80055be:	70fb      	strb	r3, [r7, #3]
 80055c0:	4613      	mov	r3, r2
 80055c2:	70bb      	strb	r3, [r7, #2]
	uint8_t RxData;
	uint8_t ret;
	// wait for the command to finish
	while(1) {
		RxData = 0;
 80055c4:	2300      	movs	r3, #0
 80055c6:	73bb      	strb	r3, [r7, #14]
		ret = SPI_read_register(hspi, reg_to_sel, &RxData);
 80055c8:	f107 020e 	add.w	r2, r7, #14
 80055cc:	78fb      	ldrb	r3, [r7, #3]
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7ff ffa9 	bl	8005528 <SPI_read_register>
 80055d6:	4603      	mov	r3, r0
 80055d8:	73fb      	strb	r3, [r7, #15]
		if(ret != DISPLAY_OK)
 80055da:	7bfb      	ldrb	r3, [r7, #15]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d001      	beq.n	80055e4 <wait_poll+0x30>
			return false;
 80055e0:	2300      	movs	r3, #0
 80055e2:	e006      	b.n	80055f2 <wait_poll+0x3e>
		if(!(RxData & wait_flag))
 80055e4:	7bba      	ldrb	r2, [r7, #14]
 80055e6:	78bb      	ldrb	r3, [r7, #2]
 80055e8:	4013      	ands	r3, r2
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d1e9      	bne.n	80055c4 <wait_poll+0x10>
			return true;
 80055f0:	2301      	movs	r3, #1
	}
	// unreach but return to avoid compiler yelling
	return false;
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3710      	adds	r7, #16
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <rect_helper>:
 *	|					   |
 *	|					   |
 *	|					   |
 *	Y  X----------------X1 Y
 */
void rect_helper(SPI_HandleTypeDef* hspi, int16_t x, int16_t y, int16_t x1, int16_t y1, uint16_t color, bool filled){
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b086      	sub	sp, #24
 80055fe:	af00      	add	r7, sp, #0
 8005600:	60f8      	str	r0, [r7, #12]
 8005602:	4608      	mov	r0, r1
 8005604:	4611      	mov	r1, r2
 8005606:	461a      	mov	r2, r3
 8005608:	4603      	mov	r3, r0
 800560a:	817b      	strh	r3, [r7, #10]
 800560c:	460b      	mov	r3, r1
 800560e:	813b      	strh	r3, [r7, #8]
 8005610:	4613      	mov	r3, r2
 8005612:	80fb      	strh	r3, [r7, #6]
	uint8_t TxData = 0;
 8005614:	2300      	movs	r3, #0
 8005616:	75fb      	strb	r3, [r7, #23]

	// Set X
	SPI_write_command(hspi, 0x91);
 8005618:	2191      	movs	r1, #145	; 0x91
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7ff fee2 	bl	80053e4 <SPI_write_command>
	TxData = x;
 8005620:	897b      	ldrh	r3, [r7, #10]
 8005622:	b2db      	uxtb	r3, r3
 8005624:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005626:	f107 0317 	add.w	r3, r7, #23
 800562a:	4619      	mov	r1, r3
 800562c:	68f8      	ldr	r0, [r7, #12]
 800562e:	f7ff ff45 	bl	80054bc <SPI_write_data>
	SPI_write_command(hspi, 0x92);
 8005632:	2192      	movs	r1, #146	; 0x92
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f7ff fed5 	bl	80053e4 <SPI_write_command>
	TxData = x >> 8;
 800563a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800563e:	121b      	asrs	r3, r3, #8
 8005640:	b21b      	sxth	r3, r3
 8005642:	b2db      	uxtb	r3, r3
 8005644:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005646:	f107 0317 	add.w	r3, r7, #23
 800564a:	4619      	mov	r1, r3
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f7ff ff35 	bl	80054bc <SPI_write_data>

	// Set Y
	SPI_write_command(hspi, 0x93);
 8005652:	2193      	movs	r1, #147	; 0x93
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f7ff fec5 	bl	80053e4 <SPI_write_command>
	TxData = y;
 800565a:	893b      	ldrh	r3, [r7, #8]
 800565c:	b2db      	uxtb	r3, r3
 800565e:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005660:	f107 0317 	add.w	r3, r7, #23
 8005664:	4619      	mov	r1, r3
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f7ff ff28 	bl	80054bc <SPI_write_data>
	SPI_write_command(hspi, 0x94);
 800566c:	2194      	movs	r1, #148	; 0x94
 800566e:	68f8      	ldr	r0, [r7, #12]
 8005670:	f7ff feb8 	bl	80053e4 <SPI_write_command>
	TxData = y >> 8;
 8005674:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8005678:	121b      	asrs	r3, r3, #8
 800567a:	b21b      	sxth	r3, r3
 800567c:	b2db      	uxtb	r3, r3
 800567e:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005680:	f107 0317 	add.w	r3, r7, #23
 8005684:	4619      	mov	r1, r3
 8005686:	68f8      	ldr	r0, [r7, #12]
 8005688:	f7ff ff18 	bl	80054bc <SPI_write_data>

	// set X1
	SPI_write_command(hspi, 0x95);
 800568c:	2195      	movs	r1, #149	; 0x95
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f7ff fea8 	bl	80053e4 <SPI_write_command>
	TxData = x1;
 8005694:	88fb      	ldrh	r3, [r7, #6]
 8005696:	b2db      	uxtb	r3, r3
 8005698:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 800569a:	f107 0317 	add.w	r3, r7, #23
 800569e:	4619      	mov	r1, r3
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f7ff ff0b 	bl	80054bc <SPI_write_data>
	SPI_write_command(hspi, 0x96);
 80056a6:	2196      	movs	r1, #150	; 0x96
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f7ff fe9b 	bl	80053e4 <SPI_write_command>
	TxData = x1 >> 8;
 80056ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056b2:	121b      	asrs	r3, r3, #8
 80056b4:	b21b      	sxth	r3, r3
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80056ba:	f107 0317 	add.w	r3, r7, #23
 80056be:	4619      	mov	r1, r3
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f7ff fefb 	bl	80054bc <SPI_write_data>

	// set Y1
	SPI_write_command(hspi, 0x97);
 80056c6:	2197      	movs	r1, #151	; 0x97
 80056c8:	68f8      	ldr	r0, [r7, #12]
 80056ca:	f7ff fe8b 	bl	80053e4 <SPI_write_command>
	TxData = y1;
 80056ce:	8c3b      	ldrh	r3, [r7, #32]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80056d4:	f107 0317 	add.w	r3, r7, #23
 80056d8:	4619      	mov	r1, r3
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f7ff feee 	bl	80054bc <SPI_write_data>
	SPI_write_command(hspi, 0x98);
 80056e0:	2198      	movs	r1, #152	; 0x98
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f7ff fe7e 	bl	80053e4 <SPI_write_command>
	TxData = y1 >> 8;
 80056e8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80056ec:	121b      	asrs	r3, r3, #8
 80056ee:	b21b      	sxth	r3, r3
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 80056f4:	f107 0317 	add.w	r3, r7, #23
 80056f8:	4619      	mov	r1, r3
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f7ff fede 	bl	80054bc <SPI_write_data>

	// set Color
	SPI_write_command(hspi, 0x63);
 8005700:	2163      	movs	r1, #99	; 0x63
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	f7ff fe6e 	bl	80053e4 <SPI_write_command>
	TxData = (color & 0xf800) >> 11;
 8005708:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800570a:	0adb      	lsrs	r3, r3, #11
 800570c:	b29b      	uxth	r3, r3
 800570e:	b2db      	uxtb	r3, r3
 8005710:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005712:	f107 0317 	add.w	r3, r7, #23
 8005716:	4619      	mov	r1, r3
 8005718:	68f8      	ldr	r0, [r7, #12]
 800571a:	f7ff fecf 	bl	80054bc <SPI_write_data>
	SPI_write_command(hspi, 0x64);
 800571e:	2164      	movs	r1, #100	; 0x64
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	f7ff fe5f 	bl	80053e4 <SPI_write_command>
	TxData = (color & 0x07e0) >> 5;
 8005726:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005728:	115b      	asrs	r3, r3, #5
 800572a:	b2db      	uxtb	r3, r3
 800572c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005730:	b2db      	uxtb	r3, r3
 8005732:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005734:	f107 0317 	add.w	r3, r7, #23
 8005738:	4619      	mov	r1, r3
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f7ff febe 	bl	80054bc <SPI_write_data>
	SPI_write_command(hspi, 0x65);
 8005740:	2165      	movs	r1, #101	; 0x65
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7ff fe4e 	bl	80053e4 <SPI_write_command>
	TxData = color & 0x001f;
 8005748:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800574a:	b2db      	uxtb	r3, r3
 800574c:	f003 031f 	and.w	r3, r3, #31
 8005750:	b2db      	uxtb	r3, r3
 8005752:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8005754:	f107 0317 	add.w	r3, r7, #23
 8005758:	4619      	mov	r1, r3
 800575a:	68f8      	ldr	r0, [r7, #12]
 800575c:	f7ff feae 	bl	80054bc <SPI_write_data>

	// Draw
	SPI_write_command(hspi, RA8875_DCR);
 8005760:	2190      	movs	r1, #144	; 0x90
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f7ff fe3e 	bl	80053e4 <SPI_write_command>
	if(filled == true) {
 8005768:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800576c:	2b01      	cmp	r3, #1
 800576e:	d108      	bne.n	8005782 <rect_helper+0x188>
		TxData = 0xB0;
 8005770:	23b0      	movs	r3, #176	; 0xb0
 8005772:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 8005774:	f107 0317 	add.w	r3, r7, #23
 8005778:	4619      	mov	r1, r3
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f7ff fe9e 	bl	80054bc <SPI_write_data>
 8005780:	e007      	b.n	8005792 <rect_helper+0x198>
	} else {
		TxData = 0x90;
 8005782:	2390      	movs	r3, #144	; 0x90
 8005784:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 8005786:	f107 0317 	add.w	r3, r7, #23
 800578a:	4619      	mov	r1, r3
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f7ff fe95 	bl	80054bc <SPI_write_data>
	}

	wait_poll(hspi, RA8875_DCR, RA8875_DCR_LINESQUTRI_STATUS);
 8005792:	2280      	movs	r2, #128	; 0x80
 8005794:	2190      	movs	r1, #144	; 0x90
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	f7ff ff0c 	bl	80055b4 <wait_poll>
}
 800579c:	bf00      	nop
 800579e:	3718      	adds	r7, #24
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <initialize_PLL>:

/**
 * Initialize the PLL
 *
 */
uint8_t initialize_PLL(SPI_HandleTypeDef* hspi){
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 80057ac:	2300      	movs	r3, #0
 80057ae:	73fb      	strb	r3, [r7, #15]
	uint8_t TxData = 0;
 80057b0:	2300      	movs	r3, #0
 80057b2:	73bb      	strb	r3, [r7, #14]

	TxData = RA8875_PLLC1_PLLDIV1 + 11;
 80057b4:	230b      	movs	r3, #11
 80057b6:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi, RA8875_PLLC1, &TxData);
 80057b8:	f107 030e 	add.w	r3, r7, #14
 80057bc:	461a      	mov	r2, r3
 80057be:	2188      	movs	r1, #136	; 0x88
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f7ff fed4 	bl	800556e <SPI_write_register>
 80057c6:	4603      	mov	r3, r0
 80057c8:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 80057ca:	7bfb      	ldrb	r3, [r7, #15]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d001      	beq.n	80057d4 <initialize_PLL+0x30>
		return DISPLAY_ERROR;
 80057d0:	23ff      	movs	r3, #255	; 0xff
 80057d2:	e016      	b.n	8005802 <initialize_PLL+0x5e>
	HAL_Delay(1);
 80057d4:	2001      	movs	r0, #1
 80057d6:	f7fa ff43 	bl	8000660 <HAL_Delay>

	TxData = RA8875_PLLC2_DIV4;
 80057da:	2302      	movs	r3, #2
 80057dc:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi,  RA8875_PLLC2, &TxData);
 80057de:	f107 030e 	add.w	r3, r7, #14
 80057e2:	461a      	mov	r2, r3
 80057e4:	2189      	movs	r1, #137	; 0x89
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff fec1 	bl	800556e <SPI_write_register>
 80057ec:	4603      	mov	r3, r0
 80057ee:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d001      	beq.n	80057fa <initialize_PLL+0x56>
		return DISPLAY_ERROR;
 80057f6:	23ff      	movs	r3, #255	; 0xff
 80057f8:	e003      	b.n	8005802 <initialize_PLL+0x5e>
	HAL_Delay(1);
 80057fa:	2001      	movs	r0, #1
 80057fc:	f7fa ff30 	bl	8000660 <HAL_Delay>

	return DISPLAY_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
	...

0800580c <initialize_driverIC>:

/**
 *  Initialize the driver IC (clock setup, etc etc)
 */
uint8_t initialize_driverIC(SPI_HandleTypeDef* hspi){
 800580c:	b580      	push	{r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8005814:	2300      	movs	r3, #0
 8005816:	75fb      	strb	r3, [r7, #23]
	uint8_t TxData = 0;
 8005818:	2300      	movs	r3, #0
 800581a:	733b      	strb	r3, [r7, #12]

	// Timing value
	uint8_t   pixclk = RA8875_PCSR_PDATL | RA8875_PCSR_2CLK;
 800581c:	2381      	movs	r3, #129	; 0x81
 800581e:	75bb      	strb	r3, [r7, #22]
	uint8_t   hsync_nondisp = 26;
 8005820:	231a      	movs	r3, #26
 8005822:	757b      	strb	r3, [r7, #21]
	uint8_t   hsync_start = 32;
 8005824:	2320      	movs	r3, #32
 8005826:	753b      	strb	r3, [r7, #20]
	uint8_t   hsync_pw = 96;
 8005828:	2360      	movs	r3, #96	; 0x60
 800582a:	74fb      	strb	r3, [r7, #19]
	uint8_t   hsync_finetune = 0;
 800582c:	2300      	movs	r3, #0
 800582e:	74bb      	strb	r3, [r7, #18]
	uint16_t  vsync_nondisp = 32;
 8005830:	2320      	movs	r3, #32
 8005832:	823b      	strh	r3, [r7, #16]
	uint16_t  vsync_start = 23;
 8005834:	2317      	movs	r3, #23
 8005836:	81fb      	strh	r3, [r7, #14]
	uint8_t   vsync_pw = 2;
 8005838:	2302      	movs	r3, #2
 800583a:	737b      	strb	r3, [r7, #13]
	display_voffset = 0; // vertical offset can be changed over here
 800583c:	4bd0      	ldr	r3, [pc, #832]	; (8005b80 <initialize_driverIC+0x374>)
 800583e:	2200      	movs	r2, #0
 8005840:	701a      	strb	r2, [r3, #0]

	initialize_PLL(hspi);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff ffae 	bl	80057a4 <initialize_PLL>

	TxData = RA8875_SYSR_16BPP | RA8875_SYSR_MCU8;
 8005848:	230c      	movs	r3, #12
 800584a:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_SYSR , &TxData);
 800584c:	f107 030c 	add.w	r3, r7, #12
 8005850:	461a      	mov	r2, r3
 8005852:	2110      	movs	r1, #16
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7ff fe8a 	bl	800556e <SPI_write_register>
 800585a:	4603      	mov	r3, r0
 800585c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800585e:	7dfb      	ldrb	r3, [r7, #23]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d001      	beq.n	8005868 <initialize_driverIC+0x5c>
		return DISPLAY_ERROR;
 8005864:	23ff      	movs	r3, #255	; 0xff
 8005866:	e1a2      	b.n	8005bae <initialize_driverIC+0x3a2>

	TxData = pixclk;
 8005868:	7dbb      	ldrb	r3, [r7, #22]
 800586a:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_PCSR , &TxData);
 800586c:	f107 030c 	add.w	r3, r7, #12
 8005870:	461a      	mov	r2, r3
 8005872:	2104      	movs	r1, #4
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f7ff fe7a 	bl	800556e <SPI_write_register>
 800587a:	4603      	mov	r3, r0
 800587c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800587e:	7dfb      	ldrb	r3, [r7, #23]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d001      	beq.n	8005888 <initialize_driverIC+0x7c>
		return DISPLAY_ERROR;
 8005884:	23ff      	movs	r3, #255	; 0xff
 8005886:	e192      	b.n	8005bae <initialize_driverIC+0x3a2>
	HAL_Delay(1);
 8005888:	2001      	movs	r0, #1
 800588a:	f7fa fee9 	bl	8000660 <HAL_Delay>

	// Starting to set all the registers
	// return if errors occur in each segment (easier to debug)

	/* Horizontal settings registers */
	TxData = (display_width / 8) - 1;
 800588e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005892:	08db      	lsrs	r3, r3, #3
 8005894:	b29b      	uxth	r3, r3
 8005896:	b2db      	uxtb	r3, r3
 8005898:	3b01      	subs	r3, #1
 800589a:	b2db      	uxtb	r3, r3
 800589c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HDWR , &TxData);
 800589e:	f107 030c 	add.w	r3, r7, #12
 80058a2:	461a      	mov	r2, r3
 80058a4:	2114      	movs	r1, #20
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f7ff fe61 	bl	800556e <SPI_write_register>
 80058ac:	4603      	mov	r3, r0
 80058ae:	461a      	mov	r2, r3
 80058b0:	7dfb      	ldrb	r3, [r7, #23]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HNDFTR_DE_HIGH + hsync_finetune;
 80058b6:	7cbb      	ldrb	r3, [r7, #18]
 80058b8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDFTR , &TxData);
 80058ba:	f107 030c 	add.w	r3, r7, #12
 80058be:	461a      	mov	r2, r3
 80058c0:	2115      	movs	r1, #21
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7ff fe53 	bl	800556e <SPI_write_register>
 80058c8:	4603      	mov	r3, r0
 80058ca:	461a      	mov	r2, r3
 80058cc:	7dfb      	ldrb	r3, [r7, #23]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	75fb      	strb	r3, [r7, #23]
	TxData =  (hsync_nondisp - hsync_finetune - 2) / 8;
 80058d2:	7d7a      	ldrb	r2, [r7, #21]
 80058d4:	7cbb      	ldrb	r3, [r7, #18]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	3b02      	subs	r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	da00      	bge.n	80058e0 <initialize_driverIC+0xd4>
 80058de:	3307      	adds	r3, #7
 80058e0:	10db      	asrs	r3, r3, #3
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDR , &TxData);
 80058e6:	f107 030c 	add.w	r3, r7, #12
 80058ea:	461a      	mov	r2, r3
 80058ec:	2116      	movs	r1, #22
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f7ff fe3d 	bl	800556e <SPI_write_register>
 80058f4:	4603      	mov	r3, r0
 80058f6:	461a      	mov	r2, r3
 80058f8:	7dfb      	ldrb	r3, [r7, #23]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	75fb      	strb	r3, [r7, #23]
	TxData = hsync_start / 8 - 1;
 80058fe:	7d3b      	ldrb	r3, [r7, #20]
 8005900:	08db      	lsrs	r3, r3, #3
 8005902:	b2db      	uxtb	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b2db      	uxtb	r3, r3
 8005908:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSTR , &TxData);
 800590a:	f107 030c 	add.w	r3, r7, #12
 800590e:	461a      	mov	r2, r3
 8005910:	2117      	movs	r1, #23
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7ff fe2b 	bl	800556e <SPI_write_register>
 8005918:	4603      	mov	r3, r0
 800591a:	461a      	mov	r2, r3
 800591c:	7dfb      	ldrb	r3, [r7, #23]
 800591e:	4313      	orrs	r3, r2
 8005920:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HPWR_LOW + (hsync_pw / 8 - 1);
 8005922:	7cfb      	ldrb	r3, [r7, #19]
 8005924:	08db      	lsrs	r3, r3, #3
 8005926:	b2db      	uxtb	r3, r3
 8005928:	3b01      	subs	r3, #1
 800592a:	b2db      	uxtb	r3, r3
 800592c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HPWR , &TxData);
 800592e:	f107 030c 	add.w	r3, r7, #12
 8005932:	461a      	mov	r2, r3
 8005934:	2118      	movs	r1, #24
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f7ff fe19 	bl	800556e <SPI_write_register>
 800593c:	4603      	mov	r3, r0
 800593e:	461a      	mov	r2, r3
 8005940:	7dfb      	ldrb	r3, [r7, #23]
 8005942:	4313      	orrs	r3, r2
 8005944:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8005946:	7dfb      	ldrb	r3, [r7, #23]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d001      	beq.n	8005950 <initialize_driverIC+0x144>
		return DISPLAY_ERROR;
 800594c:	23ff      	movs	r3, #255	; 0xff
 800594e:	e12e      	b.n	8005bae <initialize_driverIC+0x3a2>

	/* Vertical settings registers */
	TxData = (display_height - 1 + display_voffset) & 0xFF;
 8005950:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005954:	b2da      	uxtb	r2, r3
 8005956:	4b8a      	ldr	r3, [pc, #552]	; (8005b80 <initialize_driverIC+0x374>)
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	4413      	add	r3, r2
 800595c:	b2db      	uxtb	r3, r3
 800595e:	3b01      	subs	r3, #1
 8005960:	b2db      	uxtb	r3, r3
 8005962:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR0 , &TxData);
 8005964:	f107 030c 	add.w	r3, r7, #12
 8005968:	461a      	mov	r2, r3
 800596a:	2119      	movs	r1, #25
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f7ff fdfe 	bl	800556e <SPI_write_register>
 8005972:	4603      	mov	r3, r0
 8005974:	461a      	mov	r2, r3
 8005976:	7dfb      	ldrb	r3, [r7, #23]
 8005978:	4313      	orrs	r3, r2
 800597a:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 800597c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005980:	3b01      	subs	r3, #1
 8005982:	4a7f      	ldr	r2, [pc, #508]	; (8005b80 <initialize_driverIC+0x374>)
 8005984:	7812      	ldrb	r2, [r2, #0]
 8005986:	4413      	add	r3, r2
 8005988:	121b      	asrs	r3, r3, #8
 800598a:	b2db      	uxtb	r3, r3
 800598c:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR1 , &TxData);
 800598e:	f107 030c 	add.w	r3, r7, #12
 8005992:	461a      	mov	r2, r3
 8005994:	211a      	movs	r1, #26
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f7ff fde9 	bl	800556e <SPI_write_register>
 800599c:	4603      	mov	r3, r0
 800599e:	461a      	mov	r2, r3
 80059a0:	7dfb      	ldrb	r3, [r7, #23]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp - 1;
 80059a6:	8a3b      	ldrh	r3, [r7, #16]
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	3b01      	subs	r3, #1
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR0 , &TxData);
 80059b0:	f107 030c 	add.w	r3, r7, #12
 80059b4:	461a      	mov	r2, r3
 80059b6:	211b      	movs	r1, #27
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f7ff fdd8 	bl	800556e <SPI_write_register>
 80059be:	4603      	mov	r3, r0
 80059c0:	461a      	mov	r2, r3
 80059c2:	7dfb      	ldrb	r3, [r7, #23]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp >> 8;
 80059c8:	8a3b      	ldrh	r3, [r7, #16]
 80059ca:	0a1b      	lsrs	r3, r3, #8
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR1 , &TxData);
 80059d2:	f107 030c 	add.w	r3, r7, #12
 80059d6:	461a      	mov	r2, r3
 80059d8:	211c      	movs	r1, #28
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7ff fdc7 	bl	800556e <SPI_write_register>
 80059e0:	4603      	mov	r3, r0
 80059e2:	461a      	mov	r2, r3
 80059e4:	7dfb      	ldrb	r3, [r7, #23]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start - 1;
 80059ea:	89fb      	ldrh	r3, [r7, #14]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	3b01      	subs	r3, #1
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR0 , &TxData);
 80059f4:	f107 030c 	add.w	r3, r7, #12
 80059f8:	461a      	mov	r2, r3
 80059fa:	211d      	movs	r1, #29
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f7ff fdb6 	bl	800556e <SPI_write_register>
 8005a02:	4603      	mov	r3, r0
 8005a04:	461a      	mov	r2, r3
 8005a06:	7dfb      	ldrb	r3, [r7, #23]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start >> 8;
 8005a0c:	89fb      	ldrh	r3, [r7, #14]
 8005a0e:	0a1b      	lsrs	r3, r3, #8
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR1 , &TxData);
 8005a16:	f107 030c 	add.w	r3, r7, #12
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	211e      	movs	r1, #30
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f7ff fda5 	bl	800556e <SPI_write_register>
 8005a24:	4603      	mov	r3, r0
 8005a26:	461a      	mov	r2, r3
 8005a28:	7dfb      	ldrb	r3, [r7, #23]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_VPWR_LOW + vsync_pw - 1;
 8005a2e:	7b7b      	ldrb	r3, [r7, #13]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VPWR , &TxData);
 8005a36:	f107 030c 	add.w	r3, r7, #12
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	211f      	movs	r1, #31
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f7ff fd95 	bl	800556e <SPI_write_register>
 8005a44:	4603      	mov	r3, r0
 8005a46:	461a      	mov	r2, r3
 8005a48:	7dfb      	ldrb	r3, [r7, #23]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8005a4e:	7dfb      	ldrb	r3, [r7, #23]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d001      	beq.n	8005a58 <initialize_driverIC+0x24c>
		return DISPLAY_ERROR;
 8005a54:	23ff      	movs	r3, #255	; 0xff
 8005a56:	e0aa      	b.n	8005bae <initialize_driverIC+0x3a2>

	/* Set active window X */
	TxData = 0;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW0 , &TxData);
 8005a5c:	f107 030c 	add.w	r3, r7, #12
 8005a60:	461a      	mov	r2, r3
 8005a62:	2130      	movs	r1, #48	; 0x30
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f7ff fd82 	bl	800556e <SPI_write_register>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	7dfb      	ldrb	r3, [r7, #23]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	75fb      	strb	r3, [r7, #23]
	TxData = 0;
 8005a74:	2300      	movs	r3, #0
 8005a76:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW1 , &TxData);
 8005a78:	f107 030c 	add.w	r3, r7, #12
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	2131      	movs	r1, #49	; 0x31
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f7ff fd74 	bl	800556e <SPI_write_register>
 8005a86:	4603      	mov	r3, r0
 8005a88:	461a      	mov	r2, r3
 8005a8a:	7dfb      	ldrb	r3, [r7, #23]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_width - 1) & 0xFF;
 8005a90:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	3b01      	subs	r3, #1
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW0 , &TxData);
 8005a9c:	f107 030c 	add.w	r3, r7, #12
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	2134      	movs	r1, #52	; 0x34
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f7ff fd62 	bl	800556e <SPI_write_register>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	461a      	mov	r2, r3
 8005aae:	7dfb      	ldrb	r3, [r7, #23]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	75fb      	strb	r3, [r7, #23]
	TxData = (display_width - 1) >> 8;
 8005ab4:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005ab8:	3b01      	subs	r3, #1
 8005aba:	121b      	asrs	r3, r3, #8
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW1 , &TxData);
 8005ac0:	f107 030c 	add.w	r3, r7, #12
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	2135      	movs	r1, #53	; 0x35
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f7ff fd50 	bl	800556e <SPI_write_register>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	7dfb      	ldrb	r3, [r7, #23]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8005ad8:	7dfb      	ldrb	r3, [r7, #23]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d001      	beq.n	8005ae2 <initialize_driverIC+0x2d6>
		return DISPLAY_ERROR;
 8005ade:	23ff      	movs	r3, #255	; 0xff
 8005ae0:	e065      	b.n	8005bae <initialize_driverIC+0x3a2>

	/* Set active window Y */
	TxData = 0 + display_voffset;
 8005ae2:	4b27      	ldr	r3, [pc, #156]	; (8005b80 <initialize_driverIC+0x374>)
 8005ae4:	781b      	ldrb	r3, [r3, #0]
 8005ae6:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW0 , &TxData);
 8005ae8:	f107 030c 	add.w	r3, r7, #12
 8005aec:	461a      	mov	r2, r3
 8005aee:	2132      	movs	r1, #50	; 0x32
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7ff fd3c 	bl	800556e <SPI_write_register>
 8005af6:	4603      	mov	r3, r0
 8005af8:	461a      	mov	r2, r3
 8005afa:	7dfb      	ldrb	r3, [r7, #23]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	75fb      	strb	r3, [r7, #23]
	TxData = 0 + display_voffset;
 8005b00:	4b1f      	ldr	r3, [pc, #124]	; (8005b80 <initialize_driverIC+0x374>)
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW1 , &TxData);
 8005b06:	f107 030c 	add.w	r3, r7, #12
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	2133      	movs	r1, #51	; 0x33
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f7ff fd2d 	bl	800556e <SPI_write_register>
 8005b14:	4603      	mov	r3, r0
 8005b16:	461a      	mov	r2, r3
 8005b18:	7dfb      	ldrb	r3, [r7, #23]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_height - 1 + display_voffset) & 0xFF;
 8005b1e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005b22:	b2da      	uxtb	r2, r3
 8005b24:	4b16      	ldr	r3, [pc, #88]	; (8005b80 <initialize_driverIC+0x374>)
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	4413      	add	r3, r2
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW0 , &TxData);
 8005b32:	f107 030c 	add.w	r3, r7, #12
 8005b36:	461a      	mov	r2, r3
 8005b38:	2136      	movs	r1, #54	; 0x36
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7ff fd17 	bl	800556e <SPI_write_register>
 8005b40:	4603      	mov	r3, r0
 8005b42:	461a      	mov	r2, r3
 8005b44:	7dfb      	ldrb	r3, [r7, #23]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 8005b4a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	4a0b      	ldr	r2, [pc, #44]	; (8005b80 <initialize_driverIC+0x374>)
 8005b52:	7812      	ldrb	r2, [r2, #0]
 8005b54:	4413      	add	r3, r2
 8005b56:	121b      	asrs	r3, r3, #8
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW1 , &TxData);
 8005b5c:	f107 030c 	add.w	r3, r7, #12
 8005b60:	461a      	mov	r2, r3
 8005b62:	2137      	movs	r1, #55	; 0x37
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f7ff fd02 	bl	800556e <SPI_write_register>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	7dfb      	ldrb	r3, [r7, #23]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8005b74:	7dfb      	ldrb	r3, [r7, #23]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d004      	beq.n	8005b84 <initialize_driverIC+0x378>
		return DISPLAY_ERROR;
 8005b7a:	23ff      	movs	r3, #255	; 0xff
 8005b7c:	e017      	b.n	8005bae <initialize_driverIC+0x3a2>
 8005b7e:	bf00      	nop
 8005b80:	200001f8 	.word	0x200001f8

	/* Clear the entire window */
	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8005b84:	2380      	movs	r3, #128	; 0x80
 8005b86:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_MCLR, &TxData);
 8005b88:	f107 030c 	add.w	r3, r7, #12
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	218e      	movs	r1, #142	; 0x8e
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f7ff fcec 	bl	800556e <SPI_write_register>
 8005b96:	4603      	mov	r3, r0
 8005b98:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d001      	beq.n	8005ba4 <initialize_driverIC+0x398>
		return DISPLAY_ERROR;
 8005ba0:	23ff      	movs	r3, #255	; 0xff
 8005ba2:	e004      	b.n	8005bae <initialize_driverIC+0x3a2>

	HAL_Delay(500);
 8005ba4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005ba8:	f7fa fd5a 	bl	8000660 <HAL_Delay>

	return DISPLAY_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3718      	adds	r7, #24
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop

08005bb8 <initialize_display>:

/**
 *  initialize the LCD driver and any HW required by the display.
 *  Returns true if display is successfully been initialized
 */
bool initialize_display(SPI_HandleTypeDef *hspi) {
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t reg;
  uint8_t RxData = 0;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	737b      	strb	r3, [r7, #13]

  // CS pin to High before we start writing
  HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005bca:	481b      	ldr	r0, [pc, #108]	; (8005c38 <initialize_display+0x80>)
 8005bcc:	f7fb faa6 	bl	800111c <HAL_GPIO_WritePin>

  // CS pin to LOW and to HIGH to reset
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_RESET);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005bd6:	4818      	ldr	r0, [pc, #96]	; (8005c38 <initialize_display+0x80>)
 8005bd8:	f7fb faa0 	bl	800111c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8005bdc:	2064      	movs	r0, #100	; 0x64
 8005bde:	f7fa fd3f 	bl	8000660 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_SET);
 8005be2:	2201      	movs	r2, #1
 8005be4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005be8:	4813      	ldr	r0, [pc, #76]	; (8005c38 <initialize_display+0x80>)
 8005bea:	f7fb fa97 	bl	800111c <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8005bee:	2064      	movs	r0, #100	; 0x64
 8005bf0:	f7fa fd36 	bl	8000660 <HAL_Delay>

  // read Register 0 to check the model
  reg = 0;
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	73fb      	strb	r3, [r7, #15]
  ret = SPI_read_register(hspi, reg, &RxData);
 8005bf8:	f107 020d 	add.w	r2, r7, #13
 8005bfc:	7bfb      	ldrb	r3, [r7, #15]
 8005bfe:	4619      	mov	r1, r3
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7ff fc91 	bl	8005528 <SPI_read_register>
 8005c06:	4603      	mov	r3, r0
 8005c08:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK || RxData != 0x75)
 8005c0a:	7bbb      	ldrb	r3, [r7, #14]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d102      	bne.n	8005c16 <initialize_display+0x5e>
 8005c10:	7b7b      	ldrb	r3, [r7, #13]
 8005c12:	2b75      	cmp	r3, #117	; 0x75
 8005c14:	d001      	beq.n	8005c1a <initialize_display+0x62>
	  return false;
 8005c16:	2300      	movs	r3, #0
 8005c18:	e00a      	b.n	8005c30 <initialize_display+0x78>

  ret = initialize_driverIC(hspi);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f7ff fdf6 	bl	800580c <initialize_driverIC>
 8005c20:	4603      	mov	r3, r0
 8005c22:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK)
 8005c24:	7bbb      	ldrb	r3, [r7, #14]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <initialize_display+0x76>
	  return false;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	e000      	b.n	8005c30 <initialize_display+0x78>

  return true;
 8005c2e:	2301      	movs	r3, #1
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3710      	adds	r7, #16
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	48001000 	.word	0x48001000

08005c3c <display_on>:

/**
 *  Power on the display
 */
void display_on(SPI_HandleTypeDef *hspi, bool on){
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	460b      	mov	r3, r1
 8005c46:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 8005c48:	2300      	movs	r3, #0
 8005c4a:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8005c4c:	78fb      	ldrb	r3, [r7, #3]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d109      	bne.n	8005c66 <display_on+0x2a>
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPON;
 8005c52:	2380      	movs	r3, #128	; 0x80
 8005c54:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 8005c56:	f107 030f 	add.w	r3, r7, #15
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	2101      	movs	r1, #1
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7ff fc85 	bl	800556e <SPI_write_register>
	else
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
	}
	return;
 8005c64:	e009      	b.n	8005c7a <display_on+0x3e>
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
 8005c66:	2300      	movs	r3, #0
 8005c68:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 8005c6a:	f107 030f 	add.w	r3, r7, #15
 8005c6e:	461a      	mov	r2, r3
 8005c70:	2101      	movs	r1, #1
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7ff fc7b 	bl	800556e <SPI_write_register>
	return;
 8005c78:	bf00      	nop
}
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}

08005c80 <GPIOX_on>:

/**
 *  Set the Extra General Purpose IO Register
 *
 */
void GPIOX_on(SPI_HandleTypeDef *hspi, bool on){
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b084      	sub	sp, #16
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8005c90:	78fb      	ldrb	r3, [r7, #3]
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d109      	bne.n	8005caa <GPIOX_on+0x2a>
	{
		TxData = 1;
 8005c96:	2301      	movs	r3, #1
 8005c98:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 8005c9a:	f107 030f 	add.w	r3, r7, #15
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	21c7      	movs	r1, #199	; 0xc7
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7ff fc63 	bl	800556e <SPI_write_register>
	else
	{
		TxData = 0;
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
	}
	return;
 8005ca8:	e009      	b.n	8005cbe <GPIOX_on+0x3e>
		TxData = 0;
 8005caa:	2300      	movs	r3, #0
 8005cac:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 8005cae:	f107 030f 	add.w	r3, r7, #15
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	21c7      	movs	r1, #199	; 0xc7
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f7ff fc59 	bl	800556e <SPI_write_register>
	return;
 8005cbc:	bf00      	nop
}
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <PWM1_config>:

/**
 *  Configure the PWM1 clock
 */
void PWM1_config(SPI_HandleTypeDef *hspi, bool on, uint8_t clock){
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	460b      	mov	r3, r1
 8005cce:	70fb      	strb	r3, [r7, #3]
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	70bb      	strb	r3, [r7, #2]
	uint8_t TxData = 0;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8005cd8:	78fb      	ldrb	r3, [r7, #3]
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d111      	bne.n	8005d02 <PWM1_config+0x3e>
	{
		TxData = RA8875_P1CR_ENABLE | (clock & 0xF);
 8005cde:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ce2:	f003 030f 	and.w	r3, r3, #15
 8005ce6:	b25b      	sxtb	r3, r3
 8005ce8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cec:	b25b      	sxtb	r3, r3
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8005cf2:	f107 030f 	add.w	r3, r7, #15
 8005cf6:	461a      	mov	r2, r3
 8005cf8:	218a      	movs	r1, #138	; 0x8a
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7ff fc37 	bl	800556e <SPI_write_register>
	else
	{
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
	}
	return;
 8005d00:	e00c      	b.n	8005d1c <PWM1_config+0x58>
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
 8005d02:	78bb      	ldrb	r3, [r7, #2]
 8005d04:	f003 030f 	and.w	r3, r3, #15
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8005d0c:	f107 030f 	add.w	r3, r7, #15
 8005d10:	461a      	mov	r2, r3
 8005d12:	218a      	movs	r1, #138	; 0x8a
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff fc2a 	bl	800556e <SPI_write_register>
	return;
 8005d1a:	bf00      	nop
}
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}

08005d22 <PWM1_out>:

/**
 * Configure the duty cycle of the PWM
 *
 */
void PWM1_out(SPI_HandleTypeDef *hspi, uint8_t duty_cycle){
 8005d22:	b580      	push	{r7, lr}
 8005d24:	b084      	sub	sp, #16
 8005d26:	af00      	add	r7, sp, #0
 8005d28:	6078      	str	r0, [r7, #4]
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = duty_cycle;
 8005d2e:	78fb      	ldrb	r3, [r7, #3]
 8005d30:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_P1DCR, &TxData);
 8005d32:	f107 030f 	add.w	r3, r7, #15
 8005d36:	461a      	mov	r2, r3
 8005d38:	218b      	movs	r1, #139	; 0x8b
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7ff fc17 	bl	800556e <SPI_write_register>
}
 8005d40:	bf00      	nop
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <fill_screen>:

/**
 *  Fill the screen with color
 *
 */
void fill_screen(SPI_HandleTypeDef *hspi, uint16_t color) {
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af04      	add	r7, sp, #16
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	460b      	mov	r3, r1
 8005d52:	807b      	strh	r3, [r7, #2]
	rect_helper(hspi, 0, 0, display_width - 1, display_height - 1, color, true);
 8005d54:	f44f 7348 	mov.w	r3, #800	; 0x320
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	b219      	sxth	r1, r3
 8005d5e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8005d62:	3b01      	subs	r3, #1
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	b21b      	sxth	r3, r3
 8005d68:	2201      	movs	r2, #1
 8005d6a:	9202      	str	r2, [sp, #8]
 8005d6c:	887a      	ldrh	r2, [r7, #2]
 8005d6e:	9201      	str	r2, [sp, #4]
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	460b      	mov	r3, r1
 8005d74:	2200      	movs	r2, #0
 8005d76:	2100      	movs	r1, #0
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f7ff fc3e 	bl	80055fa <rect_helper>
}
 8005d7e:	bf00      	nop
 8005d80:	3708      	adds	r7, #8
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <text_mode>:

/**
 *  Sets the display in text mode
 *
 */
void text_mode(SPI_HandleTypeDef *hspi) {
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b084      	sub	sp, #16
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
	uint8_t RxData = 0;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	73fb      	strb	r3, [r7, #15]
	// Set text mode
	SPI_read_register(hspi, RA8875_MWCR0, &RxData);
 8005d92:	f107 030f 	add.w	r3, r7, #15
 8005d96:	461a      	mov	r2, r3
 8005d98:	2140      	movs	r1, #64	; 0x40
 8005d9a:	6878      	ldr	r0, [r7, #4]
 8005d9c:	f7ff fbc4 	bl	8005528 <SPI_read_register>
	RxData |= RA8875_MWCR0_TXTMODE;
 8005da0:	7bfb      	ldrb	r3, [r7, #15]
 8005da2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 8005daa:	f107 030f 	add.w	r3, r7, #15
 8005dae:	4619      	mov	r1, r3
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f7ff fb83 	bl	80054bc <SPI_write_data>

	// Select internal (ROM) font
	SPI_read_register(hspi, 0x21, &RxData);
 8005db6:	f107 030f 	add.w	r3, r7, #15
 8005dba:	461a      	mov	r2, r3
 8005dbc:	2121      	movs	r1, #33	; 0x21
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f7ff fbb2 	bl	8005528 <SPI_read_register>
	RxData &= ~((1 << 7) | (1 << 5)); // clear bits 7 and 5
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 8005dce:	f107 030f 	add.w	r3, r7, #15
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f7ff fb71 	bl	80054bc <SPI_write_data>
}
 8005dda:	bf00      	nop
 8005ddc:	3710      	adds	r7, #16
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bd80      	pop	{r7, pc}

08005de2 <set_cursor>:

/**
 *  Set the location of the cursor
 *
 */
void set_cursor(SPI_HandleTypeDef *hspi, uint16_t x, uint16_t y){
 8005de2:	b580      	push	{r7, lr}
 8005de4:	b084      	sub	sp, #16
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
 8005dea:	460b      	mov	r3, r1
 8005dec:	807b      	strh	r3, [r7, #2]
 8005dee:	4613      	mov	r3, r2
 8005df0:	803b      	strh	r3, [r7, #0]
	uint8_t TxData = 0;
 8005df2:	2300      	movs	r3, #0
 8005df4:	73fb      	strb	r3, [r7, #15]

	TxData = x & 0xFF;
 8005df6:	887b      	ldrh	r3, [r7, #2]
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2A, &TxData);
 8005dfc:	f107 030f 	add.w	r3, r7, #15
 8005e00:	461a      	mov	r2, r3
 8005e02:	212a      	movs	r1, #42	; 0x2a
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7ff fbb2 	bl	800556e <SPI_write_register>

	TxData = x >> 8;
 8005e0a:	887b      	ldrh	r3, [r7, #2]
 8005e0c:	0a1b      	lsrs	r3, r3, #8
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2B, &TxData);
 8005e14:	f107 030f 	add.w	r3, r7, #15
 8005e18:	461a      	mov	r2, r3
 8005e1a:	212b      	movs	r1, #43	; 0x2b
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f7ff fba6 	bl	800556e <SPI_write_register>

	TxData = y & 0xFF;
 8005e22:	883b      	ldrh	r3, [r7, #0]
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2C, &TxData);
 8005e28:	f107 030f 	add.w	r3, r7, #15
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	212c      	movs	r1, #44	; 0x2c
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7ff fb9c 	bl	800556e <SPI_write_register>

	TxData = y >> 8;
 8005e36:	883b      	ldrh	r3, [r7, #0]
 8005e38:	0a1b      	lsrs	r3, r3, #8
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2D, &TxData);
 8005e40:	f107 030f 	add.w	r3, r7, #15
 8005e44:	461a      	mov	r2, r3
 8005e46:	212d      	movs	r1, #45	; 0x2d
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff fb90 	bl	800556e <SPI_write_register>
}
 8005e4e:	bf00      	nop
 8005e50:	3710      	adds	r7, #16
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}

08005e56 <text_write>:

/**
 *  Write the string to the screen
 */
void text_write(SPI_HandleTypeDef *hspi, char* buffer, uint16_t len) {
 8005e56:	b580      	push	{r7, lr}
 8005e58:	b086      	sub	sp, #24
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	4613      	mov	r3, r2
 8005e62:	80fb      	strh	r3, [r7, #6]
	SPI_write_command(hspi, RA8875_MRWC);
 8005e64:	2102      	movs	r1, #2
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f7ff fabc 	bl	80053e4 <SPI_write_command>

	for(uint16_t i = 0; i < len; i++) {
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	82fb      	strh	r3, [r7, #22]
 8005e70:	e00d      	b.n	8005e8e <text_write+0x38>
		uint8_t each_char = buffer[i];
 8005e72:	8afb      	ldrh	r3, [r7, #22]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	4413      	add	r3, r2
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	757b      	strb	r3, [r7, #21]
		SPI_write_data(hspi, &each_char);
 8005e7c:	f107 0315 	add.w	r3, r7, #21
 8005e80:	4619      	mov	r1, r3
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f7ff fb1a 	bl	80054bc <SPI_write_data>
	for(uint16_t i = 0; i < len; i++) {
 8005e88:	8afb      	ldrh	r3, [r7, #22]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	82fb      	strh	r3, [r7, #22]
 8005e8e:	8afa      	ldrh	r2, [r7, #22]
 8005e90:	88fb      	ldrh	r3, [r7, #6]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d3ed      	bcc.n	8005e72 <text_write+0x1c>
	}
	HAL_Delay(1);
 8005e96:	2001      	movs	r0, #1
 8005e98:	f7fa fbe2 	bl	8000660 <HAL_Delay>
}
 8005e9c:	bf00      	nop
 8005e9e:	3718      	adds	r7, #24
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd80      	pop	{r7, pc}

08005ea4 <clear_screen>:

void clear_screen(SPI_HandleTypeDef *hspi) {
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
	uint8_t TxData = 0;
 8005eac:	2300      	movs	r3, #0
 8005eae:	73fb      	strb	r3, [r7, #15]

	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8005eb0:	2380      	movs	r3, #128	; 0x80
 8005eb2:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_MCLR, &TxData);
 8005eb4:	f107 030f 	add.w	r3, r7, #15
 8005eb8:	461a      	mov	r2, r3
 8005eba:	218e      	movs	r1, #142	; 0x8e
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7ff fb56 	bl	800556e <SPI_write_register>
}
 8005ec2:	bf00      	nop
 8005ec4:	3710      	adds	r7, #16
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}

08005eca <set_text_color>:

/**
 *  Set the color of the text
 *
 */
void set_text_color(SPI_HandleTypeDef *hspi, uint16_t text_color) {
 8005eca:	b580      	push	{r7, lr}
 8005ecc:	b084      	sub	sp, #16
 8005ece:	af00      	add	r7, sp, #0
 8005ed0:	6078      	str	r0, [r7, #4]
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	807b      	strh	r3, [r7, #2]
	uint8_t TxData = 0;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 8005eda:	2300      	movs	r3, #0
 8005edc:	73bb      	strb	r3, [r7, #14]

	// Set Fore Color
	TxData = ((text_color & 0xf800) >> 11);
 8005ede:	887b      	ldrh	r3, [r7, #2]
 8005ee0:	0adb      	lsrs	r3, r3, #11
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x63, &TxData);
 8005ee8:	f107 030f 	add.w	r3, r7, #15
 8005eec:	461a      	mov	r2, r3
 8005eee:	2163      	movs	r1, #99	; 0x63
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f7ff fb3c 	bl	800556e <SPI_write_register>

	TxData = ((text_color & 0x07e0) >> 5);
 8005ef6:	887b      	ldrh	r3, [r7, #2]
 8005ef8:	115b      	asrs	r3, r3, #5
 8005efa:	b2db      	uxtb	r3, r3
 8005efc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x64, &TxData);
 8005f04:	f107 030f 	add.w	r3, r7, #15
 8005f08:	461a      	mov	r2, r3
 8005f0a:	2164      	movs	r1, #100	; 0x64
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f7ff fb2e 	bl	800556e <SPI_write_register>

	TxData = text_color & 0x001f;
 8005f12:	887b      	ldrh	r3, [r7, #2]
 8005f14:	b2db      	uxtb	r3, r3
 8005f16:	f003 031f 	and.w	r3, r3, #31
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x65, &TxData);
 8005f1e:	f107 030f 	add.w	r3, r7, #15
 8005f22:	461a      	mov	r2, r3
 8005f24:	2165      	movs	r1, #101	; 0x65
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7ff fb21 	bl	800556e <SPI_write_register>

	// Set transparency flag
	TxData = text_color & 0x001f;
 8005f2c:	887b      	ldrh	r3, [r7, #2]
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	f003 031f 	and.w	r3, r3, #31
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	73fb      	strb	r3, [r7, #15]
	SPI_read_register(hspi, 0x22, &RxData);
 8005f38:	f107 030e 	add.w	r3, r7, #14
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	2122      	movs	r1, #34	; 0x22
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f7ff faf1 	bl	8005528 <SPI_read_register>
	RxData |= (1 << 6);
 8005f46:	7bbb      	ldrb	r3, [r7, #14]
 8005f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8005f50:	f107 030e 	add.w	r3, r7, #14
 8005f54:	4619      	mov	r1, r3
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f7ff fab0 	bl	80054bc <SPI_write_data>
}
 8005f5c:	bf00      	nop
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <enlarge_text>:

/**
 *  Enlarge the text, 4x zoom is the max
 *
 */
void enlarge_text(SPI_HandleTypeDef *hspi, uint8_t zoom) {
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	70fb      	strb	r3, [r7, #3]
	uint8_t actual_zoom = zoom - 1;
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	3b01      	subs	r3, #1
 8005f74:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 8005f76:	2300      	movs	r3, #0
 8005f78:	73bb      	strb	r3, [r7, #14]

	if(actual_zoom > 3)
 8005f7a:	7bfb      	ldrb	r3, [r7, #15]
 8005f7c:	2b03      	cmp	r3, #3
 8005f7e:	d901      	bls.n	8005f84 <enlarge_text+0x20>
		actual_zoom = 3;
 8005f80:	2303      	movs	r3, #3
 8005f82:	73fb      	strb	r3, [r7, #15]

	SPI_read_register(hspi, 0x22 , &RxData);
 8005f84:	f107 030e 	add.w	r3, r7, #14
 8005f88:	461a      	mov	r2, r3
 8005f8a:	2122      	movs	r1, #34	; 0x22
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f7ff facb 	bl	8005528 <SPI_read_register>
	RxData &= ~(0xF);
 8005f92:	7bbb      	ldrb	r3, [r7, #14]
 8005f94:	f023 030f 	bic.w	r3, r3, #15
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom << 2;
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	b25a      	sxtb	r2, r3
 8005fa2:	7bbb      	ldrb	r3, [r7, #14]
 8005fa4:	b25b      	sxtb	r3, r3
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	b25b      	sxtb	r3, r3
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom;
 8005fae:	7bba      	ldrb	r2, [r7, #14]
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8005fb8:	f107 030e 	add.w	r3, r7, #14
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7ff fa7c 	bl	80054bc <SPI_write_data>

}
 8005fc4:	bf00      	nop
 8005fc6:	3710      	adds	r7, #16
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <main_display_init>:

/**
 * Initialize the display to our settings
 *
 */
void main_display_init(SPI_HandleTypeDef *hspi) {
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b082      	sub	sp, #8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
	 initialize_display(hspi); // initialize display
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f7ff fdef 	bl	8005bb8 <initialize_display>
	 display_on(hspi, true); // turn on display
 8005fda:	2101      	movs	r1, #1
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7ff fe2d 	bl	8005c3c <display_on>
	 GPIOX_on(hspi, true);  // Enable TFT - display enable tied to GPIOX
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f7ff fe4b 	bl	8005c80 <GPIOX_on>
	 PWM1_config(hspi, true, RA8875_PWM_CLK_DIV1024); // turn on the backlight using PWM
 8005fea:	220a      	movs	r2, #10
 8005fec:	2101      	movs	r1, #1
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7ff fe68 	bl	8005cc4 <PWM1_config>
	 PWM1_out(hspi, 255); // set blacklight to the highest
 8005ff4:	21ff      	movs	r1, #255	; 0xff
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7ff fe93 	bl	8005d22 <PWM1_out>
	 fill_screen(hspi, RA8875_BLACK);
 8005ffc:	2100      	movs	r1, #0
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f7ff fea2 	bl	8005d48 <fill_screen>
	 text_mode(hspi); // Switch from graphics mode to text mode
 8006004:	6878      	ldr	r0, [r7, #4]
 8006006:	f7ff febe 	bl	8005d86 <text_mode>

}
 800600a:	bf00      	nop
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <print_message>:

void print_message(SPI_HandleTypeDef *hspi, char *msg, int height) {
 8006012:	b580      	push	{r7, lr}
 8006014:	b084      	sub	sp, #16
 8006016:	af00      	add	r7, sp, #0
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	607a      	str	r2, [r7, #4]
	if(msg != NULL) {
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d017      	beq.n	8006054 <print_message+0x42>
		set_cursor(hspi, 15, 235 + height * next_line_height);
 8006024:	2323      	movs	r3, #35	; 0x23
 8006026:	b29a      	uxth	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	b29b      	uxth	r3, r3
 800602c:	fb12 f303 	smulbb	r3, r2, r3
 8006030:	b29b      	uxth	r3, r3
 8006032:	33eb      	adds	r3, #235	; 0xeb
 8006034:	b29b      	uxth	r3, r3
 8006036:	461a      	mov	r2, r3
 8006038:	210f      	movs	r1, #15
 800603a:	68f8      	ldr	r0, [r7, #12]
 800603c:	f7ff fed1 	bl	8005de2 <set_cursor>
		text_write(hspi, msg, strlen(msg)); // Write the string to the display
 8006040:	68b8      	ldr	r0, [r7, #8]
 8006042:	f7fa f8c5 	bl	80001d0 <strlen>
 8006046:	4603      	mov	r3, r0
 8006048:	b29b      	uxth	r3, r3
 800604a:	461a      	mov	r2, r3
 800604c:	68b9      	ldr	r1, [r7, #8]
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	f7ff ff01 	bl	8005e56 <text_write>
	}
}
 8006054:	bf00      	nop
 8006056:	3710      	adds	r7, #16
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}

0800605c <main_display_info>:

/**
 * Display number of people in store, number of people in Queue and output Messages:
 * using height 35 as next line
 */
void main_display_info(SPI_HandleTypeDef *hspi, int num_people_in_store, int num_people_in_queue, int max_capacity, char *msg1, char* msg2, char* msg3, char* msg4) {
 800605c:	b590      	push	{r4, r7, lr}
 800605e:	b099      	sub	sp, #100	; 0x64
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
 8006068:	603b      	str	r3, [r7, #0]
	char buffer[64];
	char msg_header[] = "     Messages:";
 800606a:	4b45      	ldr	r3, [pc, #276]	; (8006180 <main_display_info+0x124>)
 800606c:	f107 0410 	add.w	r4, r7, #16
 8006070:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006072:	c407      	stmia	r4!, {r0, r1, r2}
 8006074:	8023      	strh	r3, [r4, #0]
 8006076:	3402      	adds	r4, #2
 8006078:	0c1b      	lsrs	r3, r3, #16
 800607a:	7023      	strb	r3, [r4, #0]

	// Basic setup, clear screen, set color and set text size
	clear_screen(hspi);
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f7ff ff11 	bl	8005ea4 <clear_screen>
	set_text_color(hspi, RA8875_WHITE);
 8006082:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f7ff ff1f 	bl	8005eca <set_text_color>
	enlarge_text(hspi, 2);
 800608c:	2102      	movs	r1, #2
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f7ff ff68 	bl	8005f64 <enlarge_text>

	sprintf(buffer, "     Number of people in store: %d", num_people_in_store);
 8006094:	f107 0320 	add.w	r3, r7, #32
 8006098:	68ba      	ldr	r2, [r7, #8]
 800609a:	493a      	ldr	r1, [pc, #232]	; (8006184 <main_display_info+0x128>)
 800609c:	4618      	mov	r0, r3
 800609e:	f003 fea1 	bl	8009de4 <siprintf>
	set_cursor(hspi, 15, 20);
 80060a2:	2214      	movs	r2, #20
 80060a4:	210f      	movs	r1, #15
 80060a6:	68f8      	ldr	r0, [r7, #12]
 80060a8:	f7ff fe9b 	bl	8005de2 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 80060ac:	f107 0320 	add.w	r3, r7, #32
 80060b0:	4618      	mov	r0, r3
 80060b2:	f7fa f88d 	bl	80001d0 <strlen>
 80060b6:	4603      	mov	r3, r0
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	f107 0320 	add.w	r3, r7, #32
 80060be:	4619      	mov	r1, r3
 80060c0:	68f8      	ldr	r0, [r7, #12]
 80060c2:	f7ff fec8 	bl	8005e56 <text_write>

	sprintf(buffer, "     Number of people on queue: %d", num_people_in_queue);
 80060c6:	f107 0320 	add.w	r3, r7, #32
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	492e      	ldr	r1, [pc, #184]	; (8006188 <main_display_info+0x12c>)
 80060ce:	4618      	mov	r0, r3
 80060d0:	f003 fe88 	bl	8009de4 <siprintf>
	set_cursor(hspi, 15, 55);
 80060d4:	2237      	movs	r2, #55	; 0x37
 80060d6:	210f      	movs	r1, #15
 80060d8:	68f8      	ldr	r0, [r7, #12]
 80060da:	f7ff fe82 	bl	8005de2 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 80060de:	f107 0320 	add.w	r3, r7, #32
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fa f874 	bl	80001d0 <strlen>
 80060e8:	4603      	mov	r3, r0
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	f107 0320 	add.w	r3, r7, #32
 80060f0:	4619      	mov	r1, r3
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f7ff feaf 	bl	8005e56 <text_write>

	sprintf(buffer, "     Max Capacity allowed: %d", max_capacity);
 80060f8:	f107 0320 	add.w	r3, r7, #32
 80060fc:	683a      	ldr	r2, [r7, #0]
 80060fe:	4923      	ldr	r1, [pc, #140]	; (800618c <main_display_info+0x130>)
 8006100:	4618      	mov	r0, r3
 8006102:	f003 fe6f 	bl	8009de4 <siprintf>
	set_cursor(hspi, 15, 90);
 8006106:	225a      	movs	r2, #90	; 0x5a
 8006108:	210f      	movs	r1, #15
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f7ff fe69 	bl	8005de2 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8006110:	f107 0320 	add.w	r3, r7, #32
 8006114:	4618      	mov	r0, r3
 8006116:	f7fa f85b 	bl	80001d0 <strlen>
 800611a:	4603      	mov	r3, r0
 800611c:	b29a      	uxth	r2, r3
 800611e:	f107 0320 	add.w	r3, r7, #32
 8006122:	4619      	mov	r1, r3
 8006124:	68f8      	ldr	r0, [r7, #12]
 8006126:	f7ff fe96 	bl	8005e56 <text_write>

	set_cursor(hspi, 15, 200);
 800612a:	22c8      	movs	r2, #200	; 0xc8
 800612c:	210f      	movs	r1, #15
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f7ff fe57 	bl	8005de2 <set_cursor>
	text_write(hspi, msg_header, strlen(msg_header)); // Write the string to the display
 8006134:	f107 0310 	add.w	r3, r7, #16
 8006138:	4618      	mov	r0, r3
 800613a:	f7fa f849 	bl	80001d0 <strlen>
 800613e:	4603      	mov	r3, r0
 8006140:	b29a      	uxth	r2, r3
 8006142:	f107 0310 	add.w	r3, r7, #16
 8006146:	4619      	mov	r1, r3
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f7ff fe84 	bl	8005e56 <text_write>

	print_message(hspi, msg1, 0);
 800614e:	2200      	movs	r2, #0
 8006150:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	f7ff ff5d 	bl	8006012 <print_message>
	print_message(hspi, msg2, 1);
 8006158:	2201      	movs	r2, #1
 800615a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f7ff ff58 	bl	8006012 <print_message>
	print_message(hspi, msg3, 2);
 8006162:	2202      	movs	r2, #2
 8006164:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8006166:	68f8      	ldr	r0, [r7, #12]
 8006168:	f7ff ff53 	bl	8006012 <print_message>
	print_message(hspi, msg4, 3);
 800616c:	2203      	movs	r2, #3
 800616e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f7ff ff4e 	bl	8006012 <print_message>
}
 8006176:	bf00      	nop
 8006178:	3764      	adds	r7, #100	; 0x64
 800617a:	46bd      	mov	sp, r7
 800617c:	bd90      	pop	{r4, r7, pc}
 800617e:	bf00      	nop
 8006180:	0800b000 	.word	0x0800b000
 8006184:	0800af98 	.word	0x0800af98
 8006188:	0800afbc 	.word	0x0800afbc
 800618c:	0800afe0 	.word	0x0800afe0

08006190 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	60f8      	str	r0, [r7, #12]
 8006198:	60b9      	str	r1, [r7, #8]
 800619a:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d801      	bhi.n	80061aa <jsmn_alloc_token+0x1a>
    return NULL;
 80061a6:	2300      	movs	r3, #0
 80061a8:	e014      	b.n	80061d4 <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	1c59      	adds	r1, r3, #1
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	6051      	str	r1, [r2, #4]
 80061b4:	011b      	lsls	r3, r3, #4
 80061b6:	68ba      	ldr	r2, [r7, #8]
 80061b8:	4413      	add	r3, r2
 80061ba:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	f04f 32ff 	mov.w	r2, #4294967295
 80061c2:	609a      	str	r2, [r3, #8]
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	689a      	ldr	r2, [r3, #8]
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	2200      	movs	r2, #0
 80061d0:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 80061d2:	697b      	ldr	r3, [r7, #20]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	371c      	adds	r7, #28
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	607a      	str	r2, [r7, #4]
 80061ea:	603b      	str	r3, [r7, #0]
 80061ec:	460b      	mov	r3, r1
 80061ee:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	7afa      	ldrb	r2, [r7, #11]
 80061f4:	701a      	strb	r2, [r3, #0]
  token->start = start;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	605a      	str	r2, [r3, #4]
  token->end = end;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	609a      	str	r2, [r3, #8]
  token->size = 0;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2200      	movs	r2, #0
 8006206:	60da      	str	r2, [r3, #12]
}
 8006208:	bf00      	nop
 800620a:	3714      	adds	r7, #20
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
 8006220:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8006228:	e034      	b.n	8006294 <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68ba      	ldr	r2, [r7, #8]
 8006230:	4413      	add	r3, r2
 8006232:	781b      	ldrb	r3, [r3, #0]
 8006234:	2b20      	cmp	r3, #32
 8006236:	d03a      	beq.n	80062ae <jsmn_parse_primitive+0x9a>
 8006238:	2b20      	cmp	r3, #32
 800623a:	dc06      	bgt.n	800624a <jsmn_parse_primitive+0x36>
 800623c:	2b09      	cmp	r3, #9
 800623e:	db0f      	blt.n	8006260 <jsmn_parse_primitive+0x4c>
 8006240:	2b0a      	cmp	r3, #10
 8006242:	dd34      	ble.n	80062ae <jsmn_parse_primitive+0x9a>
 8006244:	2b0d      	cmp	r3, #13
 8006246:	d032      	beq.n	80062ae <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 8006248:	e00a      	b.n	8006260 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 800624a:	2b3a      	cmp	r3, #58	; 0x3a
 800624c:	d02f      	beq.n	80062ae <jsmn_parse_primitive+0x9a>
 800624e:	2b3a      	cmp	r3, #58	; 0x3a
 8006250:	dc02      	bgt.n	8006258 <jsmn_parse_primitive+0x44>
 8006252:	2b2c      	cmp	r3, #44	; 0x2c
 8006254:	d02b      	beq.n	80062ae <jsmn_parse_primitive+0x9a>
      break;
 8006256:	e003      	b.n	8006260 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8006258:	2b5d      	cmp	r3, #93	; 0x5d
 800625a:	d028      	beq.n	80062ae <jsmn_parse_primitive+0x9a>
 800625c:	2b7d      	cmp	r3, #125	; 0x7d
 800625e:	d026      	beq.n	80062ae <jsmn_parse_primitive+0x9a>
      break;
 8006260:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	4413      	add	r3, r2
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	2b1f      	cmp	r3, #31
 800626e:	d906      	bls.n	800627e <jsmn_parse_primitive+0x6a>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	4413      	add	r3, r2
 8006278:	781b      	ldrb	r3, [r3, #0]
 800627a:	2b7e      	cmp	r3, #126	; 0x7e
 800627c:	d905      	bls.n	800628a <jsmn_parse_primitive+0x76>
      parser->pos = start;
 800627e:	697a      	ldr	r2, [r7, #20]
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 8006284:	f06f 0301 	mvn.w	r3, #1
 8006288:	e03a      	b.n	8006300 <jsmn_parse_primitive+0xec>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	1c5a      	adds	r2, r3, #1
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	429a      	cmp	r2, r3
 800629c:	d909      	bls.n	80062b2 <jsmn_parse_primitive+0x9e>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68ba      	ldr	r2, [r7, #8]
 80062a4:	4413      	add	r3, r2
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d1be      	bne.n	800622a <jsmn_parse_primitive+0x16>
  /* In strict mode primitive must be followed by a comma/object/array */
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
 80062ac:	e001      	b.n	80062b2 <jsmn_parse_primitive+0x9e>
      goto found;
 80062ae:	bf00      	nop
 80062b0:	e000      	b.n	80062b4 <jsmn_parse_primitive+0xa0>
found:
 80062b2:	bf00      	nop
  if (tokens == NULL) {
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d106      	bne.n	80062c8 <jsmn_parse_primitive+0xb4>
    parser->pos--;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	1e5a      	subs	r2, r3, #1
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	601a      	str	r2, [r3, #0]
    return 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	e01b      	b.n	8006300 <jsmn_parse_primitive+0xec>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 80062c8:	6a3a      	ldr	r2, [r7, #32]
 80062ca:	6839      	ldr	r1, [r7, #0]
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f7ff ff5f 	bl	8006190 <jsmn_alloc_token>
 80062d2:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d105      	bne.n	80062e6 <jsmn_parse_primitive+0xd2>
    parser->pos = start;
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 80062e0:	f04f 33ff 	mov.w	r3, #4294967295
 80062e4:	e00c      	b.n	8006300 <jsmn_parse_primitive+0xec>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	697a      	ldr	r2, [r7, #20]
 80062ec:	2104      	movs	r1, #4
 80062ee:	6938      	ldr	r0, [r7, #16]
 80062f0:	f7ff ff76 	bl	80061e0 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	1e5a      	subs	r2, r3, #1
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	601a      	str	r2, [r3, #0]
  return 0;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3718      	adds	r7, #24
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 8006308:	b580      	push	{r7, lr}
 800630a:	b088      	sub	sp, #32
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
 8006314:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	1c5a      	adds	r2, r3, #1
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8006326:	e14e      	b.n	80065c6 <jsmn_parse_string+0x2be>
    char c = js[parser->pos];
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68ba      	ldr	r2, [r7, #8]
 800632e:	4413      	add	r3, r2
 8006330:	781b      	ldrb	r3, [r3, #0]
 8006332:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 8006334:	7dfb      	ldrb	r3, [r7, #23]
 8006336:	2b22      	cmp	r3, #34	; 0x22
 8006338:	d11d      	bne.n	8006376 <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <jsmn_parse_string+0x3c>
        return 0;
 8006340:	2300      	movs	r3, #0
 8006342:	e152      	b.n	80065ea <jsmn_parse_string+0x2e2>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8006344:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006346:	6839      	ldr	r1, [r7, #0]
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f7ff ff21 	bl	8006190 <jsmn_alloc_token>
 800634e:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d105      	bne.n	8006362 <jsmn_parse_string+0x5a>
        parser->pos = start;
 8006356:	69ba      	ldr	r2, [r7, #24]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 800635c:	f04f 33ff 	mov.w	r3, #4294967295
 8006360:	e143      	b.n	80065ea <jsmn_parse_string+0x2e2>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2103      	movs	r1, #3
 800636c:	6938      	ldr	r0, [r7, #16]
 800636e:	f7ff ff37 	bl	80061e0 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 8006372:	2300      	movs	r3, #0
 8006374:	e139      	b.n	80065ea <jsmn_parse_string+0x2e2>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 8006376:	7dfb      	ldrb	r3, [r7, #23]
 8006378:	2b5c      	cmp	r3, #92	; 0x5c
 800637a:	f040 811c 	bne.w	80065b6 <jsmn_parse_string+0x2ae>
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	3301      	adds	r3, #1
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	429a      	cmp	r2, r3
 8006388:	f240 8115 	bls.w	80065b6 <jsmn_parse_string+0x2ae>
      int i;
      parser->pos++;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	1c5a      	adds	r2, r3, #1
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	4413      	add	r3, r2
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	3b22      	subs	r3, #34	; 0x22
 80063a2:	2b53      	cmp	r3, #83	; 0x53
 80063a4:	f200 8101 	bhi.w	80065aa <jsmn_parse_string+0x2a2>
 80063a8:	a201      	add	r2, pc, #4	; (adr r2, 80063b0 <jsmn_parse_string+0xa8>)
 80063aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ae:	bf00      	nop
 80063b0:	080065bb 	.word	0x080065bb
 80063b4:	080065ab 	.word	0x080065ab
 80063b8:	080065ab 	.word	0x080065ab
 80063bc:	080065ab 	.word	0x080065ab
 80063c0:	080065ab 	.word	0x080065ab
 80063c4:	080065ab 	.word	0x080065ab
 80063c8:	080065ab 	.word	0x080065ab
 80063cc:	080065ab 	.word	0x080065ab
 80063d0:	080065ab 	.word	0x080065ab
 80063d4:	080065ab 	.word	0x080065ab
 80063d8:	080065ab 	.word	0x080065ab
 80063dc:	080065ab 	.word	0x080065ab
 80063e0:	080065ab 	.word	0x080065ab
 80063e4:	080065bb 	.word	0x080065bb
 80063e8:	080065ab 	.word	0x080065ab
 80063ec:	080065ab 	.word	0x080065ab
 80063f0:	080065ab 	.word	0x080065ab
 80063f4:	080065ab 	.word	0x080065ab
 80063f8:	080065ab 	.word	0x080065ab
 80063fc:	080065ab 	.word	0x080065ab
 8006400:	080065ab 	.word	0x080065ab
 8006404:	080065ab 	.word	0x080065ab
 8006408:	080065ab 	.word	0x080065ab
 800640c:	080065ab 	.word	0x080065ab
 8006410:	080065ab 	.word	0x080065ab
 8006414:	080065ab 	.word	0x080065ab
 8006418:	080065ab 	.word	0x080065ab
 800641c:	080065ab 	.word	0x080065ab
 8006420:	080065ab 	.word	0x080065ab
 8006424:	080065ab 	.word	0x080065ab
 8006428:	080065ab 	.word	0x080065ab
 800642c:	080065ab 	.word	0x080065ab
 8006430:	080065ab 	.word	0x080065ab
 8006434:	080065ab 	.word	0x080065ab
 8006438:	080065ab 	.word	0x080065ab
 800643c:	080065ab 	.word	0x080065ab
 8006440:	080065ab 	.word	0x080065ab
 8006444:	080065ab 	.word	0x080065ab
 8006448:	080065ab 	.word	0x080065ab
 800644c:	080065ab 	.word	0x080065ab
 8006450:	080065ab 	.word	0x080065ab
 8006454:	080065ab 	.word	0x080065ab
 8006458:	080065ab 	.word	0x080065ab
 800645c:	080065ab 	.word	0x080065ab
 8006460:	080065ab 	.word	0x080065ab
 8006464:	080065ab 	.word	0x080065ab
 8006468:	080065ab 	.word	0x080065ab
 800646c:	080065ab 	.word	0x080065ab
 8006470:	080065ab 	.word	0x080065ab
 8006474:	080065ab 	.word	0x080065ab
 8006478:	080065ab 	.word	0x080065ab
 800647c:	080065ab 	.word	0x080065ab
 8006480:	080065ab 	.word	0x080065ab
 8006484:	080065ab 	.word	0x080065ab
 8006488:	080065ab 	.word	0x080065ab
 800648c:	080065ab 	.word	0x080065ab
 8006490:	080065ab 	.word	0x080065ab
 8006494:	080065ab 	.word	0x080065ab
 8006498:	080065bb 	.word	0x080065bb
 800649c:	080065ab 	.word	0x080065ab
 80064a0:	080065ab 	.word	0x080065ab
 80064a4:	080065ab 	.word	0x080065ab
 80064a8:	080065ab 	.word	0x080065ab
 80064ac:	080065ab 	.word	0x080065ab
 80064b0:	080065bb 	.word	0x080065bb
 80064b4:	080065ab 	.word	0x080065ab
 80064b8:	080065ab 	.word	0x080065ab
 80064bc:	080065ab 	.word	0x080065ab
 80064c0:	080065bb 	.word	0x080065bb
 80064c4:	080065ab 	.word	0x080065ab
 80064c8:	080065ab 	.word	0x080065ab
 80064cc:	080065ab 	.word	0x080065ab
 80064d0:	080065ab 	.word	0x080065ab
 80064d4:	080065ab 	.word	0x080065ab
 80064d8:	080065ab 	.word	0x080065ab
 80064dc:	080065ab 	.word	0x080065ab
 80064e0:	080065bb 	.word	0x080065bb
 80064e4:	080065ab 	.word	0x080065ab
 80064e8:	080065ab 	.word	0x080065ab
 80064ec:	080065ab 	.word	0x080065ab
 80064f0:	080065bb 	.word	0x080065bb
 80064f4:	080065ab 	.word	0x080065ab
 80064f8:	080065bb 	.word	0x080065bb
 80064fc:	08006501 	.word	0x08006501
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	1c5a      	adds	r2, r3, #1
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 800650a:	2300      	movs	r3, #0
 800650c:	61fb      	str	r3, [r7, #28]
 800650e:	e037      	b.n	8006580 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68ba      	ldr	r2, [r7, #8]
 8006516:	4413      	add	r3, r2
 8006518:	781b      	ldrb	r3, [r3, #0]
 800651a:	2b2f      	cmp	r3, #47	; 0x2f
 800651c:	d906      	bls.n	800652c <jsmn_parse_string+0x224>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68ba      	ldr	r2, [r7, #8]
 8006524:	4413      	add	r3, r2
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	2b39      	cmp	r3, #57	; 0x39
 800652a:	d921      	bls.n	8006570 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68ba      	ldr	r2, [r7, #8]
 8006532:	4413      	add	r3, r2
 8006534:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8006536:	2b40      	cmp	r3, #64	; 0x40
 8006538:	d906      	bls.n	8006548 <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	4413      	add	r3, r2
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	2b46      	cmp	r3, #70	; 0x46
 8006546:	d913      	bls.n	8006570 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68ba      	ldr	r2, [r7, #8]
 800654e:	4413      	add	r3, r2
 8006550:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8006552:	2b60      	cmp	r3, #96	; 0x60
 8006554:	d906      	bls.n	8006564 <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	4413      	add	r3, r2
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	2b66      	cmp	r3, #102	; 0x66
 8006562:	d905      	bls.n	8006570 <jsmn_parse_string+0x268>
            parser->pos = start;
 8006564:	69ba      	ldr	r2, [r7, #24]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 800656a:	f06f 0301 	mvn.w	r3, #1
 800656e:	e03c      	b.n	80065ea <jsmn_parse_string+0x2e2>
          }
          parser->pos++;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	1c5a      	adds	r2, r3, #1
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	601a      	str	r2, [r3, #0]
             i++) {
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	3301      	adds	r3, #1
 800657e:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	2b03      	cmp	r3, #3
 8006584:	dc0b      	bgt.n	800659e <jsmn_parse_string+0x296>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	687a      	ldr	r2, [r7, #4]
 800658c:	429a      	cmp	r2, r3
 800658e:	d906      	bls.n	800659e <jsmn_parse_string+0x296>
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68ba      	ldr	r2, [r7, #8]
 8006596:	4413      	add	r3, r2
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1b8      	bne.n	8006510 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	1e5a      	subs	r2, r3, #1
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	601a      	str	r2, [r3, #0]
        break;
 80065a8:	e008      	b.n	80065bc <jsmn_parse_string+0x2b4>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 80065aa:	69ba      	ldr	r2, [r7, #24]
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 80065b0:	f06f 0301 	mvn.w	r3, #1
 80065b4:	e019      	b.n	80065ea <jsmn_parse_string+0x2e2>
      }
    }
 80065b6:	bf00      	nop
 80065b8:	e000      	b.n	80065bc <jsmn_parse_string+0x2b4>
        break;
 80065ba:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	601a      	str	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d907      	bls.n	80065e0 <jsmn_parse_string+0x2d8>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68ba      	ldr	r2, [r7, #8]
 80065d6:	4413      	add	r3, r2
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	f47f aea4 	bne.w	8006328 <jsmn_parse_string+0x20>
  }
  parser->pos = start;
 80065e0:	69ba      	ldr	r2, [r7, #24]
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 80065e6:	f06f 0302 	mvn.w	r3, #2
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3720      	adds	r7, #32
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop

080065f4 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b08c      	sub	sp, #48	; 0x30
 80065f8:	af02      	add	r7, sp, #8
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	607a      	str	r2, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8006608:	e15f      	b.n	80068ca <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	68ba      	ldr	r2, [r7, #8]
 8006610:	4413      	add	r3, r2
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 8006616:	7ffb      	ldrb	r3, [r7, #31]
 8006618:	2b2c      	cmp	r3, #44	; 0x2c
 800661a:	f000 80dd 	beq.w	80067d8 <jsmn_parse+0x1e4>
 800661e:	2b2c      	cmp	r3, #44	; 0x2c
 8006620:	dc10      	bgt.n	8006644 <jsmn_parse+0x50>
 8006622:	2b0d      	cmp	r3, #13
 8006624:	f000 8141 	beq.w	80068aa <jsmn_parse+0x2b6>
 8006628:	2b0d      	cmp	r3, #13
 800662a:	dc04      	bgt.n	8006636 <jsmn_parse+0x42>
 800662c:	3b09      	subs	r3, #9
 800662e:	2b01      	cmp	r3, #1
 8006630:	f200 8119 	bhi.w	8006866 <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 8006634:	e139      	b.n	80068aa <jsmn_parse+0x2b6>
    switch (c) {
 8006636:	2b20      	cmp	r3, #32
 8006638:	f000 8137 	beq.w	80068aa <jsmn_parse+0x2b6>
 800663c:	2b22      	cmp	r3, #34	; 0x22
 800663e:	f000 80a1 	beq.w	8006784 <jsmn_parse+0x190>
 8006642:	e110      	b.n	8006866 <jsmn_parse+0x272>
 8006644:	2b5d      	cmp	r3, #93	; 0x5d
 8006646:	d043      	beq.n	80066d0 <jsmn_parse+0xdc>
 8006648:	2b5d      	cmp	r3, #93	; 0x5d
 800664a:	dc05      	bgt.n	8006658 <jsmn_parse+0x64>
 800664c:	2b3a      	cmp	r3, #58	; 0x3a
 800664e:	f000 80bc 	beq.w	80067ca <jsmn_parse+0x1d6>
 8006652:	2b5b      	cmp	r3, #91	; 0x5b
 8006654:	d005      	beq.n	8006662 <jsmn_parse+0x6e>
 8006656:	e106      	b.n	8006866 <jsmn_parse+0x272>
 8006658:	2b7b      	cmp	r3, #123	; 0x7b
 800665a:	d002      	beq.n	8006662 <jsmn_parse+0x6e>
 800665c:	2b7d      	cmp	r3, #125	; 0x7d
 800665e:	d037      	beq.n	80066d0 <jsmn_parse+0xdc>
 8006660:	e101      	b.n	8006866 <jsmn_parse+0x272>
      count++;
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	3301      	adds	r3, #1
 8006666:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	f000 811f 	beq.w	80068ae <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8006670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006672:	6839      	ldr	r1, [r7, #0]
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f7ff fd8b 	bl	8006190 <jsmn_alloc_token>
 800667a:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d102      	bne.n	8006688 <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 8006682:	f04f 33ff 	mov.w	r3, #4294967295
 8006686:	e14f      	b.n	8006928 <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006690:	d00a      	beq.n	80066a8 <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	011b      	lsls	r3, r3, #4
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	4413      	add	r3, r2
 800669c:	617b      	str	r3, [r7, #20]
        t->size++;
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	68db      	ldr	r3, [r3, #12]
 80066a2:	1c5a      	adds	r2, r3, #1
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 80066a8:	7ffb      	ldrb	r3, [r7, #31]
 80066aa:	2b7b      	cmp	r3, #123	; 0x7b
 80066ac:	d101      	bne.n	80066b2 <jsmn_parse+0xbe>
 80066ae:	2201      	movs	r2, #1
 80066b0:	e000      	b.n	80066b4 <jsmn_parse+0xc0>
 80066b2:	2202      	movs	r2, #2
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	461a      	mov	r2, r3
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	3b01      	subs	r3, #1
 80066c8:	461a      	mov	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	609a      	str	r2, [r3, #8]
      break;
 80066ce:	e0f7      	b.n	80068c0 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	f000 80ed 	beq.w	80068b2 <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 80066d8:	7ffb      	ldrb	r3, [r7, #31]
 80066da:	2b7d      	cmp	r3, #125	; 0x7d
 80066dc:	d101      	bne.n	80066e2 <jsmn_parse+0xee>
 80066de:	2301      	movs	r3, #1
 80066e0:	e000      	b.n	80066e4 <jsmn_parse+0xf0>
 80066e2:	2302      	movs	r3, #2
 80066e4:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	3b01      	subs	r3, #1
 80066ec:	627b      	str	r3, [r7, #36]	; 0x24
 80066ee:	e024      	b.n	800673a <jsmn_parse+0x146>
        token = &tokens[i];
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	683a      	ldr	r2, [r7, #0]
 80066f6:	4413      	add	r3, r2
 80066f8:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006702:	d017      	beq.n	8006734 <jsmn_parse+0x140>
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670c:	d112      	bne.n	8006734 <jsmn_parse+0x140>
          if (token->type != type) {
 800670e:	69bb      	ldr	r3, [r7, #24]
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	7fba      	ldrb	r2, [r7, #30]
 8006714:	429a      	cmp	r2, r3
 8006716:	d002      	beq.n	800671e <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 8006718:	f06f 0301 	mvn.w	r3, #1
 800671c:	e104      	b.n	8006928 <jsmn_parse+0x334>
          parser->toksuper = -1;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f04f 32ff 	mov.w	r2, #4294967295
 8006724:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	3301      	adds	r3, #1
 800672c:	461a      	mov	r2, r3
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	609a      	str	r2, [r3, #8]
          break;
 8006732:	e005      	b.n	8006740 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 8006734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006736:	3b01      	subs	r3, #1
 8006738:	627b      	str	r3, [r7, #36]	; 0x24
 800673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673c:	2b00      	cmp	r3, #0
 800673e:	dad7      	bge.n	80066f0 <jsmn_parse+0xfc>
      if (i == -1) {
 8006740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006746:	d119      	bne.n	800677c <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 8006748:	f06f 0301 	mvn.w	r3, #1
 800674c:	e0ec      	b.n	8006928 <jsmn_parse+0x334>
        token = &tokens[i];
 800674e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006750:	011b      	lsls	r3, r3, #4
 8006752:	683a      	ldr	r2, [r7, #0]
 8006754:	4413      	add	r3, r2
 8006756:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006760:	d009      	beq.n	8006776 <jsmn_parse+0x182>
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800676a:	d104      	bne.n	8006776 <jsmn_parse+0x182>
          parser->toksuper = i;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006770:	609a      	str	r2, [r3, #8]
          break;
 8006772:	bf00      	nop
      break;
 8006774:	e0a4      	b.n	80068c0 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 8006776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006778:	3b01      	subs	r3, #1
 800677a:	627b      	str	r3, [r7, #36]	; 0x24
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	2b00      	cmp	r3, #0
 8006780:	dae5      	bge.n	800674e <jsmn_parse+0x15a>
      break;
 8006782:	e09d      	b.n	80068c0 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 8006784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	687a      	ldr	r2, [r7, #4]
 800678c:	68b9      	ldr	r1, [r7, #8]
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f7ff fdba 	bl	8006308 <jsmn_parse_string>
 8006794:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	2b00      	cmp	r3, #0
 800679a:	da01      	bge.n	80067a0 <jsmn_parse+0x1ac>
        return r;
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	e0c3      	b.n	8006928 <jsmn_parse+0x334>
      count++;
 80067a0:	6a3b      	ldr	r3, [r7, #32]
 80067a2:	3301      	adds	r3, #1
 80067a4:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ae:	f000 8082 	beq.w	80068b6 <jsmn_parse+0x2c2>
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d07e      	beq.n	80068b6 <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	011b      	lsls	r3, r3, #4
 80067be:	683a      	ldr	r2, [r7, #0]
 80067c0:	4413      	add	r3, r2
 80067c2:	68da      	ldr	r2, [r3, #12]
 80067c4:	3201      	adds	r2, #1
 80067c6:	60da      	str	r2, [r3, #12]
      break;
 80067c8:	e075      	b.n	80068b6 <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	3b01      	subs	r3, #1
 80067d0:	461a      	mov	r2, r3
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	609a      	str	r2, [r3, #8]
      break;
 80067d6:	e073      	b.n	80068c0 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d06d      	beq.n	80068ba <jsmn_parse+0x2c6>
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e6:	d068      	beq.n	80068ba <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	689b      	ldr	r3, [r3, #8]
 80067ec:	011b      	lsls	r3, r3, #4
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	4413      	add	r3, r2
 80067f2:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d060      	beq.n	80068ba <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	011b      	lsls	r3, r3, #4
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	4413      	add	r3, r2
 8006802:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8006804:	2b01      	cmp	r3, #1
 8006806:	d058      	beq.n	80068ba <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	685b      	ldr	r3, [r3, #4]
 800680c:	3b01      	subs	r3, #1
 800680e:	627b      	str	r3, [r7, #36]	; 0x24
 8006810:	e025      	b.n	800685e <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 8006812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006814:	011b      	lsls	r3, r3, #4
 8006816:	683a      	ldr	r2, [r7, #0]
 8006818:	4413      	add	r3, r2
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	2b02      	cmp	r3, #2
 800681e:	d006      	beq.n	800682e <jsmn_parse+0x23a>
 8006820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006822:	011b      	lsls	r3, r3, #4
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	4413      	add	r3, r2
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	2b01      	cmp	r3, #1
 800682c:	d114      	bne.n	8006858 <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 800682e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006830:	011b      	lsls	r3, r3, #4
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	4413      	add	r3, r2
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683c:	d00c      	beq.n	8006858 <jsmn_parse+0x264>
 800683e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006840:	011b      	lsls	r3, r3, #4
 8006842:	683a      	ldr	r2, [r7, #0]
 8006844:	4413      	add	r3, r2
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800684c:	d104      	bne.n	8006858 <jsmn_parse+0x264>
              parser->toksuper = i;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006852:	609a      	str	r2, [r3, #8]
              break;
 8006854:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 8006856:	e030      	b.n	80068ba <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 8006858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685a:	3b01      	subs	r3, #1
 800685c:	627b      	str	r3, [r7, #36]	; 0x24
 800685e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006860:	2b00      	cmp	r3, #0
 8006862:	dad6      	bge.n	8006812 <jsmn_parse+0x21e>
      break;
 8006864:	e029      	b.n	80068ba <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 8006866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006868:	9300      	str	r3, [sp, #0]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	687a      	ldr	r2, [r7, #4]
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	68f8      	ldr	r0, [r7, #12]
 8006872:	f7ff fccf 	bl	8006214 <jsmn_parse_primitive>
 8006876:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	2b00      	cmp	r3, #0
 800687c:	da01      	bge.n	8006882 <jsmn_parse+0x28e>
        return r;
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	e052      	b.n	8006928 <jsmn_parse+0x334>
      }
      count++;
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	3301      	adds	r3, #1
 8006886:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006890:	d015      	beq.n	80068be <jsmn_parse+0x2ca>
 8006892:	683b      	ldr	r3, [r7, #0]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d012      	beq.n	80068be <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	011b      	lsls	r3, r3, #4
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	4413      	add	r3, r2
 80068a2:	68da      	ldr	r2, [r3, #12]
 80068a4:	3201      	adds	r2, #1
 80068a6:	60da      	str	r2, [r3, #12]
      }
      break;
 80068a8:	e009      	b.n	80068be <jsmn_parse+0x2ca>
      break;
 80068aa:	bf00      	nop
 80068ac:	e008      	b.n	80068c0 <jsmn_parse+0x2cc>
        break;
 80068ae:	bf00      	nop
 80068b0:	e006      	b.n	80068c0 <jsmn_parse+0x2cc>
        break;
 80068b2:	bf00      	nop
 80068b4:	e004      	b.n	80068c0 <jsmn_parse+0x2cc>
      break;
 80068b6:	bf00      	nop
 80068b8:	e002      	b.n	80068c0 <jsmn_parse+0x2cc>
      break;
 80068ba:	bf00      	nop
 80068bc:	e000      	b.n	80068c0 <jsmn_parse+0x2cc>
      break;
 80068be:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	601a      	str	r2, [r3, #0]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d907      	bls.n	80068e4 <jsmn_parse+0x2f0>
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	68ba      	ldr	r2, [r7, #8]
 80068da:	4413      	add	r3, r2
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	f47f ae93 	bne.w	800660a <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d01d      	beq.n	8006926 <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	685b      	ldr	r3, [r3, #4]
 80068ee:	3b01      	subs	r3, #1
 80068f0:	627b      	str	r3, [r7, #36]	; 0x24
 80068f2:	e015      	b.n	8006920 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 80068f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f6:	011b      	lsls	r3, r3, #4
 80068f8:	683a      	ldr	r2, [r7, #0]
 80068fa:	4413      	add	r3, r2
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006902:	d00a      	beq.n	800691a <jsmn_parse+0x326>
 8006904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	4413      	add	r3, r2
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006912:	d102      	bne.n	800691a <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 8006914:	f06f 0302 	mvn.w	r3, #2
 8006918:	e006      	b.n	8006928 <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 800691a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800691c:	3b01      	subs	r3, #1
 800691e:	627b      	str	r3, [r7, #36]	; 0x24
 8006920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006922:	2b00      	cmp	r3, #0
 8006924:	dae6      	bge.n	80068f4 <jsmn_parse+0x300>
      }
    }
  }

  return count;
 8006926:	6a3b      	ldr	r3, [r7, #32]
}
 8006928:	4618      	mov	r0, r3
 800692a:	3728      	adds	r7, #40	; 0x28
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}

08006930 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 8006930:	b480      	push	{r7}
 8006932:	b083      	sub	sp, #12
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f04f 32ff 	mov.w	r2, #4294967295
 800694a:	609a      	str	r2, [r3, #8]
}
 800694c:	bf00      	nop
 800694e:	370c      	adds	r7, #12
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <jsoneq>:
#include "stdio.h"
#include "stdlib.h"
#include "string.h"

static int jsoneq(const char *json, jsmntok_t *tok, const char *s) 
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	60f8      	str	r0, [r7, #12]
 8006960:	60b9      	str	r1, [r7, #8]
 8006962:	607a      	str	r2, [r7, #4]
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	2b03      	cmp	r3, #3
 800696a:	d11e      	bne.n	80069aa <jsoneq+0x52>
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7f9 fc2f 	bl	80001d0 <strlen>
 8006972:	4603      	mov	r3, r0
 8006974:	4619      	mov	r1, r3
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	689a      	ldr	r2, [r3, #8]
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	4299      	cmp	r1, r3
 8006982:	d112      	bne.n	80069aa <jsoneq+0x52>
      strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	461a      	mov	r2, r3
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	1898      	adds	r0, r3, r2
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	689a      	ldr	r2, [r3, #8]
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	461a      	mov	r2, r3
 800699a:	6879      	ldr	r1, [r7, #4]
 800699c:	f003 fa4f 	bl	8009e3e <strncmp>
 80069a0:	4603      	mov	r3, r0
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <jsoneq+0x52>
    return 0;
 80069a6:	2300      	movs	r3, #0
 80069a8:	e001      	b.n	80069ae <jsoneq+0x56>
  }
  return -1;
 80069aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <my_strcpy>:

void my_strcpy(char *src, char *dst, int num)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b087      	sub	sp, #28
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	60f8      	str	r0, [r7, #12]
 80069be:	60b9      	str	r1, [r7, #8]
 80069c0:	607a      	str	r2, [r7, #4]
    int i;

    if(src == NULL || dst == NULL)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d033      	beq.n	8006a30 <my_strcpy+0x7a>
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d030      	beq.n	8006a30 <my_strcpy+0x7a>
        return;
    for(i = 0; i < num; i++)
 80069ce:	2300      	movs	r3, #0
 80069d0:	617b      	str	r3, [r7, #20]
 80069d2:	e022      	b.n	8006a1a <my_strcpy+0x64>
    {
        if(src[i] == '\"' || src[i] == ','|| src[i] == 0)
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	68fa      	ldr	r2, [r7, #12]
 80069d8:	4413      	add	r3, r2
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	2b22      	cmp	r3, #34	; 0x22
 80069de:	d00b      	beq.n	80069f8 <my_strcpy+0x42>
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	68fa      	ldr	r2, [r7, #12]
 80069e4:	4413      	add	r3, r2
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	2b2c      	cmp	r3, #44	; 0x2c
 80069ea:	d005      	beq.n	80069f8 <my_strcpy+0x42>
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	4413      	add	r3, r2
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d105      	bne.n	8006a04 <my_strcpy+0x4e>
        {
            dst[i] = 0;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	68ba      	ldr	r2, [r7, #8]
 80069fc:	4413      	add	r3, r2
 80069fe:	2200      	movs	r2, #0
 8006a00:	701a      	strb	r2, [r3, #0]
            return;
 8006a02:	e016      	b.n	8006a32 <my_strcpy+0x7c>
        }

        dst[i]=src[i];
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	441a      	add	r2, r3
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	68b9      	ldr	r1, [r7, #8]
 8006a0e:	440b      	add	r3, r1
 8006a10:	7812      	ldrb	r2, [r2, #0]
 8006a12:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < num; i++)
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	3301      	adds	r3, #1
 8006a18:	617b      	str	r3, [r7, #20]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	429a      	cmp	r2, r3
 8006a20:	dbd8      	blt.n	80069d4 <my_strcpy+0x1e>
    }
    dst[i-1] = 0;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	3b01      	subs	r3, #1
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	4413      	add	r3, r2
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	701a      	strb	r2, [r3, #0]
 8006a2e:	e000      	b.n	8006a32 <my_strcpy+0x7c>
        return;
 8006a30:	bf00      	nop
}
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <return_true_or_false_from_str>:

int return_true_or_false_from_str(char *str)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b082      	sub	sp, #8
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
    if(strncmp(str, "true",4) == 0)
 8006a44:	2204      	movs	r2, #4
 8006a46:	490e      	ldr	r1, [pc, #56]	; (8006a80 <return_true_or_false_from_str+0x44>)
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f003 f9f8 	bl	8009e3e <strncmp>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d101      	bne.n	8006a58 <return_true_or_false_from_str+0x1c>
        return true;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e00f      	b.n	8006a78 <return_true_or_false_from_str+0x3c>
    if(strncmp(str, "false",5) == 0)
 8006a58:	2205      	movs	r2, #5
 8006a5a:	490a      	ldr	r1, [pc, #40]	; (8006a84 <return_true_or_false_from_str+0x48>)
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f003 f9ee 	bl	8009e3e <strncmp>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d101      	bne.n	8006a6c <return_true_or_false_from_str+0x30>
        return false;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	e005      	b.n	8006a78 <return_true_or_false_from_str+0x3c>
    printf("%s\r\n",str);
 8006a6c:	6879      	ldr	r1, [r7, #4]
 8006a6e:	4806      	ldr	r0, [pc, #24]	; (8006a88 <return_true_or_false_from_str+0x4c>)
 8006a70:	f003 f87c 	bl	8009b6c <iprintf>
    return -1;
 8006a74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	0800b010 	.word	0x0800b010
 8006a84:	0800b018 	.word	0x0800b018
 8006a88:	0800b020 	.word	0x0800b020

08006a8c <barcode_parse_json>:
/**
 * fill_in_struct_from_json take in JSON string and fills all the information
 * from the JSON message to a struct
 */
barcode_server_msg* barcode_parse_json(char *json_msg)
{
 8006a8c:	b590      	push	{r4, r7, lr}
 8006a8e:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8006a92:	b08f      	sub	sp, #60	; 0x3c
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006a9a:	3b2c      	subs	r3, #44	; 0x2c
 8006a9c:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    barcode_server_msg* new_msg = malloc(sizeof (barcode_server_msg));
 8006a9e:	20a0      	movs	r0, #160	; 0xa0
 8006aa0:	f002 ff98 	bl	80099d4 <malloc>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006aaa:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8006aae:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8006ab0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006ab4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <barcode_parse_json+0x36>
        return NULL;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	e217      	b.n	8006ef2 <barcode_parse_json+0x466>

    jsmn_init(&p);
 8006ac2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006ac6:	f103 0314 	add.w	r3, r3, #20
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff ff30 	bl	8006930 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8006ad0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ad4:	3b2c      	subs	r3, #44	; 0x2c
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	f7f9 fb7a 	bl	80001d0 <strlen>
 8006adc:	4604      	mov	r4, r0
 8006ade:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ae2:	3b1c      	subs	r3, #28
 8006ae4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8006ae8:	392c      	subs	r1, #44	; 0x2c
 8006aea:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8006aee:	f100 0014 	add.w	r0, r0, #20
 8006af2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006af6:	9200      	str	r2, [sp, #0]
 8006af8:	4622      	mov	r2, r4
 8006afa:	6809      	ldr	r1, [r1, #0]
 8006afc:	f7ff fd7a 	bl	80065f4 <jsmn_parse>
 8006b00:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006b04:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006b08:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8006b0a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006b0e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	da09      	bge.n	8006b2c <barcode_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8006b18:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006b1c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006b20:	6819      	ldr	r1, [r3, #0]
 8006b22:	48d1      	ldr	r0, [pc, #836]	; (8006e68 <barcode_parse_json+0x3dc>)
 8006b24:	f003 f822 	bl	8009b6c <iprintf>
      return NULL;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	e1e2      	b.n	8006ef2 <barcode_parse_json+0x466>
      printf("Object expected\r\n");
      return NULL;
    }*/

    /* Loop over all keys of the root object */
    for (i = 0; i < r; i++) {
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006b32:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006b36:	6013      	str	r3, [r2, #0]
 8006b38:	e1c9      	b.n	8006ece <barcode_parse_json+0x442>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8006b3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b3e:	3b1c      	subs	r3, #28
 8006b40:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006b44:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006b48:	6812      	ldr	r2, [r2, #0]
 8006b4a:	0112      	lsls	r2, r2, #4
 8006b4c:	1899      	adds	r1, r3, r2
 8006b4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b52:	3b2c      	subs	r3, #44	; 0x2c
 8006b54:	4ac5      	ldr	r2, [pc, #788]	; (8006e6c <barcode_parse_json+0x3e0>)
 8006b56:	6818      	ldr	r0, [r3, #0]
 8006b58:	f7ff fefe 	bl	8006958 <jsoneq>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d148      	bne.n	8006bf4 <barcode_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8006b62:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006b66:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	1c5a      	adds	r2, r3, #1
 8006b6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b72:	3b1c      	subs	r3, #28
 8006b74:	0112      	lsls	r2, r2, #4
 8006b76:	4413      	add	r3, r2
 8006b78:	3304      	adds	r3, #4
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b82:	3b2c      	subs	r3, #44	; 0x2c
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	1898      	adds	r0, r3, r2
 8006b88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b8c:	3b24      	subs	r3, #36	; 0x24
 8006b8e:	220a      	movs	r2, #10
 8006b90:	4619      	mov	r1, r3
 8006b92:	f7ff ff10 	bl	80069b6 <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8006b96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006b9a:	3b24      	subs	r3, #36	; 0x24
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7ff ff4d 	bl	8006a3c <return_true_or_false_from_str>
 8006ba2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006ba6:	f103 0320 	add.w	r3, r3, #32
 8006baa:	6018      	str	r0, [r3, #0]
 8006bac:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006bb0:	f103 0320 	add.w	r3, r3, #32
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bba:	d103      	bne.n	8006bc4 <barcode_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 8006bbc:	48ac      	ldr	r0, [pc, #688]	; (8006e70 <barcode_parse_json+0x3e4>)
 8006bbe:	f003 f849 	bl	8009c54 <puts>
 8006bc2:	e00b      	b.n	8006bdc <barcode_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8006bc4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006bc8:	f103 0320 	add.w	r3, r3, #32
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006bd4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8006bdc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006be0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3301      	adds	r3, #1
 8006be8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006bec:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006bf0:	6013      	str	r3, [r2, #0]
 8006bf2:	e161      	b.n	8006eb8 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "name") == 0) {
 8006bf4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006bf8:	3b1c      	subs	r3, #28
 8006bfa:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006bfe:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006c02:	6812      	ldr	r2, [r2, #0]
 8006c04:	0112      	lsls	r2, r2, #4
 8006c06:	1899      	adds	r1, r3, r2
 8006c08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c0c:	3b2c      	subs	r3, #44	; 0x2c
 8006c0e:	4a99      	ldr	r2, [pc, #612]	; (8006e74 <barcode_parse_json+0x3e8>)
 8006c10:	6818      	ldr	r0, [r3, #0]
 8006c12:	f7ff fea1 	bl	8006958 <jsoneq>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d128      	bne.n	8006c6e <barcode_parse_json+0x1e2>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.name, JSON_ITEM_MAX_SIZE);
 8006c1c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006c20:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c2c:	3b1c      	subs	r3, #28
 8006c2e:	0112      	lsls	r2, r2, #4
 8006c30:	4413      	add	r3, r2
 8006c32:	3304      	adds	r3, #4
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	461a      	mov	r2, r3
 8006c38:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c3c:	3b2c      	subs	r3, #44	; 0x2c
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	1898      	adds	r0, r3, r2
 8006c42:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006c46:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	3304      	adds	r3, #4
 8006c4e:	2246      	movs	r2, #70	; 0x46
 8006c50:	4619      	mov	r1, r3
 8006c52:	f7ff feb0 	bl	80069b6 <my_strcpy>
            i++;
 8006c56:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006c5a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	3301      	adds	r3, #1
 8006c62:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006c66:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006c6a:	6013      	str	r3, [r2, #0]
 8006c6c:	e124      	b.n	8006eb8 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "email") == 0) {
 8006c6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c72:	3b1c      	subs	r3, #28
 8006c74:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006c78:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006c7c:	6812      	ldr	r2, [r2, #0]
 8006c7e:	0112      	lsls	r2, r2, #4
 8006c80:	1899      	adds	r1, r3, r2
 8006c82:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006c86:	3b2c      	subs	r3, #44	; 0x2c
 8006c88:	4a7b      	ldr	r2, [pc, #492]	; (8006e78 <barcode_parse_json+0x3ec>)
 8006c8a:	6818      	ldr	r0, [r3, #0]
 8006c8c:	f7ff fe64 	bl	8006958 <jsoneq>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d128      	bne.n	8006ce8 <barcode_parse_json+0x25c>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.email, JSON_ITEM_MAX_SIZE);
 8006c96:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006c9a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	1c5a      	adds	r2, r3, #1
 8006ca2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ca6:	3b1c      	subs	r3, #28
 8006ca8:	0112      	lsls	r2, r2, #4
 8006caa:	4413      	add	r3, r2
 8006cac:	3304      	adds	r3, #4
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cb6:	3b2c      	subs	r3, #44	; 0x2c
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	1898      	adds	r0, r3, r2
 8006cbc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006cc0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	334a      	adds	r3, #74	; 0x4a
 8006cc8:	2246      	movs	r2, #70	; 0x46
 8006cca:	4619      	mov	r1, r3
 8006ccc:	f7ff fe73 	bl	80069b6 <my_strcpy>
            i++;
 8006cd0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006cd4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3301      	adds	r3, #1
 8006cdc:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006ce0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006ce4:	6013      	str	r3, [r2, #0]
 8006ce6:	e0e7      	b.n	8006eb8 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "id") == 0) {
 8006ce8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006cec:	3b1c      	subs	r3, #28
 8006cee:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006cf2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006cf6:	6812      	ldr	r2, [r2, #0]
 8006cf8:	0112      	lsls	r2, r2, #4
 8006cfa:	1899      	adds	r1, r3, r2
 8006cfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d00:	3b2c      	subs	r3, #44	; 0x2c
 8006d02:	4a5e      	ldr	r2, [pc, #376]	; (8006e7c <barcode_parse_json+0x3f0>)
 8006d04:	6818      	ldr	r0, [r3, #0]
 8006d06:	f7ff fe27 	bl	8006958 <jsoneq>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d128      	bne.n	8006d62 <barcode_parse_json+0x2d6>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.id, 8);
 8006d10:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006d14:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	1c5a      	adds	r2, r3, #1
 8006d1c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d20:	3b1c      	subs	r3, #28
 8006d22:	0112      	lsls	r2, r2, #4
 8006d24:	4413      	add	r3, r2
 8006d26:	3304      	adds	r3, #4
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d30:	3b2c      	subs	r3, #44	; 0x2c
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	1898      	adds	r0, r3, r2
 8006d36:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006d3a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	3390      	adds	r3, #144	; 0x90
 8006d42:	2208      	movs	r2, #8
 8006d44:	4619      	mov	r1, r3
 8006d46:	f7ff fe36 	bl	80069b6 <my_strcpy>
            i++;
 8006d4a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006d4e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3301      	adds	r3, #1
 8006d56:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006d5a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006d5e:	6013      	str	r3, [r2, #0]
 8006d60:	e0aa      	b.n	8006eb8 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "numPeople") == 0) {
 8006d62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d66:	3b1c      	subs	r3, #28
 8006d68:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006d6c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006d70:	6812      	ldr	r2, [r2, #0]
 8006d72:	0112      	lsls	r2, r2, #4
 8006d74:	1899      	adds	r1, r3, r2
 8006d76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d7a:	3b2c      	subs	r3, #44	; 0x2c
 8006d7c:	4a40      	ldr	r2, [pc, #256]	; (8006e80 <barcode_parse_json+0x3f4>)
 8006d7e:	6818      	ldr	r0, [r3, #0]
 8006d80:	f7ff fdea 	bl	8006958 <jsoneq>
 8006d84:	4603      	mov	r3, r0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d129      	bne.n	8006dde <barcode_parse_json+0x352>
    		new_msg -> customer.numPeople = atoi(json_msg + token[i+1].start);
 8006d8a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006d8e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	1c5a      	adds	r2, r3, #1
 8006d96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006d9a:	3b1c      	subs	r3, #28
 8006d9c:	0112      	lsls	r2, r2, #4
 8006d9e:	4413      	add	r3, r2
 8006da0:	3304      	adds	r3, #4
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	461a      	mov	r2, r3
 8006da6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006daa:	3b2c      	subs	r3, #44	; 0x2c
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4413      	add	r3, r2
 8006db0:	4618      	mov	r0, r3
 8006db2:	f002 fdde 	bl	8009972 <atoi>
 8006db6:	4602      	mov	r2, r0
 8006db8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006dbc:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    	        i++;
 8006dc6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006dca:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006dd6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006dda:	6013      	str	r3, [r2, #0]
 8006ddc:	e06c      	b.n	8006eb8 <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "isCheckingIn") == 0) {
 8006dde:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006de2:	3b1c      	subs	r3, #28
 8006de4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006de8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006dec:	6812      	ldr	r2, [r2, #0]
 8006dee:	0112      	lsls	r2, r2, #4
 8006df0:	1899      	adds	r1, r3, r2
 8006df2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006df6:	3b2c      	subs	r3, #44	; 0x2c
 8006df8:	4a22      	ldr	r2, [pc, #136]	; (8006e84 <barcode_parse_json+0x3f8>)
 8006dfa:	6818      	ldr	r0, [r3, #0]
 8006dfc:	f7ff fdac 	bl	8006958 <jsoneq>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d158      	bne.n	8006eb8 <barcode_parse_json+0x42c>
            my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8006e06:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006e0a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	1c5a      	adds	r2, r3, #1
 8006e12:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006e16:	3b1c      	subs	r3, #28
 8006e18:	0112      	lsls	r2, r2, #4
 8006e1a:	4413      	add	r3, r2
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	461a      	mov	r2, r3
 8006e22:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006e26:	3b2c      	subs	r3, #44	; 0x2c
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	1898      	adds	r0, r3, r2
 8006e2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006e30:	3b24      	subs	r3, #36	; 0x24
 8006e32:	220a      	movs	r2, #10
 8006e34:	4619      	mov	r1, r3
 8006e36:	f7ff fdbe 	bl	80069b6 <my_strcpy>
            if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 8006e3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006e3e:	3b24      	subs	r3, #36	; 0x24
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7ff fdfb 	bl	8006a3c <return_true_or_false_from_str>
 8006e46:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006e4a:	f103 0320 	add.w	r3, r3, #32
 8006e4e:	6018      	str	r0, [r3, #0]
 8006e50:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006e54:	f103 0320 	add.w	r3, r3, #32
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e5e:	d113      	bne.n	8006e88 <barcode_parse_json+0x3fc>
            {
                printf("string is not true or false\r\n");
 8006e60:	4803      	ldr	r0, [pc, #12]	; (8006e70 <barcode_parse_json+0x3e4>)
 8006e62:	f002 fef7 	bl	8009c54 <puts>
 8006e66:	e01c      	b.n	8006ea2 <barcode_parse_json+0x416>
 8006e68:	0800b028 	.word	0x0800b028
 8006e6c:	0800b044 	.word	0x0800b044
 8006e70:	0800b048 	.word	0x0800b048
 8006e74:	0800b068 	.word	0x0800b068
 8006e78:	0800b070 	.word	0x0800b070
 8006e7c:	0800b078 	.word	0x0800b078
 8006e80:	0800b07c 	.word	0x0800b07c
 8006e84:	0800b088 	.word	0x0800b088
            }
            else
            {
            	new_msg -> isCheckingIn = ret;
 8006e88:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006e8c:	f103 0320 	add.w	r3, r3, #32
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	b2da      	uxtb	r2, r3
 8006e94:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006e98:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
            }
            i++;
 8006ea2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006ea6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	3301      	adds	r3, #1
 8006eae:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006eb2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006eb6:	6013      	str	r3, [r2, #0]
    for (i = 0; i < r; i++) {
 8006eb8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006ebc:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006ec8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006ecc:	6013      	str	r3, [r2, #0]
 8006ece:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006ed2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006edc:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	f6ff ae29 	blt.w	8006b3a <barcode_parse_json+0xae>
    	}
    }

    return new_msg;
 8006ee8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006eec:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006ef0:	681b      	ldr	r3, [r3, #0]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 8006ef8:	3734      	adds	r7, #52	; 0x34
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd90      	pop	{r4, r7, pc}
 8006efe:	bf00      	nop

08006f00 <no_data_parse_json>:

no_data_server_msg* no_data_parse_json(char *json_msg)
{
 8006f00:	b590      	push	{r4, r7, lr}
 8006f02:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8006f06:	b08f      	sub	sp, #60	; 0x3c
 8006f08:	af02      	add	r7, sp, #8
 8006f0a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006f0e:	3b2c      	subs	r3, #44	; 0x2c
 8006f10:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    no_data_server_msg* new_msg = malloc(sizeof (no_data_server_msg));
 8006f12:	2001      	movs	r0, #1
 8006f14:	f002 fd5e 	bl	80099d4 <malloc>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006f1e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8006f22:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8006f24:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006f28:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <no_data_parse_json+0x36>
        return NULL;
 8006f32:	2300      	movs	r3, #0
 8006f34:	e0ba      	b.n	80070ac <no_data_parse_json+0x1ac>

    jsmn_init(&p);
 8006f36:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006f3a:	f103 0314 	add.w	r3, r3, #20
 8006f3e:	4618      	mov	r0, r3
 8006f40:	f7ff fcf6 	bl	8006930 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8006f44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006f48:	3b2c      	subs	r3, #44	; 0x2c
 8006f4a:	6818      	ldr	r0, [r3, #0]
 8006f4c:	f7f9 f940 	bl	80001d0 <strlen>
 8006f50:	4604      	mov	r4, r0
 8006f52:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006f56:	3b1c      	subs	r3, #28
 8006f58:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8006f5c:	392c      	subs	r1, #44	; 0x2c
 8006f5e:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8006f62:	f100 0014 	add.w	r0, r0, #20
 8006f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f6a:	9200      	str	r2, [sp, #0]
 8006f6c:	4622      	mov	r2, r4
 8006f6e:	6809      	ldr	r1, [r1, #0]
 8006f70:	f7ff fb40 	bl	80065f4 <jsmn_parse>
 8006f74:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006f78:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006f7c:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8006f7e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006f82:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	da09      	bge.n	8006fa0 <no_data_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8006f8c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006f90:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006f94:	6819      	ldr	r1, [r3, #0]
 8006f96:	4848      	ldr	r0, [pc, #288]	; (80070b8 <no_data_parse_json+0x1b8>)
 8006f98:	f002 fde8 	bl	8009b6c <iprintf>
      return NULL;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	e085      	b.n	80070ac <no_data_parse_json+0x1ac>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006fa6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006faa:	6013      	str	r3, [r2, #0]
 8006fac:	e06d      	b.n	800708a <no_data_parse_json+0x18a>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8006fae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006fb2:	3b1c      	subs	r3, #28
 8006fb4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8006fb8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8006fbc:	6812      	ldr	r2, [r2, #0]
 8006fbe:	0112      	lsls	r2, r2, #4
 8006fc0:	1899      	adds	r1, r3, r2
 8006fc2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006fc6:	3b2c      	subs	r3, #44	; 0x2c
 8006fc8:	4a3c      	ldr	r2, [pc, #240]	; (80070bc <no_data_parse_json+0x1bc>)
 8006fca:	6818      	ldr	r0, [r3, #0]
 8006fcc:	f7ff fcc4 	bl	8006958 <jsoneq>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d14e      	bne.n	8007074 <no_data_parse_json+0x174>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8006fd6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8006fda:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	1c5a      	adds	r2, r3, #1
 8006fe2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006fe6:	3b1c      	subs	r3, #28
 8006fe8:	0112      	lsls	r2, r2, #4
 8006fea:	4413      	add	r3, r2
 8006fec:	3304      	adds	r3, #4
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006ff6:	3b2c      	subs	r3, #44	; 0x2c
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	1898      	adds	r0, r3, r2
 8006ffc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007000:	3b24      	subs	r3, #36	; 0x24
 8007002:	220a      	movs	r2, #10
 8007004:	4619      	mov	r1, r3
 8007006:	f7ff fcd6 	bl	80069b6 <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 800700a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800700e:	3b24      	subs	r3, #36	; 0x24
 8007010:	4618      	mov	r0, r3
 8007012:	f7ff fd13 	bl	8006a3c <return_true_or_false_from_str>
 8007016:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800701a:	f103 0320 	add.w	r3, r3, #32
 800701e:	6018      	str	r0, [r3, #0]
 8007020:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007024:	f103 0320 	add.w	r3, r3, #32
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702e:	d10a      	bne.n	8007046 <no_data_parse_json+0x146>
			{
				printf("string is not true or false\r\n");
 8007030:	4823      	ldr	r0, [pc, #140]	; (80070c0 <no_data_parse_json+0x1c0>)
 8007032:	f002 fe0f 	bl	8009c54 <puts>
				printf("%s\r\n", temp_str);
 8007036:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800703a:	3b24      	subs	r3, #36	; 0x24
 800703c:	4619      	mov	r1, r3
 800703e:	4821      	ldr	r0, [pc, #132]	; (80070c4 <no_data_parse_json+0x1c4>)
 8007040:	f002 fd94 	bl	8009b6c <iprintf>
 8007044:	e00b      	b.n	800705e <no_data_parse_json+0x15e>
			}
			else
			{
				new_msg -> ok = ret;
 8007046:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800704a:	f103 0320 	add.w	r3, r3, #32
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	b2da      	uxtb	r2, r3
 8007052:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007056:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	701a      	strb	r2, [r3, #0]
			}
			i++;
 800705e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007062:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3301      	adds	r3, #1
 800706a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800706e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007072:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8007074:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007078:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3301      	adds	r3, #1
 8007080:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007084:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007088:	6013      	str	r3, [r2, #0]
 800708a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800708e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007098:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	429a      	cmp	r2, r3
 80070a0:	db85      	blt.n	8006fae <no_data_parse_json+0xae>
    	}
    }

    return new_msg;
 80070a2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80070a6:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80070aa:	681b      	ldr	r3, [r3, #0]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80070b2:	3734      	adds	r7, #52	; 0x34
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd90      	pop	{r4, r7, pc}
 80070b8:	0800b028 	.word	0x0800b028
 80070bc:	0800b044 	.word	0x0800b044
 80070c0:	0800b048 	.word	0x0800b048
 80070c4:	0800b020 	.word	0x0800b020

080070c8 <status_parse_json>:

status_server_msg* status_parse_json(char *json_msg)
{
 80070c8:	b590      	push	{r4, r7, lr}
 80070ca:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 80070ce:	b08f      	sub	sp, #60	; 0x3c
 80070d0:	af02      	add	r7, sp, #8
 80070d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80070d6:	3b2c      	subs	r3, #44	; 0x2c
 80070d8:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    status_server_msg* new_msg = malloc(sizeof (status_server_msg));
 80070da:	2010      	movs	r0, #16
 80070dc:	f002 fc7a 	bl	80099d4 <malloc>
 80070e0:	4603      	mov	r3, r0
 80070e2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80070e6:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80070ea:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 80070ec:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80070f0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <status_parse_json+0x36>
        return NULL;
 80070fa:	2300      	movs	r3, #0
 80070fc:	e16b      	b.n	80073d6 <status_parse_json+0x30e>

    jsmn_init(&p);
 80070fe:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007102:	f103 0314 	add.w	r3, r3, #20
 8007106:	4618      	mov	r0, r3
 8007108:	f7ff fc12 	bl	8006930 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 800710c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007110:	3b2c      	subs	r3, #44	; 0x2c
 8007112:	6818      	ldr	r0, [r3, #0]
 8007114:	f7f9 f85c 	bl	80001d0 <strlen>
 8007118:	4604      	mov	r4, r0
 800711a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800711e:	3b1c      	subs	r3, #28
 8007120:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8007124:	392c      	subs	r1, #44	; 0x2c
 8007126:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 800712a:	f100 0014 	add.w	r0, r0, #20
 800712e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007132:	9200      	str	r2, [sp, #0]
 8007134:	4622      	mov	r2, r4
 8007136:	6809      	ldr	r1, [r1, #0]
 8007138:	f7ff fa5c 	bl	80065f4 <jsmn_parse>
 800713c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007140:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007144:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8007146:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800714a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	da09      	bge.n	8007168 <status_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8007154:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007158:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800715c:	6819      	ldr	r1, [r3, #0]
 800715e:	48a1      	ldr	r0, [pc, #644]	; (80073e4 <status_parse_json+0x31c>)
 8007160:	f002 fd04 	bl	8009b6c <iprintf>
      return NULL;
 8007164:	2300      	movs	r3, #0
 8007166:	e136      	b.n	80073d6 <status_parse_json+0x30e>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8007168:	2300      	movs	r3, #0
 800716a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800716e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007172:	6013      	str	r3, [r2, #0]
 8007174:	e11d      	b.n	80073b2 <status_parse_json+0x2ea>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 8007176:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800717a:	3b1c      	subs	r3, #28
 800717c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007180:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007184:	6812      	ldr	r2, [r2, #0]
 8007186:	0112      	lsls	r2, r2, #4
 8007188:	1899      	adds	r1, r3, r2
 800718a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800718e:	3b2c      	subs	r3, #44	; 0x2c
 8007190:	4a95      	ldr	r2, [pc, #596]	; (80073e8 <status_parse_json+0x320>)
 8007192:	6818      	ldr	r0, [r3, #0]
 8007194:	f7ff fbe0 	bl	8006958 <jsoneq>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d148      	bne.n	8007230 <status_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 800719e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80071a2:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	1c5a      	adds	r2, r3, #1
 80071aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071ae:	3b1c      	subs	r3, #28
 80071b0:	0112      	lsls	r2, r2, #4
 80071b2:	4413      	add	r3, r2
 80071b4:	3304      	adds	r3, #4
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	461a      	mov	r2, r3
 80071ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071be:	3b2c      	subs	r3, #44	; 0x2c
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	1898      	adds	r0, r3, r2
 80071c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071c8:	3b24      	subs	r3, #36	; 0x24
 80071ca:	220a      	movs	r2, #10
 80071cc:	4619      	mov	r1, r3
 80071ce:	f7ff fbf2 	bl	80069b6 <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 80071d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80071d6:	3b24      	subs	r3, #36	; 0x24
 80071d8:	4618      	mov	r0, r3
 80071da:	f7ff fc2f 	bl	8006a3c <return_true_or_false_from_str>
 80071de:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80071e2:	f103 0320 	add.w	r3, r3, #32
 80071e6:	6018      	str	r0, [r3, #0]
 80071e8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80071ec:	f103 0320 	add.w	r3, r3, #32
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f6:	d103      	bne.n	8007200 <status_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 80071f8:	487c      	ldr	r0, [pc, #496]	; (80073ec <status_parse_json+0x324>)
 80071fa:	f002 fd2b 	bl	8009c54 <puts>
 80071fe:	e00b      	b.n	8007218 <status_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 8007200:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007204:	f103 0320 	add.w	r3, r3, #32
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	b2da      	uxtb	r2, r3
 800720c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007210:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8007218:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800721c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	3301      	adds	r3, #1
 8007224:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007228:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	e0b5      	b.n	800739c <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "queueLength") == 0) {
 8007230:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007234:	3b1c      	subs	r3, #28
 8007236:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800723a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800723e:	6812      	ldr	r2, [r2, #0]
 8007240:	0112      	lsls	r2, r2, #4
 8007242:	1899      	adds	r1, r3, r2
 8007244:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007248:	3b2c      	subs	r3, #44	; 0x2c
 800724a:	4a69      	ldr	r2, [pc, #420]	; (80073f0 <status_parse_json+0x328>)
 800724c:	6818      	ldr	r0, [r3, #0]
 800724e:	f7ff fb83 	bl	8006958 <jsoneq>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d128      	bne.n	80072aa <status_parse_json+0x1e2>
    		new_msg -> queueLength = atoi(json_msg + token[i+1].start);
 8007258:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800725c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	1c5a      	adds	r2, r3, #1
 8007264:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007268:	3b1c      	subs	r3, #28
 800726a:	0112      	lsls	r2, r2, #4
 800726c:	4413      	add	r3, r2
 800726e:	3304      	adds	r3, #4
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	461a      	mov	r2, r3
 8007274:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007278:	3b2c      	subs	r3, #44	; 0x2c
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4413      	add	r3, r2
 800727e:	4618      	mov	r0, r3
 8007280:	f002 fb77 	bl	8009972 <atoi>
 8007284:	4602      	mov	r2, r0
 8007286:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800728a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	605a      	str	r2, [r3, #4]
    	        i++;
 8007292:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007296:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3301      	adds	r3, #1
 800729e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80072a2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80072a6:	6013      	str	r3, [r2, #0]
 80072a8:	e078      	b.n	800739c <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "numPeopleInStore") == 0) {
 80072aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072ae:	3b1c      	subs	r3, #28
 80072b0:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80072b4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80072b8:	6812      	ldr	r2, [r2, #0]
 80072ba:	0112      	lsls	r2, r2, #4
 80072bc:	1899      	adds	r1, r3, r2
 80072be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072c2:	3b2c      	subs	r3, #44	; 0x2c
 80072c4:	4a4b      	ldr	r2, [pc, #300]	; (80073f4 <status_parse_json+0x32c>)
 80072c6:	6818      	ldr	r0, [r3, #0]
 80072c8:	f7ff fb46 	bl	8006958 <jsoneq>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d128      	bne.n	8007324 <status_parse_json+0x25c>
    		new_msg -> numPeopleInStore = atoi(json_msg + token[i+1].start);
 80072d2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80072d6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	1c5a      	adds	r2, r3, #1
 80072de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072e2:	3b1c      	subs	r3, #28
 80072e4:	0112      	lsls	r2, r2, #4
 80072e6:	4413      	add	r3, r2
 80072e8:	3304      	adds	r3, #4
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	461a      	mov	r2, r3
 80072ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80072f2:	3b2c      	subs	r3, #44	; 0x2c
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4413      	add	r3, r2
 80072f8:	4618      	mov	r0, r3
 80072fa:	f002 fb3a 	bl	8009972 <atoi>
 80072fe:	4602      	mov	r2, r0
 8007300:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007304:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	609a      	str	r2, [r3, #8]
    	        i++;
 800730c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007310:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	3301      	adds	r3, #1
 8007318:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800731c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007320:	6013      	str	r3, [r2, #0]
 8007322:	e03b      	b.n	800739c <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "maxCapacity") == 0) {
 8007324:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007328:	3b1c      	subs	r3, #28
 800732a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800732e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8007332:	6812      	ldr	r2, [r2, #0]
 8007334:	0112      	lsls	r2, r2, #4
 8007336:	1899      	adds	r1, r3, r2
 8007338:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800733c:	3b2c      	subs	r3, #44	; 0x2c
 800733e:	4a2e      	ldr	r2, [pc, #184]	; (80073f8 <status_parse_json+0x330>)
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	f7ff fb09 	bl	8006958 <jsoneq>
 8007346:	4603      	mov	r3, r0
 8007348:	2b00      	cmp	r3, #0
 800734a:	d127      	bne.n	800739c <status_parse_json+0x2d4>
    		new_msg -> maxCapacity = atoi(json_msg + token[i+1].start);
 800734c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8007350:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	1c5a      	adds	r2, r3, #1
 8007358:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800735c:	3b1c      	subs	r3, #28
 800735e:	0112      	lsls	r2, r2, #4
 8007360:	4413      	add	r3, r2
 8007362:	3304      	adds	r3, #4
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800736c:	3b2c      	subs	r3, #44	; 0x2c
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4413      	add	r3, r2
 8007372:	4618      	mov	r0, r3
 8007374:	f002 fafd 	bl	8009972 <atoi>
 8007378:	4602      	mov	r2, r0
 800737a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800737e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	60da      	str	r2, [r3, #12]
    	        i++;
 8007386:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800738a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	3301      	adds	r3, #1
 8007392:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8007396:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800739a:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 800739c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073a0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	3301      	adds	r3, #1
 80073a8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80073ac:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80073b0:	6013      	str	r3, [r2, #0]
 80073b2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073b6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073c0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	429a      	cmp	r2, r3
 80073c8:	f6ff aed5 	blt.w	8007176 <status_parse_json+0xae>
    	}
    }

    return new_msg;
 80073cc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80073d0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80073d4:	681b      	ldr	r3, [r3, #0]
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80073dc:	3734      	adds	r7, #52	; 0x34
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd90      	pop	{r4, r7, pc}
 80073e2:	bf00      	nop
 80073e4:	0800b028 	.word	0x0800b028
 80073e8:	0800b044 	.word	0x0800b044
 80073ec:	0800b048 	.word	0x0800b048
 80073f0:	0800b098 	.word	0x0800b098
 80073f4:	0800b0a4 	.word	0x0800b0a4
 80073f8:	0800b0b8 	.word	0x0800b0b8

080073fc <print_out_barcode_msg>:

void print_out_barcode_msg(barcode_server_msg* msg)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b082      	sub	sp, #8
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	781b      	ldrb	r3, [r3, #0]
 8007408:	4619      	mov	r1, r3
 800740a:	4813      	ldr	r0, [pc, #76]	; (8007458 <print_out_barcode_msg+0x5c>)
 800740c:	f002 fbae 	bl	8009b6c <iprintf>
    printf("customer name: %s\r\n", msg->customer.name);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	3304      	adds	r3, #4
 8007414:	4619      	mov	r1, r3
 8007416:	4811      	ldr	r0, [pc, #68]	; (800745c <print_out_barcode_msg+0x60>)
 8007418:	f002 fba8 	bl	8009b6c <iprintf>
    printf("customer email: %s\r\n", msg->customer.email);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	334a      	adds	r3, #74	; 0x4a
 8007420:	4619      	mov	r1, r3
 8007422:	480f      	ldr	r0, [pc, #60]	; (8007460 <print_out_barcode_msg+0x64>)
 8007424:	f002 fba2 	bl	8009b6c <iprintf>
    printf("customer id: %s\r\n", msg->customer.id);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	3390      	adds	r3, #144	; 0x90
 800742c:	4619      	mov	r1, r3
 800742e:	480d      	ldr	r0, [pc, #52]	; (8007464 <print_out_barcode_msg+0x68>)
 8007430:	f002 fb9c 	bl	8009b6c <iprintf>
    printf("customer numPeople: %d\r\n", msg->customer.numPeople);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800743a:	4619      	mov	r1, r3
 800743c:	480a      	ldr	r0, [pc, #40]	; (8007468 <print_out_barcode_msg+0x6c>)
 800743e:	f002 fb95 	bl	8009b6c <iprintf>
    printf("isCheckingIn: %d\r\n", msg->isCheckingIn);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8007448:	4619      	mov	r1, r3
 800744a:	4808      	ldr	r0, [pc, #32]	; (800746c <print_out_barcode_msg+0x70>)
 800744c:	f002 fb8e 	bl	8009b6c <iprintf>
}
 8007450:	bf00      	nop
 8007452:	3708      	adds	r7, #8
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	0800b0c4 	.word	0x0800b0c4
 800745c:	0800b0d0 	.word	0x0800b0d0
 8007460:	0800b0e4 	.word	0x0800b0e4
 8007464:	0800b0fc 	.word	0x0800b0fc
 8007468:	0800b110 	.word	0x0800b110
 800746c:	0800b12c 	.word	0x0800b12c

08007470 <print_out_no_data_msg>:

void print_out_no_data_msg(no_data_server_msg* msg)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	781b      	ldrb	r3, [r3, #0]
 800747c:	4619      	mov	r1, r3
 800747e:	4803      	ldr	r0, [pc, #12]	; (800748c <print_out_no_data_msg+0x1c>)
 8007480:	f002 fb74 	bl	8009b6c <iprintf>
}
 8007484:	bf00      	nop
 8007486:	3708      	adds	r7, #8
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	0800b0c4 	.word	0x0800b0c4

08007490 <print_out_status_msg>:

void print_out_status_msg(status_server_msg* msg)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
	printf("ok: %d\r\n", msg->ok);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	781b      	ldrb	r3, [r3, #0]
 800749c:	4619      	mov	r1, r3
 800749e:	480c      	ldr	r0, [pc, #48]	; (80074d0 <print_out_status_msg+0x40>)
 80074a0:	f002 fb64 	bl	8009b6c <iprintf>
	printf("queueLength: %d\r\n", msg->queueLength);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	4619      	mov	r1, r3
 80074aa:	480a      	ldr	r0, [pc, #40]	; (80074d4 <print_out_status_msg+0x44>)
 80074ac:	f002 fb5e 	bl	8009b6c <iprintf>
	printf("numPeopleInStore: %d\r\n", msg->numPeopleInStore);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	4619      	mov	r1, r3
 80074b6:	4808      	ldr	r0, [pc, #32]	; (80074d8 <print_out_status_msg+0x48>)
 80074b8:	f002 fb58 	bl	8009b6c <iprintf>
	printf("maxCapacity: %d\r\n", msg->maxCapacity);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	4619      	mov	r1, r3
 80074c2:	4806      	ldr	r0, [pc, #24]	; (80074dc <print_out_status_msg+0x4c>)
 80074c4:	f002 fb52 	bl	8009b6c <iprintf>
}
 80074c8:	bf00      	nop
 80074ca:	3708      	adds	r7, #8
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}
 80074d0:	0800b0c4 	.word	0x0800b0c4
 80074d4:	0800b140 	.word	0x0800b140
 80074d8:	0800b154 	.word	0x0800b154
 80074dc:	0800b16c 	.word	0x0800b16c

080074e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80074e4:	f7f9 f84c 	bl	8000580 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 80074e8:	f000 fc38 	bl	8007d5c <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80074ec:	f000 f86e 	bl	80075cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80074f0:	f000 fa38 	bl	8007964 <MX_GPIO_Init>
  MX_DMA_Init();
 80074f4:	f000 fa18 	bl	8007928 <MX_DMA_Init>
  MX_LCD_Init();
 80074f8:	f000 f918 	bl	800772c <MX_LCD_Init>
  MX_USART2_UART_Init();
 80074fc:	f000 f9e4 	bl	80078c8 <MX_USART2_UART_Init>
  MX_UART4_Init();
 8007500:	f000 f9b2 	bl	8007868 <MX_UART4_Init>
  MX_I2C1_Init();
 8007504:	f000 f8d4 	bl	80076b0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8007508:	f000 f948 	bl	800779c <MX_SPI1_Init>
  MX_TIM16_Init();
 800750c:	f000 f984 	bl	8007818 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8007510:	4820      	ldr	r0, [pc, #128]	; (8007594 <main+0xb4>)
 8007512:	f000 fb5d 	bl	8007bd0 <RetargetInit>
  printf("\r\nStarting\r\n");
 8007516:	4820      	ldr	r0, [pc, #128]	; (8007598 <main+0xb8>)
 8007518:	f002 fb9c 	bl	8009c54 <puts>
  main_display_init(&hspi1);
 800751c:	481f      	ldr	r0, [pc, #124]	; (800759c <main+0xbc>)
 800751e:	f7fe fd55 	bl	8005fcc <main_display_init>
  //qr_scanner_init(&huart1); // note - THIS SHOULD BE CALLED BEFORE esp8266_init() if using QR scanning for wifi
  esp8266_init(&huart4, &hspi1, 0, 1);
 8007522:	2301      	movs	r3, #1
 8007524:	2200      	movs	r2, #0
 8007526:	491d      	ldr	r1, [pc, #116]	; (800759c <main+0xbc>)
 8007528:	481d      	ldr	r0, [pc, #116]	; (80075a0 <main+0xc0>)
 800752a:	f001 fcd9 	bl	8008ee0 <esp8266_init>
  //HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE so that esp8266_init() can use QR scanning for WiFi if needed
  qr_scan_pending = 0;
 800752e:	4b1d      	ldr	r3, [pc, #116]	; (80075a4 <main+0xc4>)
 8007530:	2200      	movs	r2, #0
 8007532:	601a      	str	r2, [r3, #0]
  //initialize_motion_sensor(&hi2c1);
  right = 0;
 8007534:	4b1c      	ldr	r3, [pc, #112]	; (80075a8 <main+0xc8>)
 8007536:	2200      	movs	r2, #0
 8007538:	601a      	str	r2, [r3, #0]
  left = 0;
 800753a:	4b1c      	ldr	r3, [pc, #112]	; (80075ac <main+0xcc>)
 800753c:	2200      	movs	r2, #0
 800753e:	601a      	str	r2, [r3, #0]
  stopped = 0;
 8007540:	4b1b      	ldr	r3, [pc, #108]	; (80075b0 <main+0xd0>)
 8007542:	2200      	movs	r2, #0
 8007544:	601a      	str	r2, [r3, #0]
  get_status();
 8007546:	f002 f9d5 	bl	80098f4 <get_status>
  //printf("MOTION INIT DONE\r\n");
  //char code[9] = "7b037964";
  //printf("QR INIT DONE\r\n");
  HAL_TIM_Base_Start_IT(&htim16);
 800754a:	481a      	ldr	r0, [pc, #104]	; (80075b4 <main+0xd4>)
 800754c:	f7fc fa84 	bl	8003a58 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	if (qr_scan_pending == 1) {
 8007550:	4b14      	ldr	r3, [pc, #80]	; (80075a4 <main+0xc4>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d104      	bne.n	8007562 <main+0x82>
		printf("BEGIN SEND SCAN\r\n");
 8007558:	4817      	ldr	r0, [pc, #92]	; (80075b8 <main+0xd8>)
 800755a:	f002 fb7b 	bl	8009c54 <puts>
		qr_scan_received();
 800755e:	f000 fab7 	bl	8007ad0 <qr_scan_received>
	      right = 0;
	      left = 0;
	    }
	}*/

	if (message_pending_handling == 1) {
 8007562:	4b16      	ldr	r3, [pc, #88]	; (80075bc <main+0xdc>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d101      	bne.n	800756e <main+0x8e>
		handle_message_response();
 800756a:	f002 f89b 	bl	80096a4 <handle_message_response>
	}
	if (message_queue_head != NULL) {
 800756e:	4b14      	ldr	r3, [pc, #80]	; (80075c0 <main+0xe0>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0ec      	beq.n	8007550 <main+0x70>
		if (ready_for_next_message == 1) {
 8007576:	4b13      	ldr	r3, [pc, #76]	; (80075c4 <main+0xe4>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2b01      	cmp	r3, #1
 800757c:	d102      	bne.n	8007584 <main+0xa4>
			get_ok_to_send();
 800757e:	f001 ff43 	bl	8009408 <get_ok_to_send>
 8007582:	e7e5      	b.n	8007550 <main+0x70>
		} else if (good_for_send == 1) {
 8007584:	4b10      	ldr	r3, [pc, #64]	; (80075c8 <main+0xe8>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2b01      	cmp	r3, #1
 800758a:	d1e1      	bne.n	8007550 <main+0x70>
			send_message();
 800758c:	f001 ffdc 	bl	8009548 <send_message>
	if (qr_scan_pending == 1) {
 8007590:	e7de      	b.n	8007550 <main+0x70>
 8007592:	bf00      	nop
 8007594:	200003d4 	.word	0x200003d4
 8007598:	0800b180 	.word	0x0800b180
 800759c:	20000370 	.word	0x20000370
 80075a0:	200002f0 	.word	0x200002f0
 80075a4:	20000494 	.word	0x20000494
 80075a8:	200002a4 	.word	0x200002a4
 80075ac:	200002ac 	.word	0x200002ac
 80075b0:	2000020c 	.word	0x2000020c
 80075b4:	20000454 	.word	0x20000454
 80075b8:	0800b18c 	.word	0x0800b18c
 80075bc:	200004fc 	.word	0x200004fc
 80075c0:	200002b0 	.word	0x200002b0
 80075c4:	20000cdc 	.word	0x20000cdc
 80075c8:	20000cd8 	.word	0x20000cd8

080075cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b0b8      	sub	sp, #224	; 0xe0
 80075d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80075d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80075d6:	2244      	movs	r2, #68	; 0x44
 80075d8:	2100      	movs	r1, #0
 80075da:	4618      	mov	r0, r3
 80075dc:	f002 fa15 	bl	8009a0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80075e0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80075e4:	2200      	movs	r2, #0
 80075e6:	601a      	str	r2, [r3, #0]
 80075e8:	605a      	str	r2, [r3, #4]
 80075ea:	609a      	str	r2, [r3, #8]
 80075ec:	60da      	str	r2, [r3, #12]
 80075ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80075f0:	463b      	mov	r3, r7
 80075f2:	2288      	movs	r2, #136	; 0x88
 80075f4:	2100      	movs	r1, #0
 80075f6:	4618      	mov	r0, r3
 80075f8:	f002 fa07 	bl	8009a0a <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80075fc:	2318      	movs	r3, #24
 80075fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007602:	2301      	movs	r3, #1
 8007604:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007608:	2301      	movs	r3, #1
 800760a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800760e:	2300      	movs	r3, #0
 8007610:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8007614:	2360      	movs	r3, #96	; 0x60
 8007616:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800761a:	2300      	movs	r3, #0
 800761c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007620:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8007624:	4618      	mov	r0, r3
 8007626:	f7fa f8e7 	bl	80017f8 <HAL_RCC_OscConfig>
 800762a:	4603      	mov	r3, r0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d001      	beq.n	8007634 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8007630:	f000 fa46 	bl	8007ac0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007634:	230f      	movs	r3, #15
 8007636:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800763a:	2300      	movs	r3, #0
 800763c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007640:	2300      	movs	r3, #0
 8007642:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007646:	2300      	movs	r3, #0
 8007648:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800764c:	2300      	movs	r3, #0
 800764e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8007652:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8007656:	2100      	movs	r1, #0
 8007658:	4618      	mov	r0, r3
 800765a:	f7fa fc7d 	bl	8001f58 <HAL_RCC_ClockConfig>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d001      	beq.n	8007668 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8007664:	f000 fa2c 	bl	8007ac0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8007668:	4b10      	ldr	r3, [pc, #64]	; (80076ac <SystemClock_Config+0xe0>)
 800766a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800766c:	2300      	movs	r3, #0
 800766e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8007670:	2300      	movs	r3, #0
 8007672:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8007674:	2300      	movs	r3, #0
 8007676:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007678:	f44f 7300 	mov.w	r3, #512	; 0x200
 800767c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007680:	463b      	mov	r3, r7
 8007682:	4618      	mov	r0, r3
 8007684:	f7fa fe6c 	bl	8002360 <HAL_RCCEx_PeriphCLKConfig>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800768e:	f000 fa17 	bl	8007ac0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8007692:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007696:	f7fa f859 	bl	800174c <HAL_PWREx_ControlVoltageScaling>
 800769a:	4603      	mov	r3, r0
 800769c:	2b00      	cmp	r3, #0
 800769e:	d001      	beq.n	80076a4 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 80076a0:	f000 fa0e 	bl	8007ac0 <Error_Handler>
  }
}
 80076a4:	bf00      	nop
 80076a6:	37e0      	adds	r7, #224	; 0xe0
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	0002004a 	.word	0x0002004a

080076b0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80076b4:	4b1b      	ldr	r3, [pc, #108]	; (8007724 <MX_I2C1_Init+0x74>)
 80076b6:	4a1c      	ldr	r2, [pc, #112]	; (8007728 <MX_I2C1_Init+0x78>)
 80076b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 80076ba:	4b1a      	ldr	r3, [pc, #104]	; (8007724 <MX_I2C1_Init+0x74>)
 80076bc:	f640 6214 	movw	r2, #3604	; 0xe14
 80076c0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80076c2:	4b18      	ldr	r3, [pc, #96]	; (8007724 <MX_I2C1_Init+0x74>)
 80076c4:	2200      	movs	r2, #0
 80076c6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80076c8:	4b16      	ldr	r3, [pc, #88]	; (8007724 <MX_I2C1_Init+0x74>)
 80076ca:	2201      	movs	r2, #1
 80076cc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80076ce:	4b15      	ldr	r3, [pc, #84]	; (8007724 <MX_I2C1_Init+0x74>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80076d4:	4b13      	ldr	r3, [pc, #76]	; (8007724 <MX_I2C1_Init+0x74>)
 80076d6:	2200      	movs	r2, #0
 80076d8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80076da:	4b12      	ldr	r3, [pc, #72]	; (8007724 <MX_I2C1_Init+0x74>)
 80076dc:	2200      	movs	r2, #0
 80076de:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80076e0:	4b10      	ldr	r3, [pc, #64]	; (8007724 <MX_I2C1_Init+0x74>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80076e6:	4b0f      	ldr	r3, [pc, #60]	; (8007724 <MX_I2C1_Init+0x74>)
 80076e8:	2200      	movs	r2, #0
 80076ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80076ec:	480d      	ldr	r0, [pc, #52]	; (8007724 <MX_I2C1_Init+0x74>)
 80076ee:	f7f9 fd2d 	bl	800114c <HAL_I2C_Init>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d001      	beq.n	80076fc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80076f8:	f000 f9e2 	bl	8007ac0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80076fc:	2100      	movs	r1, #0
 80076fe:	4809      	ldr	r0, [pc, #36]	; (8007724 <MX_I2C1_Init+0x74>)
 8007700:	f7f9 fdb3 	bl	800126a <HAL_I2CEx_ConfigAnalogFilter>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d001      	beq.n	800770e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800770a:	f000 f9d9 	bl	8007ac0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800770e:	2100      	movs	r1, #0
 8007710:	4804      	ldr	r0, [pc, #16]	; (8007724 <MX_I2C1_Init+0x74>)
 8007712:	f7f9 fdf5 	bl	8001300 <HAL_I2CEx_ConfigDigitalFilter>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d001      	beq.n	8007720 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800771c:	f000 f9d0 	bl	8007ac0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007720:	bf00      	nop
 8007722:	bd80      	pop	{r7, pc}
 8007724:	20000258 	.word	0x20000258
 8007728:	40005400 	.word	0x40005400

0800772c <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8007730:	4b18      	ldr	r3, [pc, #96]	; (8007794 <MX_LCD_Init+0x68>)
 8007732:	4a19      	ldr	r2, [pc, #100]	; (8007798 <MX_LCD_Init+0x6c>)
 8007734:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8007736:	4b17      	ldr	r3, [pc, #92]	; (8007794 <MX_LCD_Init+0x68>)
 8007738:	2200      	movs	r2, #0
 800773a:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800773c:	4b15      	ldr	r3, [pc, #84]	; (8007794 <MX_LCD_Init+0x68>)
 800773e:	2200      	movs	r2, #0
 8007740:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 8007742:	4b14      	ldr	r3, [pc, #80]	; (8007794 <MX_LCD_Init+0x68>)
 8007744:	2204      	movs	r2, #4
 8007746:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8007748:	4b12      	ldr	r3, [pc, #72]	; (8007794 <MX_LCD_Init+0x68>)
 800774a:	2200      	movs	r2, #0
 800774c:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800774e:	4b11      	ldr	r3, [pc, #68]	; (8007794 <MX_LCD_Init+0x68>)
 8007750:	2200      	movs	r2, #0
 8007752:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8007754:	4b0f      	ldr	r3, [pc, #60]	; (8007794 <MX_LCD_Init+0x68>)
 8007756:	2200      	movs	r2, #0
 8007758:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800775a:	4b0e      	ldr	r3, [pc, #56]	; (8007794 <MX_LCD_Init+0x68>)
 800775c:	2200      	movs	r2, #0
 800775e:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8007760:	4b0c      	ldr	r3, [pc, #48]	; (8007794 <MX_LCD_Init+0x68>)
 8007762:	2200      	movs	r2, #0
 8007764:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8007766:	4b0b      	ldr	r3, [pc, #44]	; (8007794 <MX_LCD_Init+0x68>)
 8007768:	2200      	movs	r2, #0
 800776a:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800776c:	4b09      	ldr	r3, [pc, #36]	; (8007794 <MX_LCD_Init+0x68>)
 800776e:	2200      	movs	r2, #0
 8007770:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8007772:	4b08      	ldr	r3, [pc, #32]	; (8007794 <MX_LCD_Init+0x68>)
 8007774:	2200      	movs	r2, #0
 8007776:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8007778:	4b06      	ldr	r3, [pc, #24]	; (8007794 <MX_LCD_Init+0x68>)
 800777a:	2200      	movs	r2, #0
 800777c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800777e:	4805      	ldr	r0, [pc, #20]	; (8007794 <MX_LCD_Init+0x68>)
 8007780:	f7f9 fe0a 	bl	8001398 <HAL_LCD_Init>
 8007784:	4603      	mov	r3, r0
 8007786:	2b00      	cmp	r3, #0
 8007788:	d001      	beq.n	800778e <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800778a:	f000 f999 	bl	8007ac0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800778e:	bf00      	nop
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	200002b4 	.word	0x200002b4
 8007798:	40002400 	.word	0x40002400

0800779c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80077a0:	4b1b      	ldr	r3, [pc, #108]	; (8007810 <MX_SPI1_Init+0x74>)
 80077a2:	4a1c      	ldr	r2, [pc, #112]	; (8007814 <MX_SPI1_Init+0x78>)
 80077a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80077a6:	4b1a      	ldr	r3, [pc, #104]	; (8007810 <MX_SPI1_Init+0x74>)
 80077a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80077ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80077ae:	4b18      	ldr	r3, [pc, #96]	; (8007810 <MX_SPI1_Init+0x74>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80077b4:	4b16      	ldr	r3, [pc, #88]	; (8007810 <MX_SPI1_Init+0x74>)
 80077b6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80077ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80077bc:	4b14      	ldr	r3, [pc, #80]	; (8007810 <MX_SPI1_Init+0x74>)
 80077be:	2200      	movs	r2, #0
 80077c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80077c2:	4b13      	ldr	r3, [pc, #76]	; (8007810 <MX_SPI1_Init+0x74>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80077c8:	4b11      	ldr	r3, [pc, #68]	; (8007810 <MX_SPI1_Init+0x74>)
 80077ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80077d0:	4b0f      	ldr	r3, [pc, #60]	; (8007810 <MX_SPI1_Init+0x74>)
 80077d2:	2208      	movs	r2, #8
 80077d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80077d6:	4b0e      	ldr	r3, [pc, #56]	; (8007810 <MX_SPI1_Init+0x74>)
 80077d8:	2200      	movs	r2, #0
 80077da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80077dc:	4b0c      	ldr	r3, [pc, #48]	; (8007810 <MX_SPI1_Init+0x74>)
 80077de:	2200      	movs	r2, #0
 80077e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077e2:	4b0b      	ldr	r3, [pc, #44]	; (8007810 <MX_SPI1_Init+0x74>)
 80077e4:	2200      	movs	r2, #0
 80077e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80077e8:	4b09      	ldr	r3, [pc, #36]	; (8007810 <MX_SPI1_Init+0x74>)
 80077ea:	2207      	movs	r2, #7
 80077ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80077ee:	4b08      	ldr	r3, [pc, #32]	; (8007810 <MX_SPI1_Init+0x74>)
 80077f0:	2200      	movs	r2, #0
 80077f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80077f4:	4b06      	ldr	r3, [pc, #24]	; (8007810 <MX_SPI1_Init+0x74>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80077fa:	4805      	ldr	r0, [pc, #20]	; (8007810 <MX_SPI1_Init+0x74>)
 80077fc:	f7fb fa60 	bl	8002cc0 <HAL_SPI_Init>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d001      	beq.n	800780a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8007806:	f000 f95b 	bl	8007ac0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800780a:	bf00      	nop
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	20000370 	.word	0x20000370
 8007814:	40013000 	.word	0x40013000

08007818 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800781c:	4b10      	ldr	r3, [pc, #64]	; (8007860 <MX_TIM16_Init+0x48>)
 800781e:	4a11      	ldr	r2, [pc, #68]	; (8007864 <MX_TIM16_Init+0x4c>)
 8007820:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 7999;
 8007822:	4b0f      	ldr	r3, [pc, #60]	; (8007860 <MX_TIM16_Init+0x48>)
 8007824:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8007828:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800782a:	4b0d      	ldr	r3, [pc, #52]	; (8007860 <MX_TIM16_Init+0x48>)
 800782c:	2200      	movs	r2, #0
 800782e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 4999;
 8007830:	4b0b      	ldr	r3, [pc, #44]	; (8007860 <MX_TIM16_Init+0x48>)
 8007832:	f241 3287 	movw	r2, #4999	; 0x1387
 8007836:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007838:	4b09      	ldr	r3, [pc, #36]	; (8007860 <MX_TIM16_Init+0x48>)
 800783a:	2200      	movs	r2, #0
 800783c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800783e:	4b08      	ldr	r3, [pc, #32]	; (8007860 <MX_TIM16_Init+0x48>)
 8007840:	2200      	movs	r2, #0
 8007842:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007844:	4b06      	ldr	r3, [pc, #24]	; (8007860 <MX_TIM16_Init+0x48>)
 8007846:	2200      	movs	r2, #0
 8007848:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800784a:	4805      	ldr	r0, [pc, #20]	; (8007860 <MX_TIM16_Init+0x48>)
 800784c:	f7fc f8d8 	bl	8003a00 <HAL_TIM_Base_Init>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8007856:	f000 f933 	bl	8007ac0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800785a:	bf00      	nop
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	20000454 	.word	0x20000454
 8007864:	40014400 	.word	0x40014400

08007868 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800786c:	4b14      	ldr	r3, [pc, #80]	; (80078c0 <MX_UART4_Init+0x58>)
 800786e:	4a15      	ldr	r2, [pc, #84]	; (80078c4 <MX_UART4_Init+0x5c>)
 8007870:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8007872:	4b13      	ldr	r3, [pc, #76]	; (80078c0 <MX_UART4_Init+0x58>)
 8007874:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007878:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800787a:	4b11      	ldr	r3, [pc, #68]	; (80078c0 <MX_UART4_Init+0x58>)
 800787c:	2200      	movs	r2, #0
 800787e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8007880:	4b0f      	ldr	r3, [pc, #60]	; (80078c0 <MX_UART4_Init+0x58>)
 8007882:	2200      	movs	r2, #0
 8007884:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8007886:	4b0e      	ldr	r3, [pc, #56]	; (80078c0 <MX_UART4_Init+0x58>)
 8007888:	2200      	movs	r2, #0
 800788a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800788c:	4b0c      	ldr	r3, [pc, #48]	; (80078c0 <MX_UART4_Init+0x58>)
 800788e:	220c      	movs	r2, #12
 8007890:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007892:	4b0b      	ldr	r3, [pc, #44]	; (80078c0 <MX_UART4_Init+0x58>)
 8007894:	2200      	movs	r2, #0
 8007896:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8007898:	4b09      	ldr	r3, [pc, #36]	; (80078c0 <MX_UART4_Init+0x58>)
 800789a:	2200      	movs	r2, #0
 800789c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800789e:	4b08      	ldr	r3, [pc, #32]	; (80078c0 <MX_UART4_Init+0x58>)
 80078a0:	2200      	movs	r2, #0
 80078a2:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80078a4:	4b06      	ldr	r3, [pc, #24]	; (80078c0 <MX_UART4_Init+0x58>)
 80078a6:	2200      	movs	r2, #0
 80078a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80078aa:	4805      	ldr	r0, [pc, #20]	; (80078c0 <MX_UART4_Init+0x58>)
 80078ac:	f7fc fafe 	bl	8003eac <HAL_UART_Init>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d001      	beq.n	80078ba <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80078b6:	f000 f903 	bl	8007ac0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80078ba:	bf00      	nop
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	200002f0 	.word	0x200002f0
 80078c4:	40004c00 	.word	0x40004c00

080078c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80078cc:	4b14      	ldr	r3, [pc, #80]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078ce:	4a15      	ldr	r2, [pc, #84]	; (8007924 <MX_USART2_UART_Init+0x5c>)
 80078d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80078d2:	4b13      	ldr	r3, [pc, #76]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80078d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80078da:	4b11      	ldr	r3, [pc, #68]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078dc:	2200      	movs	r2, #0
 80078de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80078e0:	4b0f      	ldr	r3, [pc, #60]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80078e6:	4b0e      	ldr	r3, [pc, #56]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80078ec:	4b0c      	ldr	r3, [pc, #48]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078ee:	220c      	movs	r2, #12
 80078f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80078f2:	4b0b      	ldr	r3, [pc, #44]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078f4:	2200      	movs	r2, #0
 80078f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80078f8:	4b09      	ldr	r3, [pc, #36]	; (8007920 <MX_USART2_UART_Init+0x58>)
 80078fa:	2200      	movs	r2, #0
 80078fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80078fe:	4b08      	ldr	r3, [pc, #32]	; (8007920 <MX_USART2_UART_Init+0x58>)
 8007900:	2200      	movs	r2, #0
 8007902:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007904:	4b06      	ldr	r3, [pc, #24]	; (8007920 <MX_USART2_UART_Init+0x58>)
 8007906:	2200      	movs	r2, #0
 8007908:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800790a:	4805      	ldr	r0, [pc, #20]	; (8007920 <MX_USART2_UART_Init+0x58>)
 800790c:	f7fc face 	bl	8003eac <HAL_UART_Init>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d001      	beq.n	800791a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8007916:	f000 f8d3 	bl	8007ac0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800791a:	bf00      	nop
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	200003d4 	.word	0x200003d4
 8007924:	40004400 	.word	0x40004400

08007928 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800792e:	4b0c      	ldr	r3, [pc, #48]	; (8007960 <MX_DMA_Init+0x38>)
 8007930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007932:	4a0b      	ldr	r2, [pc, #44]	; (8007960 <MX_DMA_Init+0x38>)
 8007934:	f043 0302 	orr.w	r3, r3, #2
 8007938:	6493      	str	r3, [r2, #72]	; 0x48
 800793a:	4b09      	ldr	r3, [pc, #36]	; (8007960 <MX_DMA_Init+0x38>)
 800793c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800793e:	f003 0302 	and.w	r3, r3, #2
 8007942:	607b      	str	r3, [r7, #4]
 8007944:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8007946:	2200      	movs	r2, #0
 8007948:	2100      	movs	r1, #0
 800794a:	203c      	movs	r0, #60	; 0x3c
 800794c:	f7f8 ff85 	bl	800085a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8007950:	203c      	movs	r0, #60	; 0x3c
 8007952:	f7f8 ff9e 	bl	8000892 <HAL_NVIC_EnableIRQ>

}
 8007956:	bf00      	nop
 8007958:	3708      	adds	r7, #8
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	40021000 	.word	0x40021000

08007964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b08a      	sub	sp, #40	; 0x28
 8007968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800796a:	f107 0314 	add.w	r3, r7, #20
 800796e:	2200      	movs	r2, #0
 8007970:	601a      	str	r2, [r3, #0]
 8007972:	605a      	str	r2, [r3, #4]
 8007974:	609a      	str	r2, [r3, #8]
 8007976:	60da      	str	r2, [r3, #12]
 8007978:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800797a:	4b34      	ldr	r3, [pc, #208]	; (8007a4c <MX_GPIO_Init+0xe8>)
 800797c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800797e:	4a33      	ldr	r2, [pc, #204]	; (8007a4c <MX_GPIO_Init+0xe8>)
 8007980:	f043 0304 	orr.w	r3, r3, #4
 8007984:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007986:	4b31      	ldr	r3, [pc, #196]	; (8007a4c <MX_GPIO_Init+0xe8>)
 8007988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800798a:	f003 0304 	and.w	r3, r3, #4
 800798e:	613b      	str	r3, [r7, #16]
 8007990:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007992:	4b2e      	ldr	r3, [pc, #184]	; (8007a4c <MX_GPIO_Init+0xe8>)
 8007994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007996:	4a2d      	ldr	r2, [pc, #180]	; (8007a4c <MX_GPIO_Init+0xe8>)
 8007998:	f043 0301 	orr.w	r3, r3, #1
 800799c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800799e:	4b2b      	ldr	r3, [pc, #172]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079a2:	f003 0301 	and.w	r3, r3, #1
 80079a6:	60fb      	str	r3, [r7, #12]
 80079a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80079aa:	4b28      	ldr	r3, [pc, #160]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ae:	4a27      	ldr	r2, [pc, #156]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079b0:	f043 0302 	orr.w	r3, r3, #2
 80079b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079b6:	4b25      	ldr	r3, [pc, #148]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ba:	f003 0302 	and.w	r3, r3, #2
 80079be:	60bb      	str	r3, [r7, #8]
 80079c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80079c2:	4b22      	ldr	r3, [pc, #136]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079c6:	4a21      	ldr	r2, [pc, #132]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079c8:	f043 0310 	orr.w	r3, r3, #16
 80079cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079ce:	4b1f      	ldr	r3, [pc, #124]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079d2:	f003 0310 	and.w	r3, r3, #16
 80079d6:	607b      	str	r3, [r7, #4]
 80079d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80079da:	4b1c      	ldr	r3, [pc, #112]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079de:	4a1b      	ldr	r2, [pc, #108]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079e0:	f043 0308 	orr.w	r3, r3, #8
 80079e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079e6:	4b19      	ldr	r3, [pc, #100]	; (8007a4c <MX_GPIO_Init+0xe8>)
 80079e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ea:	f003 0308 	and.w	r3, r3, #8
 80079ee:	603b      	str	r3, [r7, #0]
 80079f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80079f2:	2200      	movs	r2, #0
 80079f4:	2104      	movs	r1, #4
 80079f6:	4816      	ldr	r0, [pc, #88]	; (8007a50 <MX_GPIO_Init+0xec>)
 80079f8:	f7f9 fb90 	bl	800111c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RST_Pin|CS_Pin, GPIO_PIN_RESET);
 80079fc:	2200      	movs	r2, #0
 80079fe:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8007a02:	4814      	ldr	r0, [pc, #80]	; (8007a54 <MX_GPIO_Init+0xf0>)
 8007a04:	f7f9 fb8a 	bl	800111c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007a08:	2304      	movs	r3, #4
 8007a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a10:	2300      	movs	r3, #0
 8007a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a14:	2300      	movs	r3, #0
 8007a16:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a18:	f107 0314 	add.w	r3, r7, #20
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	480c      	ldr	r0, [pc, #48]	; (8007a50 <MX_GPIO_Init+0xec>)
 8007a20:	f7f9 f9d4 	bl	8000dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin;
 8007a24:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007a32:	2300      	movs	r3, #0
 8007a34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007a36:	f107 0314 	add.w	r3, r7, #20
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	4805      	ldr	r0, [pc, #20]	; (8007a54 <MX_GPIO_Init+0xf0>)
 8007a3e:	f7f9 f9c5 	bl	8000dcc <HAL_GPIO_Init>

}
 8007a42:	bf00      	nop
 8007a44:	3728      	adds	r7, #40	; 0x28
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	40021000 	.word	0x40021000
 8007a50:	48000400 	.word	0x48000400
 8007a54:	48001000 	.word	0x48001000

08007a58 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 8007a60:	4808      	ldr	r0, [pc, #32]	; (8007a84 <HAL_UART_RxCpltCallback+0x2c>)
 8007a62:	f002 f8f7 	bl	8009c54 <puts>
	if (huart == qr_huart) {
 8007a66:	4b08      	ldr	r3, [pc, #32]	; (8007a88 <HAL_UART_RxCpltCallback+0x30>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d105      	bne.n	8007a7c <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 8007a70:	4806      	ldr	r0, [pc, #24]	; (8007a8c <HAL_UART_RxCpltCallback+0x34>)
 8007a72:	f002 f8ef 	bl	8009c54 <puts>
		qr_scan_pending = 1;
 8007a76:	4b06      	ldr	r3, [pc, #24]	; (8007a90 <HAL_UART_RxCpltCallback+0x38>)
 8007a78:	2201      	movs	r2, #1
 8007a7a:	601a      	str	r2, [r3, #0]
	}
}
 8007a7c:	bf00      	nop
 8007a7e:	3708      	adds	r7, #8
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	0800b1a0 	.word	0x0800b1a0
 8007a88:	20000498 	.word	0x20000498
 8007a8c:	0800b1b4 	.word	0x0800b1b4
 8007a90:	20000494 	.word	0x20000494

08007a94 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b082      	sub	sp, #8
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
	if (htim == &htim16 ) {
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a06      	ldr	r2, [pc, #24]	; (8007ab8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d104      	bne.n	8007aae <HAL_TIM_PeriodElapsedCallback+0x1a>
		printf("GETTING STATUS\r\n");
 8007aa4:	4805      	ldr	r0, [pc, #20]	; (8007abc <HAL_TIM_PeriodElapsedCallback+0x28>)
 8007aa6:	f002 f8d5 	bl	8009c54 <puts>
		get_status();
 8007aaa:	f001 ff23 	bl	80098f4 <get_status>
	}
}
 8007aae:	bf00      	nop
 8007ab0:	3708      	adds	r7, #8
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20000454 	.word	0x20000454
 8007abc:	0800b1bc 	.word	0x0800b1bc

08007ac0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007ac4:	bf00      	nop
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
	...

08007ad0 <qr_scan_received>:
	qr_huart = huart;
	qr_scan_pending = 0;
}

// set a flag to call this in RxComplete callback. DO NOT CALL IT FROM THE CALLBACK.
void qr_scan_received(void) {
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b084      	sub	sp, #16
 8007ad4:	af00      	add	r7, sp, #0
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 8007ad6:	491c      	ldr	r1, [pc, #112]	; (8007b48 <qr_scan_received+0x78>)
 8007ad8:	481c      	ldr	r0, [pc, #112]	; (8007b4c <qr_scan_received+0x7c>)
 8007ada:	f002 f847 	bl	8009b6c <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]
 8007ae2:	e00a      	b.n	8007afa <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 8007ae4:	4a18      	ldr	r2, [pc, #96]	; (8007b48 <qr_scan_received+0x78>)
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	4413      	add	r3, r2
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	4619      	mov	r1, r3
 8007aee:	4818      	ldr	r0, [pc, #96]	; (8007b50 <qr_scan_received+0x80>)
 8007af0:	f002 f83c 	bl	8009b6c <iprintf>
	for (i=0; i<8; ++i) {
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	3301      	adds	r3, #1
 8007af8:	60fb      	str	r3, [r7, #12]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2b07      	cmp	r3, #7
 8007afe:	ddf1      	ble.n	8007ae4 <qr_scan_received+0x14>
	}
	printf("\r\n");
 8007b00:	4814      	ldr	r0, [pc, #80]	; (8007b54 <qr_scan_received+0x84>)
 8007b02:	f002 f8a7 	bl	8009c54 <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 8007b06:	4a10      	ldr	r2, [pc, #64]	; (8007b48 <qr_scan_received+0x78>)
 8007b08:	463b      	mov	r3, r7
 8007b0a:	6810      	ldr	r0, [r2, #0]
 8007b0c:	6851      	ldr	r1, [r2, #4]
 8007b0e:	c303      	stmia	r3!, {r0, r1}
 8007b10:	7a12      	ldrb	r2, [r2, #8]
 8007b12:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 8007b14:	4b10      	ldr	r3, [pc, #64]	; (8007b58 <qr_scan_received+0x88>)
 8007b16:	2200      	movs	r2, #0
 8007b18:	601a      	str	r2, [r3, #0]
	send_qr_scan(qr_to_send);
 8007b1a:	463b      	mov	r3, r7
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f000 f821 	bl	8007b64 <send_qr_scan>
	BSP_LCD_GLASS_DisplayString("DONE");
 8007b22:	480e      	ldr	r0, [pc, #56]	; (8007b5c <qr_scan_received+0x8c>)
 8007b24:	f000 f954 	bl	8007dd0 <BSP_LCD_GLASS_DisplayString>
	memset(qr_buf, 0, QR_SIZE);
 8007b28:	2209      	movs	r2, #9
 8007b2a:	2100      	movs	r1, #0
 8007b2c:	4806      	ldr	r0, [pc, #24]	; (8007b48 <qr_scan_received+0x78>)
 8007b2e:	f001 ff6c 	bl	8009a0a <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 8007b32:	4b0b      	ldr	r3, [pc, #44]	; (8007b60 <qr_scan_received+0x90>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2209      	movs	r2, #9
 8007b38:	4903      	ldr	r1, [pc, #12]	; (8007b48 <qr_scan_received+0x78>)
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7fc fb64 	bl	8004208 <HAL_UART_Receive_IT>
}
 8007b40:	bf00      	nop
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	2000049c 	.word	0x2000049c
 8007b4c:	0800b1cc 	.word	0x0800b1cc
 8007b50:	0800b1e0 	.word	0x0800b1e0
 8007b54:	0800b1e4 	.word	0x0800b1e4
 8007b58:	20000494 	.word	0x20000494
 8007b5c:	0800b1e8 	.word	0x0800b1e8
 8007b60:	20000498 	.word	0x20000498

08007b64 <send_qr_scan>:

// sets up and sends get request with qr code
void send_qr_scan(char* qr_code) {
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b0ae      	sub	sp, #184	; 0xb8
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 8007b6c:	f107 0308 	add.w	r3, r7, #8
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	4913      	ldr	r1, [pc, #76]	; (8007bc0 <send_qr_scan+0x5c>)
 8007b74:	4618      	mov	r0, r3
 8007b76:	f002 f935 	bl	8009de4 <siprintf>
	printf("url_str: %s\r\n\r\n", url_str);
 8007b7a:	f107 0308 	add.w	r3, r7, #8
 8007b7e:	4619      	mov	r1, r3
 8007b80:	4810      	ldr	r0, [pc, #64]	; (8007bc4 <send_qr_scan+0x60>)
 8007b82:	f001 fff3 	bl	8009b6c <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 8007b86:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8007b8a:	f107 0308 	add.w	r3, r7, #8
 8007b8e:	2255      	movs	r2, #85	; 0x55
 8007b90:	4618      	mov	r0, r3
 8007b92:	f001 f987 	bl	8008ea4 <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 8007b96:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	480a      	ldr	r0, [pc, #40]	; (8007bc8 <send_qr_scan+0x64>)
 8007b9e:	f001 ffe5 	bl	8009b6c <iprintf>
	BSP_LCD_GLASS_DisplayString("WIFI");
 8007ba2:	480a      	ldr	r0, [pc, #40]	; (8007bcc <send_qr_scan+0x68>)
 8007ba4:	f000 f914 	bl	8007dd0 <BSP_LCD_GLASS_DisplayString>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 8007ba8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007bac:	2255      	movs	r2, #85	; 0x55
 8007bae:	4619      	mov	r1, r3
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	f001 fbd3 	bl	800935c <new_message>
}
 8007bb6:	bf00      	nop
 8007bb8:	37b8      	adds	r7, #184	; 0xb8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}
 8007bbe:	bf00      	nop
 8007bc0:	0800b1f0 	.word	0x0800b1f0
 8007bc4:	0800b240 	.word	0x0800b240
 8007bc8:	0800b250 	.word	0x0800b250
 8007bcc:	0800b25c 	.word	0x0800b25c

08007bd0 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b082      	sub	sp, #8
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8007bd8:	4a07      	ldr	r2, [pc, #28]	; (8007bf8 <RetargetInit+0x28>)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8007bde:	4b07      	ldr	r3, [pc, #28]	; (8007bfc <RetargetInit+0x2c>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	6898      	ldr	r0, [r3, #8]
 8007be4:	2300      	movs	r3, #0
 8007be6:	2202      	movs	r2, #2
 8007be8:	2100      	movs	r1, #0
 8007bea:	f002 f84d 	bl	8009c88 <setvbuf>
}
 8007bee:	bf00      	nop
 8007bf0:	3708      	adds	r7, #8
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	200004a8 	.word	0x200004a8
 8007bfc:	2000000c 	.word	0x2000000c

08007c00 <_isatty>:

int _isatty(int fd) {
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	db04      	blt.n	8007c18 <_isatty+0x18>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2b02      	cmp	r3, #2
 8007c12:	dc01      	bgt.n	8007c18 <_isatty+0x18>
    return 1;
 8007c14:	2301      	movs	r3, #1
 8007c16:	e005      	b.n	8007c24 <_isatty+0x24>

  errno = EBADF;
 8007c18:	f001 feb0 	bl	800997c <__errno>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	2309      	movs	r3, #9
 8007c20:	6013      	str	r3, [r2, #0]
  return 0;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3708      	adds	r7, #8
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <_write>:

int _write(int fd, char* ptr, int len) {
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b086      	sub	sp, #24
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	60b9      	str	r1, [r7, #8]
 8007c36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d002      	beq.n	8007c44 <_write+0x18>
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d111      	bne.n	8007c68 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8007c44:	4b0e      	ldr	r3, [pc, #56]	; (8007c80 <_write+0x54>)
 8007c46:	6818      	ldr	r0, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c50:	68b9      	ldr	r1, [r7, #8]
 8007c52:	f7fc f979 	bl	8003f48 <HAL_UART_Transmit>
 8007c56:	4603      	mov	r3, r0
 8007c58:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8007c5a:	7dfb      	ldrb	r3, [r7, #23]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d101      	bne.n	8007c64 <_write+0x38>
      return len;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	e008      	b.n	8007c76 <_write+0x4a>
    else
      return EIO;
 8007c64:	2305      	movs	r3, #5
 8007c66:	e006      	b.n	8007c76 <_write+0x4a>
  }
  errno = EBADF;
 8007c68:	f001 fe88 	bl	800997c <__errno>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	2309      	movs	r3, #9
 8007c70:	6013      	str	r3, [r2, #0]
  return -1;
 8007c72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3718      	adds	r7, #24
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	200004a8 	.word	0x200004a8

08007c84 <_close>:

int _close(int fd) {
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b082      	sub	sp, #8
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	db04      	blt.n	8007c9c <_close+0x18>
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b02      	cmp	r3, #2
 8007c96:	dc01      	bgt.n	8007c9c <_close+0x18>
    return 0;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	e006      	b.n	8007caa <_close+0x26>

  errno = EBADF;
 8007c9c:	f001 fe6e 	bl	800997c <__errno>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	2309      	movs	r3, #9
 8007ca4:	6013      	str	r3, [r2, #0]
  return -1;
 8007ca6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3708      	adds	r7, #8
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b084      	sub	sp, #16
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	60f8      	str	r0, [r7, #12]
 8007cba:	60b9      	str	r1, [r7, #8]
 8007cbc:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8007cbe:	f001 fe5d 	bl	800997c <__errno>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	2309      	movs	r3, #9
 8007cc6:	6013      	str	r3, [r2, #0]
  return -1;
 8007cc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <_read>:

int _read(int fd, char* ptr, int len) {
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b086      	sub	sp, #24
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	60f8      	str	r0, [r7, #12]
 8007cdc:	60b9      	str	r1, [r7, #8]
 8007cde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d110      	bne.n	8007d08 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8007ce6:	4b0e      	ldr	r3, [pc, #56]	; (8007d20 <_read+0x4c>)
 8007ce8:	6818      	ldr	r0, [r3, #0]
 8007cea:	f04f 33ff 	mov.w	r3, #4294967295
 8007cee:	2201      	movs	r2, #1
 8007cf0:	68b9      	ldr	r1, [r7, #8]
 8007cf2:	f7fc f9bc 	bl	800406e <HAL_UART_Receive>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8007cfa:	7dfb      	ldrb	r3, [r7, #23]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d101      	bne.n	8007d04 <_read+0x30>
      return 1;
 8007d00:	2301      	movs	r3, #1
 8007d02:	e008      	b.n	8007d16 <_read+0x42>
    else
      return EIO;
 8007d04:	2305      	movs	r3, #5
 8007d06:	e006      	b.n	8007d16 <_read+0x42>
  }
  errno = EBADF;
 8007d08:	f001 fe38 	bl	800997c <__errno>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	2309      	movs	r3, #9
 8007d10:	6013      	str	r3, [r2, #0]
  return -1;
 8007d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3718      	adds	r7, #24
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	bf00      	nop
 8007d20:	200004a8 	.word	0x200004a8

08007d24 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
 8007d2c:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	db08      	blt.n	8007d46 <_fstat+0x22>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b02      	cmp	r3, #2
 8007d38:	dc05      	bgt.n	8007d46 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007d40:	605a      	str	r2, [r3, #4]
    return 0;
 8007d42:	2300      	movs	r3, #0
 8007d44:	e005      	b.n	8007d52 <_fstat+0x2e>
  }

  errno = EBADF;
 8007d46:	f001 fe19 	bl	800997c <__errno>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	2309      	movs	r3, #9
 8007d4e:	6013      	str	r3, [r2, #0]
  return 0;
 8007d50:	2300      	movs	r3, #0
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3708      	adds	r7, #8
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8007d60:	4b19      	ldr	r3, [pc, #100]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d62:	4a1a      	ldr	r2, [pc, #104]	; (8007dcc <BSP_LCD_GLASS_Init+0x70>)
 8007d64:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8007d66:	4b18      	ldr	r3, [pc, #96]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d68:	2200      	movs	r2, #0
 8007d6a:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8007d6c:	4b16      	ldr	r3, [pc, #88]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d6e:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007d72:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8007d74:	4b14      	ldr	r3, [pc, #80]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d76:	220c      	movs	r2, #12
 8007d78:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8007d7a:	4b13      	ldr	r3, [pc, #76]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d7c:	2240      	movs	r2, #64	; 0x40
 8007d7e:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8007d80:	4b11      	ldr	r3, [pc, #68]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d82:	2200      	movs	r2, #0
 8007d84:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8007d86:	4b10      	ldr	r3, [pc, #64]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d88:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8007d8c:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8007d8e:	4b0e      	ldr	r3, [pc, #56]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d90:	2200      	movs	r2, #0
 8007d92:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8007d94:	4b0c      	ldr	r3, [pc, #48]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d96:	2240      	movs	r2, #64	; 0x40
 8007d98:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8007d9a:	4b0b      	ldr	r3, [pc, #44]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8007da0:	4b09      	ldr	r3, [pc, #36]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007da2:	2200      	movs	r2, #0
 8007da4:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8007da6:	4b08      	ldr	r3, [pc, #32]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007da8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8007dac:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8007dae:	4b06      	ldr	r3, [pc, #24]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007db0:	2200      	movs	r2, #0
 8007db2:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8007db4:	4804      	ldr	r0, [pc, #16]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007db6:	f000 f843 	bl	8007e40 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8007dba:	4803      	ldr	r0, [pc, #12]	; (8007dc8 <BSP_LCD_GLASS_Init+0x6c>)
 8007dbc:	f7f9 faec 	bl	8001398 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8007dc0:	f000 f834 	bl	8007e2c <BSP_LCD_GLASS_Clear>
}
 8007dc4:	bf00      	nop
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	200004bc 	.word	0x200004bc
 8007dcc:	40002400 	.word	0x40002400

08007dd0 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8007ddc:	e00b      	b.n	8007df6 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8007dde:	7bfb      	ldrb	r3, [r7, #15]
 8007de0:	2200      	movs	r2, #0
 8007de2:	2100      	movs	r1, #0
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 f9bb 	bl	8008160 <WriteChar>

    /* Point on the next character */
    ptr++;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	3301      	adds	r3, #1
 8007dee:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8007df0:	7bfb      	ldrb	r3, [r7, #15]
 8007df2:	3301      	adds	r3, #1
 8007df4:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	bf14      	ite	ne
 8007dfe:	2301      	movne	r3, #1
 8007e00:	2300      	moveq	r3, #0
 8007e02:	b2da      	uxtb	r2, r3
 8007e04:	7bfb      	ldrb	r3, [r7, #15]
 8007e06:	2b05      	cmp	r3, #5
 8007e08:	bf94      	ite	ls
 8007e0a:	2301      	movls	r3, #1
 8007e0c:	2300      	movhi	r3, #0
 8007e0e:	b2db      	uxtb	r3, r3
 8007e10:	4013      	ands	r3, r2
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d1e2      	bne.n	8007dde <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8007e18:	4803      	ldr	r0, [pc, #12]	; (8007e28 <BSP_LCD_GLASS_DisplayString+0x58>)
 8007e1a:	f7f9 fc2e 	bl	800167a <HAL_LCD_UpdateDisplayRequest>
}
 8007e1e:	bf00      	nop
 8007e20:	3710      	adds	r7, #16
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bd80      	pop	{r7, pc}
 8007e26:	bf00      	nop
 8007e28:	200004bc 	.word	0x200004bc

08007e2c <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 8007e30:	4802      	ldr	r0, [pc, #8]	; (8007e3c <BSP_LCD_GLASS_Clear+0x10>)
 8007e32:	f7f9 fbcc 	bl	80015ce <HAL_LCD_Clear>
}
 8007e36:	bf00      	nop
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	200004bc 	.word	0x200004bc

08007e40 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b0c0      	sub	sp, #256	; 0x100
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8007e48:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	605a      	str	r2, [r3, #4]
 8007e52:	609a      	str	r2, [r3, #8]
 8007e54:	60da      	str	r2, [r3, #12]
 8007e56:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8007e58:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8007e5c:	2244      	movs	r2, #68	; 0x44
 8007e5e:	2100      	movs	r1, #0
 8007e60:	4618      	mov	r0, r3
 8007e62:	f001 fdd2 	bl	8009a0a <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8007e66:	f107 0320 	add.w	r3, r7, #32
 8007e6a:	2288      	movs	r2, #136	; 0x88
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f001 fdcb 	bl	8009a0a <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8007e74:	4b51      	ldr	r3, [pc, #324]	; (8007fbc <LCD_MspInit+0x17c>)
 8007e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e78:	4a50      	ldr	r2, [pc, #320]	; (8007fbc <LCD_MspInit+0x17c>)
 8007e7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e7e:	6593      	str	r3, [r2, #88]	; 0x58
 8007e80:	4b4e      	ldr	r3, [pc, #312]	; (8007fbc <LCD_MspInit+0x17c>)
 8007e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e88:	61fb      	str	r3, [r7, #28]
 8007e8a:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8007e8c:	2304      	movs	r3, #4
 8007e8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 8007e92:	2300      	movs	r3, #0
 8007e94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8007e9e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f7f9 fca8 	bl	80017f8 <HAL_RCC_OscConfig>
 8007ea8:	4603      	mov	r3, r0
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d000      	beq.n	8007eb0 <LCD_MspInit+0x70>
  { 
    while(1);
 8007eae:	e7fe      	b.n	8007eae <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8007eb0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007eb4:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007eba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8007ebe:	f107 0320 	add.w	r3, r7, #32
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	f7fa fa4c 	bl	8002360 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007ec8:	4b3c      	ldr	r3, [pc, #240]	; (8007fbc <LCD_MspInit+0x17c>)
 8007eca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ecc:	4a3b      	ldr	r2, [pc, #236]	; (8007fbc <LCD_MspInit+0x17c>)
 8007ece:	f043 0301 	orr.w	r3, r3, #1
 8007ed2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007ed4:	4b39      	ldr	r3, [pc, #228]	; (8007fbc <LCD_MspInit+0x17c>)
 8007ed6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ed8:	f003 0301 	and.w	r3, r3, #1
 8007edc:	61bb      	str	r3, [r7, #24]
 8007ede:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007ee0:	4b36      	ldr	r3, [pc, #216]	; (8007fbc <LCD_MspInit+0x17c>)
 8007ee2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ee4:	4a35      	ldr	r2, [pc, #212]	; (8007fbc <LCD_MspInit+0x17c>)
 8007ee6:	f043 0302 	orr.w	r3, r3, #2
 8007eea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007eec:	4b33      	ldr	r3, [pc, #204]	; (8007fbc <LCD_MspInit+0x17c>)
 8007eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007ef0:	f003 0302 	and.w	r3, r3, #2
 8007ef4:	617b      	str	r3, [r7, #20]
 8007ef6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ef8:	4b30      	ldr	r3, [pc, #192]	; (8007fbc <LCD_MspInit+0x17c>)
 8007efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007efc:	4a2f      	ldr	r2, [pc, #188]	; (8007fbc <LCD_MspInit+0x17c>)
 8007efe:	f043 0304 	orr.w	r3, r3, #4
 8007f02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f04:	4b2d      	ldr	r3, [pc, #180]	; (8007fbc <LCD_MspInit+0x17c>)
 8007f06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	613b      	str	r3, [r7, #16]
 8007f0e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007f10:	4b2a      	ldr	r3, [pc, #168]	; (8007fbc <LCD_MspInit+0x17c>)
 8007f12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f14:	4a29      	ldr	r2, [pc, #164]	; (8007fbc <LCD_MspInit+0x17c>)
 8007f16:	f043 0308 	orr.w	r3, r3, #8
 8007f1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007f1c:	4b27      	ldr	r3, [pc, #156]	; (8007fbc <LCD_MspInit+0x17c>)
 8007f1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f20:	f003 0308 	and.w	r3, r3, #8
 8007f24:	60fb      	str	r3, [r7, #12]
 8007f26:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8007f28:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8007f2c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8007f30:	2302      	movs	r3, #2
 8007f32:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8007f36:	2300      	movs	r3, #0
 8007f38:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8007f3c:	2303      	movs	r3, #3
 8007f3e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8007f42:	230b      	movs	r3, #11
 8007f44:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8007f48:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007f52:	f7f8 ff3b 	bl	8000dcc <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8007f56:	f24f 2333 	movw	r3, #62003	; 0xf233
 8007f5a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8007f5e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007f62:	4619      	mov	r1, r3
 8007f64:	4816      	ldr	r0, [pc, #88]	; (8007fc0 <LCD_MspInit+0x180>)
 8007f66:	f7f8 ff31 	bl	8000dcc <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8007f6a:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8007f6e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8007f72:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007f76:	4619      	mov	r1, r3
 8007f78:	4812      	ldr	r0, [pc, #72]	; (8007fc4 <LCD_MspInit+0x184>)
 8007f7a:	f7f8 ff27 	bl	8000dcc <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8007f7e:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8007f82:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8007f86:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	480e      	ldr	r0, [pc, #56]	; (8007fc8 <LCD_MspInit+0x188>)
 8007f8e:	f7f8 ff1d 	bl	8000dcc <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 8007f92:	2002      	movs	r0, #2
 8007f94:	f7f8 fb64 	bl	8000660 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8007f98:	4b08      	ldr	r3, [pc, #32]	; (8007fbc <LCD_MspInit+0x17c>)
 8007f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f9c:	4a07      	ldr	r2, [pc, #28]	; (8007fbc <LCD_MspInit+0x17c>)
 8007f9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007fa2:	6593      	str	r3, [r2, #88]	; 0x58
 8007fa4:	4b05      	ldr	r3, [pc, #20]	; (8007fbc <LCD_MspInit+0x17c>)
 8007fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fac:	60bb      	str	r3, [r7, #8]
 8007fae:	68bb      	ldr	r3, [r7, #8]
}
 8007fb0:	bf00      	nop
 8007fb2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	40021000 	.word	0x40021000
 8007fc0:	48000400 	.word	0x48000400
 8007fc4:	48000800 	.word	0x48000800
 8007fc8:	48000c00 	.word	0x48000c00

08007fcc <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	70fb      	strb	r3, [r7, #3]
 8007fd8:	4613      	mov	r3, r2
 8007fda:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	737b      	strb	r3, [r7, #13]
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	2b2f      	cmp	r3, #47	; 0x2f
 8007fee:	d04d      	beq.n	800808c <Convert+0xc0>
 8007ff0:	2b2f      	cmp	r3, #47	; 0x2f
 8007ff2:	dc11      	bgt.n	8008018 <Convert+0x4c>
 8007ff4:	2b29      	cmp	r3, #41	; 0x29
 8007ff6:	d02e      	beq.n	8008056 <Convert+0x8a>
 8007ff8:	2b29      	cmp	r3, #41	; 0x29
 8007ffa:	dc06      	bgt.n	800800a <Convert+0x3e>
 8007ffc:	2b25      	cmp	r3, #37	; 0x25
 8007ffe:	d04c      	beq.n	800809a <Convert+0xce>
 8008000:	2b28      	cmp	r3, #40	; 0x28
 8008002:	d025      	beq.n	8008050 <Convert+0x84>
 8008004:	2b20      	cmp	r3, #32
 8008006:	d01c      	beq.n	8008042 <Convert+0x76>
 8008008:	e057      	b.n	80080ba <Convert+0xee>
 800800a:	2b2b      	cmp	r3, #43	; 0x2b
 800800c:	d03a      	beq.n	8008084 <Convert+0xb8>
 800800e:	2b2b      	cmp	r3, #43	; 0x2b
 8008010:	db1a      	blt.n	8008048 <Convert+0x7c>
 8008012:	2b2d      	cmp	r3, #45	; 0x2d
 8008014:	d032      	beq.n	800807c <Convert+0xb0>
 8008016:	e050      	b.n	80080ba <Convert+0xee>
 8008018:	2b6d      	cmp	r3, #109	; 0x6d
 800801a:	d023      	beq.n	8008064 <Convert+0x98>
 800801c:	2b6d      	cmp	r3, #109	; 0x6d
 800801e:	dc04      	bgt.n	800802a <Convert+0x5e>
 8008020:	2b39      	cmp	r3, #57	; 0x39
 8008022:	dd42      	ble.n	80080aa <Convert+0xde>
 8008024:	2b64      	cmp	r3, #100	; 0x64
 8008026:	d019      	beq.n	800805c <Convert+0x90>
 8008028:	e047      	b.n	80080ba <Convert+0xee>
 800802a:	2bb0      	cmp	r3, #176	; 0xb0
 800802c:	d031      	beq.n	8008092 <Convert+0xc6>
 800802e:	2bb0      	cmp	r3, #176	; 0xb0
 8008030:	dc02      	bgt.n	8008038 <Convert+0x6c>
 8008032:	2b6e      	cmp	r3, #110	; 0x6e
 8008034:	d01a      	beq.n	800806c <Convert+0xa0>
 8008036:	e040      	b.n	80080ba <Convert+0xee>
 8008038:	2bb5      	cmp	r3, #181	; 0xb5
 800803a:	d01b      	beq.n	8008074 <Convert+0xa8>
 800803c:	2bff      	cmp	r3, #255	; 0xff
 800803e:	d030      	beq.n	80080a2 <Convert+0xd6>
 8008040:	e03b      	b.n	80080ba <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 8008042:	2300      	movs	r3, #0
 8008044:	81fb      	strh	r3, [r7, #14]
      break;
 8008046:	e057      	b.n	80080f8 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8008048:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 800804c:	81fb      	strh	r3, [r7, #14]
      break;
 800804e:	e053      	b.n	80080f8 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8008050:	2328      	movs	r3, #40	; 0x28
 8008052:	81fb      	strh	r3, [r7, #14]
      break;
 8008054:	e050      	b.n	80080f8 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8008056:	2311      	movs	r3, #17
 8008058:	81fb      	strh	r3, [r7, #14]
      break;
 800805a:	e04d      	b.n	80080f8 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 800805c:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8008060:	81fb      	strh	r3, [r7, #14]
      break;
 8008062:	e049      	b.n	80080f8 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8008064:	f24b 2310 	movw	r3, #45584	; 0xb210
 8008068:	81fb      	strh	r3, [r7, #14]
      break;
 800806a:	e045      	b.n	80080f8 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 800806c:	f242 2310 	movw	r3, #8720	; 0x2210
 8008070:	81fb      	strh	r3, [r7, #14]
      break;
 8008072:	e041      	b.n	80080f8 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8008074:	f246 0384 	movw	r3, #24708	; 0x6084
 8008078:	81fb      	strh	r3, [r7, #14]
      break;
 800807a:	e03d      	b.n	80080f8 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 800807c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8008080:	81fb      	strh	r3, [r7, #14]
      break;
 8008082:	e039      	b.n	80080f8 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8008084:	f24a 0314 	movw	r3, #40980	; 0xa014
 8008088:	81fb      	strh	r3, [r7, #14]
      break;
 800808a:	e035      	b.n	80080f8 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 800808c:	23c0      	movs	r3, #192	; 0xc0
 800808e:	81fb      	strh	r3, [r7, #14]
      break;  
 8008090:	e032      	b.n	80080f8 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 8008092:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8008096:	81fb      	strh	r3, [r7, #14]
      break;  
 8008098:	e02e      	b.n	80080f8 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 800809a:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800809e:	81fb      	strh	r3, [r7, #14]
      break;
 80080a0:	e02a      	b.n	80080f8 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80080a2:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80080a6:	81fb      	strh	r3, [r7, #14]
      break ;
 80080a8:	e026      	b.n	80080f8 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	3b30      	subs	r3, #48	; 0x30
 80080b0:	4a28      	ldr	r2, [pc, #160]	; (8008154 <Convert+0x188>)
 80080b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080b6:	81fb      	strh	r3, [r7, #14]
      break;
 80080b8:	e01e      	b.n	80080f8 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	781b      	ldrb	r3, [r3, #0]
 80080be:	2b5a      	cmp	r3, #90	; 0x5a
 80080c0:	d80a      	bhi.n	80080d8 <Convert+0x10c>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	781b      	ldrb	r3, [r3, #0]
 80080c6:	2b40      	cmp	r3, #64	; 0x40
 80080c8:	d906      	bls.n	80080d8 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	3b41      	subs	r3, #65	; 0x41
 80080d0:	4a21      	ldr	r2, [pc, #132]	; (8008158 <Convert+0x18c>)
 80080d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080d6:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	2b7a      	cmp	r3, #122	; 0x7a
 80080de:	d80a      	bhi.n	80080f6 <Convert+0x12a>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	2b60      	cmp	r3, #96	; 0x60
 80080e6:	d906      	bls.n	80080f6 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	3b61      	subs	r3, #97	; 0x61
 80080ee:	4a1a      	ldr	r2, [pc, #104]	; (8008158 <Convert+0x18c>)
 80080f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080f4:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80080f6:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80080f8:	78fb      	ldrb	r3, [r7, #3]
 80080fa:	2b01      	cmp	r3, #1
 80080fc:	d103      	bne.n	8008106 <Convert+0x13a>
  {
    ch |= 0x0002;
 80080fe:	89fb      	ldrh	r3, [r7, #14]
 8008100:	f043 0302 	orr.w	r3, r3, #2
 8008104:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8008106:	78bb      	ldrb	r3, [r7, #2]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d103      	bne.n	8008114 <Convert+0x148>
  {
    ch |= 0x0020;
 800810c:	89fb      	ldrh	r3, [r7, #14]
 800810e:	f043 0320 	orr.w	r3, r3, #32
 8008112:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8008114:	230c      	movs	r3, #12
 8008116:	737b      	strb	r3, [r7, #13]
 8008118:	2300      	movs	r3, #0
 800811a:	733b      	strb	r3, [r7, #12]
 800811c:	e010      	b.n	8008140 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800811e:	89fa      	ldrh	r2, [r7, #14]
 8008120:	7b7b      	ldrb	r3, [r7, #13]
 8008122:	fa42 f303 	asr.w	r3, r2, r3
 8008126:	461a      	mov	r2, r3
 8008128:	7b3b      	ldrb	r3, [r7, #12]
 800812a:	f002 020f 	and.w	r2, r2, #15
 800812e:	490b      	ldr	r1, [pc, #44]	; (800815c <Convert+0x190>)
 8008130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8008134:	7b7b      	ldrb	r3, [r7, #13]
 8008136:	3b04      	subs	r3, #4
 8008138:	737b      	strb	r3, [r7, #13]
 800813a:	7b3b      	ldrb	r3, [r7, #12]
 800813c:	3301      	adds	r3, #1
 800813e:	733b      	strb	r3, [r7, #12]
 8008140:	7b3b      	ldrb	r3, [r7, #12]
 8008142:	2b03      	cmp	r3, #3
 8008144:	d9eb      	bls.n	800811e <Convert+0x152>
  }
}
 8008146:	bf00      	nop
 8008148:	3714      	adds	r7, #20
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	0800b74c 	.word	0x0800b74c
 8008158:	0800b718 	.word	0x0800b718
 800815c:	200004ac 	.word	0x200004ac

08008160 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	4608      	mov	r0, r1
 800816a:	4611      	mov	r1, r2
 800816c:	461a      	mov	r2, r3
 800816e:	4603      	mov	r3, r0
 8008170:	70fb      	strb	r3, [r7, #3]
 8008172:	460b      	mov	r3, r1
 8008174:	70bb      	strb	r3, [r7, #2]
 8008176:	4613      	mov	r3, r2
 8008178:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 800817a:	2300      	movs	r3, #0
 800817c:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800817e:	78ba      	ldrb	r2, [r7, #2]
 8008180:	78fb      	ldrb	r3, [r7, #3]
 8008182:	4619      	mov	r1, r3
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f7ff ff21 	bl	8007fcc <Convert>

  switch (Position)
 800818a:	787b      	ldrb	r3, [r7, #1]
 800818c:	2b05      	cmp	r3, #5
 800818e:	f200 835b 	bhi.w	8008848 <WriteChar+0x6e8>
 8008192:	a201      	add	r2, pc, #4	; (adr r2, 8008198 <WriteChar+0x38>)
 8008194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008198:	080081b1 	.word	0x080081b1
 800819c:	080082ab 	.word	0x080082ab
 80081a0:	080083c5 	.word	0x080083c5
 80081a4:	080084c7 	.word	0x080084c7
 80081a8:	080085f5 	.word	0x080085f5
 80081ac:	0800873f 	.word	0x0800873f
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80081b0:	4b80      	ldr	r3, [pc, #512]	; (80083b4 <WriteChar+0x254>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	011b      	lsls	r3, r3, #4
 80081b6:	f003 0210 	and.w	r2, r3, #16
 80081ba:	4b7e      	ldr	r3, [pc, #504]	; (80083b4 <WriteChar+0x254>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	085b      	lsrs	r3, r3, #1
 80081c0:	05db      	lsls	r3, r3, #23
 80081c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081c6:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80081c8:	4b7a      	ldr	r3, [pc, #488]	; (80083b4 <WriteChar+0x254>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	089b      	lsrs	r3, r3, #2
 80081ce:	059b      	lsls	r3, r3, #22
 80081d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081d4:	431a      	orrs	r2, r3
 80081d6:	4b77      	ldr	r3, [pc, #476]	; (80083b4 <WriteChar+0x254>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80081de:	4313      	orrs	r3, r2
 80081e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	4a74      	ldr	r2, [pc, #464]	; (80083b8 <WriteChar+0x258>)
 80081e6:	2100      	movs	r1, #0
 80081e8:	4874      	ldr	r0, [pc, #464]	; (80083bc <WriteChar+0x25c>)
 80081ea:	f7f9 f995 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80081ee:	4b71      	ldr	r3, [pc, #452]	; (80083b4 <WriteChar+0x254>)
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	011b      	lsls	r3, r3, #4
 80081f4:	f003 0210 	and.w	r2, r3, #16
 80081f8:	4b6e      	ldr	r3, [pc, #440]	; (80083b4 <WriteChar+0x254>)
 80081fa:	685b      	ldr	r3, [r3, #4]
 80081fc:	085b      	lsrs	r3, r3, #1
 80081fe:	05db      	lsls	r3, r3, #23
 8008200:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008204:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8008206:	4b6b      	ldr	r3, [pc, #428]	; (80083b4 <WriteChar+0x254>)
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	089b      	lsrs	r3, r3, #2
 800820c:	059b      	lsls	r3, r3, #22
 800820e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008212:	431a      	orrs	r2, r3
 8008214:	4b67      	ldr	r3, [pc, #412]	; (80083b4 <WriteChar+0x254>)
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800821c:	4313      	orrs	r3, r2
 800821e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4a65      	ldr	r2, [pc, #404]	; (80083b8 <WriteChar+0x258>)
 8008224:	2102      	movs	r1, #2
 8008226:	4865      	ldr	r0, [pc, #404]	; (80083bc <WriteChar+0x25c>)
 8008228:	f7f9 f976 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800822c:	4b61      	ldr	r3, [pc, #388]	; (80083b4 <WriteChar+0x254>)
 800822e:	689b      	ldr	r3, [r3, #8]
 8008230:	011b      	lsls	r3, r3, #4
 8008232:	f003 0210 	and.w	r2, r3, #16
 8008236:	4b5f      	ldr	r3, [pc, #380]	; (80083b4 <WriteChar+0x254>)
 8008238:	689b      	ldr	r3, [r3, #8]
 800823a:	085b      	lsrs	r3, r3, #1
 800823c:	05db      	lsls	r3, r3, #23
 800823e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008242:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8008244:	4b5b      	ldr	r3, [pc, #364]	; (80083b4 <WriteChar+0x254>)
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	089b      	lsrs	r3, r3, #2
 800824a:	059b      	lsls	r3, r3, #22
 800824c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008250:	431a      	orrs	r2, r3
 8008252:	4b58      	ldr	r3, [pc, #352]	; (80083b4 <WriteChar+0x254>)
 8008254:	689b      	ldr	r3, [r3, #8]
 8008256:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800825a:	4313      	orrs	r3, r2
 800825c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	4a55      	ldr	r2, [pc, #340]	; (80083b8 <WriteChar+0x258>)
 8008262:	2104      	movs	r1, #4
 8008264:	4855      	ldr	r0, [pc, #340]	; (80083bc <WriteChar+0x25c>)
 8008266:	f7f9 f957 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800826a:	4b52      	ldr	r3, [pc, #328]	; (80083b4 <WriteChar+0x254>)
 800826c:	68db      	ldr	r3, [r3, #12]
 800826e:	011b      	lsls	r3, r3, #4
 8008270:	f003 0210 	and.w	r2, r3, #16
 8008274:	4b4f      	ldr	r3, [pc, #316]	; (80083b4 <WriteChar+0x254>)
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	085b      	lsrs	r3, r3, #1
 800827a:	05db      	lsls	r3, r3, #23
 800827c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008280:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8008282:	4b4c      	ldr	r3, [pc, #304]	; (80083b4 <WriteChar+0x254>)
 8008284:	68db      	ldr	r3, [r3, #12]
 8008286:	089b      	lsrs	r3, r3, #2
 8008288:	059b      	lsls	r3, r3, #22
 800828a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800828e:	431a      	orrs	r2, r3
 8008290:	4b48      	ldr	r3, [pc, #288]	; (80083b4 <WriteChar+0x254>)
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8008298:	4313      	orrs	r3, r2
 800829a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	4a46      	ldr	r2, [pc, #280]	; (80083b8 <WriteChar+0x258>)
 80082a0:	2106      	movs	r1, #6
 80082a2:	4846      	ldr	r0, [pc, #280]	; (80083bc <WriteChar+0x25c>)
 80082a4:	f7f9 f938 	bl	8001518 <HAL_LCD_Write>
      break;
 80082a8:	e2cf      	b.n	800884a <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80082aa:	4b42      	ldr	r3, [pc, #264]	; (80083b4 <WriteChar+0x254>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	019b      	lsls	r3, r3, #6
 80082b0:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80082b4:	4b3f      	ldr	r3, [pc, #252]	; (80083b4 <WriteChar+0x254>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	085b      	lsrs	r3, r3, #1
 80082ba:	035b      	lsls	r3, r3, #13
 80082bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80082c0:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80082c2:	4b3c      	ldr	r3, [pc, #240]	; (80083b4 <WriteChar+0x254>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	089b      	lsrs	r3, r3, #2
 80082c8:	031b      	lsls	r3, r3, #12
 80082ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082ce:	431a      	orrs	r2, r3
 80082d0:	4b38      	ldr	r3, [pc, #224]	; (80083b4 <WriteChar+0x254>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	08db      	lsrs	r3, r3, #3
 80082d6:	015b      	lsls	r3, r3, #5
 80082d8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80082dc:	4313      	orrs	r3, r2
 80082de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	4a37      	ldr	r2, [pc, #220]	; (80083c0 <WriteChar+0x260>)
 80082e4:	2100      	movs	r1, #0
 80082e6:	4835      	ldr	r0, [pc, #212]	; (80083bc <WriteChar+0x25c>)
 80082e8:	f7f9 f916 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80082ec:	4b31      	ldr	r3, [pc, #196]	; (80083b4 <WriteChar+0x254>)
 80082ee:	685b      	ldr	r3, [r3, #4]
 80082f0:	019b      	lsls	r3, r3, #6
 80082f2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80082f6:	4b2f      	ldr	r3, [pc, #188]	; (80083b4 <WriteChar+0x254>)
 80082f8:	685b      	ldr	r3, [r3, #4]
 80082fa:	085b      	lsrs	r3, r3, #1
 80082fc:	035b      	lsls	r3, r3, #13
 80082fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008302:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8008304:	4b2b      	ldr	r3, [pc, #172]	; (80083b4 <WriteChar+0x254>)
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	089b      	lsrs	r3, r3, #2
 800830a:	031b      	lsls	r3, r3, #12
 800830c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008310:	431a      	orrs	r2, r3
 8008312:	4b28      	ldr	r3, [pc, #160]	; (80083b4 <WriteChar+0x254>)
 8008314:	685b      	ldr	r3, [r3, #4]
 8008316:	08db      	lsrs	r3, r3, #3
 8008318:	015b      	lsls	r3, r3, #5
 800831a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800831e:	4313      	orrs	r3, r2
 8008320:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	4a26      	ldr	r2, [pc, #152]	; (80083c0 <WriteChar+0x260>)
 8008326:	2102      	movs	r1, #2
 8008328:	4824      	ldr	r0, [pc, #144]	; (80083bc <WriteChar+0x25c>)
 800832a:	f7f9 f8f5 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800832e:	4b21      	ldr	r3, [pc, #132]	; (80083b4 <WriteChar+0x254>)
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	019b      	lsls	r3, r3, #6
 8008334:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8008338:	4b1e      	ldr	r3, [pc, #120]	; (80083b4 <WriteChar+0x254>)
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	085b      	lsrs	r3, r3, #1
 800833e:	035b      	lsls	r3, r3, #13
 8008340:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008344:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8008346:	4b1b      	ldr	r3, [pc, #108]	; (80083b4 <WriteChar+0x254>)
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	089b      	lsrs	r3, r3, #2
 800834c:	031b      	lsls	r3, r3, #12
 800834e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008352:	431a      	orrs	r2, r3
 8008354:	4b17      	ldr	r3, [pc, #92]	; (80083b4 <WriteChar+0x254>)
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	08db      	lsrs	r3, r3, #3
 800835a:	015b      	lsls	r3, r3, #5
 800835c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8008360:	4313      	orrs	r3, r2
 8008362:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	4a16      	ldr	r2, [pc, #88]	; (80083c0 <WriteChar+0x260>)
 8008368:	2104      	movs	r1, #4
 800836a:	4814      	ldr	r0, [pc, #80]	; (80083bc <WriteChar+0x25c>)
 800836c:	f7f9 f8d4 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8008370:	4b10      	ldr	r3, [pc, #64]	; (80083b4 <WriteChar+0x254>)
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	019b      	lsls	r3, r3, #6
 8008376:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800837a:	4b0e      	ldr	r3, [pc, #56]	; (80083b4 <WriteChar+0x254>)
 800837c:	68db      	ldr	r3, [r3, #12]
 800837e:	085b      	lsrs	r3, r3, #1
 8008380:	035b      	lsls	r3, r3, #13
 8008382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008386:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8008388:	4b0a      	ldr	r3, [pc, #40]	; (80083b4 <WriteChar+0x254>)
 800838a:	68db      	ldr	r3, [r3, #12]
 800838c:	089b      	lsrs	r3, r3, #2
 800838e:	031b      	lsls	r3, r3, #12
 8008390:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008394:	431a      	orrs	r2, r3
 8008396:	4b07      	ldr	r3, [pc, #28]	; (80083b4 <WriteChar+0x254>)
 8008398:	68db      	ldr	r3, [r3, #12]
 800839a:	08db      	lsrs	r3, r3, #3
 800839c:	015b      	lsls	r3, r3, #5
 800839e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80083a2:	4313      	orrs	r3, r2
 80083a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	4a05      	ldr	r2, [pc, #20]	; (80083c0 <WriteChar+0x260>)
 80083aa:	2106      	movs	r1, #6
 80083ac:	4803      	ldr	r0, [pc, #12]	; (80083bc <WriteChar+0x25c>)
 80083ae:	f7f9 f8b3 	bl	8001518 <HAL_LCD_Write>
      break;
 80083b2:	e24a      	b.n	800884a <WriteChar+0x6ea>
 80083b4:	200004ac 	.word	0x200004ac
 80083b8:	ff3fffe7 	.word	0xff3fffe7
 80083bc:	200004bc 	.word	0x200004bc
 80083c0:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80083c4:	4b88      	ldr	r3, [pc, #544]	; (80085e8 <WriteChar+0x488>)
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	03db      	lsls	r3, r3, #15
 80083ca:	b29a      	uxth	r2, r3
 80083cc:	4b86      	ldr	r3, [pc, #536]	; (80085e8 <WriteChar+0x488>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	085b      	lsrs	r3, r3, #1
 80083d2:	075b      	lsls	r3, r3, #29
 80083d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083d8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80083da:	4b83      	ldr	r3, [pc, #524]	; (80085e8 <WriteChar+0x488>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	089b      	lsrs	r3, r3, #2
 80083e0:	071b      	lsls	r3, r3, #28
 80083e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083e6:	431a      	orrs	r2, r3
 80083e8:	4b7f      	ldr	r3, [pc, #508]	; (80085e8 <WriteChar+0x488>)
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	08db      	lsrs	r3, r3, #3
 80083ee:	039b      	lsls	r3, r3, #14
 80083f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	4a7c      	ldr	r2, [pc, #496]	; (80085ec <WriteChar+0x48c>)
 80083fc:	2100      	movs	r1, #0
 80083fe:	487c      	ldr	r0, [pc, #496]	; (80085f0 <WriteChar+0x490>)
 8008400:	f7f9 f88a 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008404:	4b78      	ldr	r3, [pc, #480]	; (80085e8 <WriteChar+0x488>)
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	03db      	lsls	r3, r3, #15
 800840a:	b29a      	uxth	r2, r3
 800840c:	4b76      	ldr	r3, [pc, #472]	; (80085e8 <WriteChar+0x488>)
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	085b      	lsrs	r3, r3, #1
 8008412:	075b      	lsls	r3, r3, #29
 8008414:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008418:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800841a:	4b73      	ldr	r3, [pc, #460]	; (80085e8 <WriteChar+0x488>)
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	089b      	lsrs	r3, r3, #2
 8008420:	071b      	lsls	r3, r3, #28
 8008422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008426:	431a      	orrs	r2, r3
 8008428:	4b6f      	ldr	r3, [pc, #444]	; (80085e8 <WriteChar+0x488>)
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	08db      	lsrs	r3, r3, #3
 800842e:	039b      	lsls	r3, r3, #14
 8008430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008434:	4313      	orrs	r3, r2
 8008436:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	4a6c      	ldr	r2, [pc, #432]	; (80085ec <WriteChar+0x48c>)
 800843c:	2102      	movs	r1, #2
 800843e:	486c      	ldr	r0, [pc, #432]	; (80085f0 <WriteChar+0x490>)
 8008440:	f7f9 f86a 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008444:	4b68      	ldr	r3, [pc, #416]	; (80085e8 <WriteChar+0x488>)
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	03db      	lsls	r3, r3, #15
 800844a:	b29a      	uxth	r2, r3
 800844c:	4b66      	ldr	r3, [pc, #408]	; (80085e8 <WriteChar+0x488>)
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	085b      	lsrs	r3, r3, #1
 8008452:	075b      	lsls	r3, r3, #29
 8008454:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008458:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800845a:	4b63      	ldr	r3, [pc, #396]	; (80085e8 <WriteChar+0x488>)
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	089b      	lsrs	r3, r3, #2
 8008460:	071b      	lsls	r3, r3, #28
 8008462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008466:	431a      	orrs	r2, r3
 8008468:	4b5f      	ldr	r3, [pc, #380]	; (80085e8 <WriteChar+0x488>)
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	08db      	lsrs	r3, r3, #3
 800846e:	039b      	lsls	r3, r3, #14
 8008470:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008474:	4313      	orrs	r3, r2
 8008476:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	4a5c      	ldr	r2, [pc, #368]	; (80085ec <WriteChar+0x48c>)
 800847c:	2104      	movs	r1, #4
 800847e:	485c      	ldr	r0, [pc, #368]	; (80085f0 <WriteChar+0x490>)
 8008480:	f7f9 f84a 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8008484:	4b58      	ldr	r3, [pc, #352]	; (80085e8 <WriteChar+0x488>)
 8008486:	68db      	ldr	r3, [r3, #12]
 8008488:	03db      	lsls	r3, r3, #15
 800848a:	b29a      	uxth	r2, r3
 800848c:	4b56      	ldr	r3, [pc, #344]	; (80085e8 <WriteChar+0x488>)
 800848e:	68db      	ldr	r3, [r3, #12]
 8008490:	085b      	lsrs	r3, r3, #1
 8008492:	075b      	lsls	r3, r3, #29
 8008494:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008498:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800849a:	4b53      	ldr	r3, [pc, #332]	; (80085e8 <WriteChar+0x488>)
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	089b      	lsrs	r3, r3, #2
 80084a0:	071b      	lsls	r3, r3, #28
 80084a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084a6:	431a      	orrs	r2, r3
 80084a8:	4b4f      	ldr	r3, [pc, #316]	; (80085e8 <WriteChar+0x488>)
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	08db      	lsrs	r3, r3, #3
 80084ae:	039b      	lsls	r3, r3, #14
 80084b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80084b4:	4313      	orrs	r3, r2
 80084b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4a4c      	ldr	r2, [pc, #304]	; (80085ec <WriteChar+0x48c>)
 80084bc:	2106      	movs	r1, #6
 80084be:	484c      	ldr	r0, [pc, #304]	; (80085f0 <WriteChar+0x490>)
 80084c0:	f7f9 f82a 	bl	8001518 <HAL_LCD_Write>
      break;
 80084c4:	e1c1      	b.n	800884a <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80084c6:	4b48      	ldr	r3, [pc, #288]	; (80085e8 <WriteChar+0x488>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	07da      	lsls	r2, r3, #31
 80084cc:	4b46      	ldr	r3, [pc, #280]	; (80085e8 <WriteChar+0x488>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	08db      	lsrs	r3, r3, #3
 80084d2:	079b      	lsls	r3, r3, #30
 80084d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80084d8:	4313      	orrs	r3, r2
 80084da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80084e2:	2100      	movs	r1, #0
 80084e4:	4842      	ldr	r0, [pc, #264]	; (80085f0 <WriteChar+0x490>)
 80084e6:	f7f9 f817 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80084ea:	4b3f      	ldr	r3, [pc, #252]	; (80085e8 <WriteChar+0x488>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0202 	and.w	r2, r3, #2
 80084f2:	4b3d      	ldr	r3, [pc, #244]	; (80085e8 <WriteChar+0x488>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	089b      	lsrs	r3, r3, #2
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	4313      	orrs	r3, r2
 80084fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f06f 0203 	mvn.w	r2, #3
 8008506:	2101      	movs	r1, #1
 8008508:	4839      	ldr	r0, [pc, #228]	; (80085f0 <WriteChar+0x490>)
 800850a:	f7f9 f805 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800850e:	4b36      	ldr	r3, [pc, #216]	; (80085e8 <WriteChar+0x488>)
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	07da      	lsls	r2, r3, #31
 8008514:	4b34      	ldr	r3, [pc, #208]	; (80085e8 <WriteChar+0x488>)
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	08db      	lsrs	r3, r3, #3
 800851a:	079b      	lsls	r3, r3, #30
 800851c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008520:	4313      	orrs	r3, r2
 8008522:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800852a:	2102      	movs	r1, #2
 800852c:	4830      	ldr	r0, [pc, #192]	; (80085f0 <WriteChar+0x490>)
 800852e:	f7f8 fff3 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8008532:	4b2d      	ldr	r3, [pc, #180]	; (80085e8 <WriteChar+0x488>)
 8008534:	685b      	ldr	r3, [r3, #4]
 8008536:	f003 0202 	and.w	r2, r3, #2
 800853a:	4b2b      	ldr	r3, [pc, #172]	; (80085e8 <WriteChar+0x488>)
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	089b      	lsrs	r3, r3, #2
 8008540:	f003 0301 	and.w	r3, r3, #1
 8008544:	4313      	orrs	r3, r2
 8008546:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f06f 0203 	mvn.w	r2, #3
 800854e:	2103      	movs	r1, #3
 8008550:	4827      	ldr	r0, [pc, #156]	; (80085f0 <WriteChar+0x490>)
 8008552:	f7f8 ffe1 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8008556:	4b24      	ldr	r3, [pc, #144]	; (80085e8 <WriteChar+0x488>)
 8008558:	689b      	ldr	r3, [r3, #8]
 800855a:	07da      	lsls	r2, r3, #31
 800855c:	4b22      	ldr	r3, [pc, #136]	; (80085e8 <WriteChar+0x488>)
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	08db      	lsrs	r3, r3, #3
 8008562:	079b      	lsls	r3, r3, #30
 8008564:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008568:	4313      	orrs	r3, r2
 800856a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8008572:	2104      	movs	r1, #4
 8008574:	481e      	ldr	r0, [pc, #120]	; (80085f0 <WriteChar+0x490>)
 8008576:	f7f8 ffcf 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800857a:	4b1b      	ldr	r3, [pc, #108]	; (80085e8 <WriteChar+0x488>)
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f003 0202 	and.w	r2, r3, #2
 8008582:	4b19      	ldr	r3, [pc, #100]	; (80085e8 <WriteChar+0x488>)
 8008584:	689b      	ldr	r3, [r3, #8]
 8008586:	089b      	lsrs	r3, r3, #2
 8008588:	f003 0301 	and.w	r3, r3, #1
 800858c:	4313      	orrs	r3, r2
 800858e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f06f 0203 	mvn.w	r2, #3
 8008596:	2105      	movs	r1, #5
 8008598:	4815      	ldr	r0, [pc, #84]	; (80085f0 <WriteChar+0x490>)
 800859a:	f7f8 ffbd 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800859e:	4b12      	ldr	r3, [pc, #72]	; (80085e8 <WriteChar+0x488>)
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	07da      	lsls	r2, r3, #31
 80085a4:	4b10      	ldr	r3, [pc, #64]	; (80085e8 <WriteChar+0x488>)
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	08db      	lsrs	r3, r3, #3
 80085aa:	079b      	lsls	r3, r3, #30
 80085ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80085b0:	4313      	orrs	r3, r2
 80085b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80085ba:	2106      	movs	r1, #6
 80085bc:	480c      	ldr	r0, [pc, #48]	; (80085f0 <WriteChar+0x490>)
 80085be:	f7f8 ffab 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80085c2:	4b09      	ldr	r3, [pc, #36]	; (80085e8 <WriteChar+0x488>)
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	f003 0202 	and.w	r2, r3, #2
 80085ca:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <WriteChar+0x488>)
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	089b      	lsrs	r3, r3, #2
 80085d0:	f003 0301 	and.w	r3, r3, #1
 80085d4:	4313      	orrs	r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f06f 0203 	mvn.w	r2, #3
 80085de:	2107      	movs	r1, #7
 80085e0:	4803      	ldr	r0, [pc, #12]	; (80085f0 <WriteChar+0x490>)
 80085e2:	f7f8 ff99 	bl	8001518 <HAL_LCD_Write>
      break;
 80085e6:	e130      	b.n	800884a <WriteChar+0x6ea>
 80085e8:	200004ac 	.word	0x200004ac
 80085ec:	cfff3fff 	.word	0xcfff3fff
 80085f0:	200004bc 	.word	0x200004bc
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80085f4:	4b97      	ldr	r3, [pc, #604]	; (8008854 <WriteChar+0x6f4>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	085b      	lsrs	r3, r3, #1
 80085fa:	065b      	lsls	r3, r3, #25
 80085fc:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8008600:	4b94      	ldr	r3, [pc, #592]	; (8008854 <WriteChar+0x6f4>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	089b      	lsrs	r3, r3, #2
 8008606:	061b      	lsls	r3, r3, #24
 8008608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800860c:	4313      	orrs	r3, r2
 800860e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8008616:	2100      	movs	r1, #0
 8008618:	488f      	ldr	r0, [pc, #572]	; (8008858 <WriteChar+0x6f8>)
 800861a:	f7f8 ff7d 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800861e:	4b8d      	ldr	r3, [pc, #564]	; (8008854 <WriteChar+0x6f4>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	00db      	lsls	r3, r3, #3
 8008624:	f003 0208 	and.w	r2, r3, #8
 8008628:	4b8a      	ldr	r3, [pc, #552]	; (8008854 <WriteChar+0x6f4>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	08db      	lsrs	r3, r3, #3
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	f003 0304 	and.w	r3, r3, #4
 8008634:	4313      	orrs	r3, r2
 8008636:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	f06f 020c 	mvn.w	r2, #12
 800863e:	2101      	movs	r1, #1
 8008640:	4885      	ldr	r0, [pc, #532]	; (8008858 <WriteChar+0x6f8>)
 8008642:	f7f8 ff69 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8008646:	4b83      	ldr	r3, [pc, #524]	; (8008854 <WriteChar+0x6f4>)
 8008648:	685b      	ldr	r3, [r3, #4]
 800864a:	085b      	lsrs	r3, r3, #1
 800864c:	065b      	lsls	r3, r3, #25
 800864e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8008652:	4b80      	ldr	r3, [pc, #512]	; (8008854 <WriteChar+0x6f4>)
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	089b      	lsrs	r3, r3, #2
 8008658:	061b      	lsls	r3, r3, #24
 800865a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800865e:	4313      	orrs	r3, r2
 8008660:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8008668:	2102      	movs	r1, #2
 800866a:	487b      	ldr	r0, [pc, #492]	; (8008858 <WriteChar+0x6f8>)
 800866c:	f7f8 ff54 	bl	8001518 <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8008670:	4b78      	ldr	r3, [pc, #480]	; (8008854 <WriteChar+0x6f4>)
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	00db      	lsls	r3, r3, #3
 8008676:	f003 0208 	and.w	r2, r3, #8
 800867a:	4b76      	ldr	r3, [pc, #472]	; (8008854 <WriteChar+0x6f4>)
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	08db      	lsrs	r3, r3, #3
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	f003 0304 	and.w	r3, r3, #4
 8008686:	4313      	orrs	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f06f 020c 	mvn.w	r2, #12
 8008690:	2103      	movs	r1, #3
 8008692:	4871      	ldr	r0, [pc, #452]	; (8008858 <WriteChar+0x6f8>)
 8008694:	f7f8 ff40 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8008698:	4b6e      	ldr	r3, [pc, #440]	; (8008854 <WriteChar+0x6f4>)
 800869a:	689b      	ldr	r3, [r3, #8]
 800869c:	085b      	lsrs	r3, r3, #1
 800869e:	065b      	lsls	r3, r3, #25
 80086a0:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80086a4:	4b6b      	ldr	r3, [pc, #428]	; (8008854 <WriteChar+0x6f4>)
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	089b      	lsrs	r3, r3, #2
 80086aa:	061b      	lsls	r3, r3, #24
 80086ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086b0:	4313      	orrs	r3, r2
 80086b2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80086ba:	2104      	movs	r1, #4
 80086bc:	4866      	ldr	r0, [pc, #408]	; (8008858 <WriteChar+0x6f8>)
 80086be:	f7f8 ff2b 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80086c2:	4b64      	ldr	r3, [pc, #400]	; (8008854 <WriteChar+0x6f4>)
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	00db      	lsls	r3, r3, #3
 80086c8:	f003 0208 	and.w	r2, r3, #8
 80086cc:	4b61      	ldr	r3, [pc, #388]	; (8008854 <WriteChar+0x6f4>)
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	08db      	lsrs	r3, r3, #3
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	f003 0304 	and.w	r3, r3, #4
 80086d8:	4313      	orrs	r3, r2
 80086da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f06f 020c 	mvn.w	r2, #12
 80086e2:	2105      	movs	r1, #5
 80086e4:	485c      	ldr	r0, [pc, #368]	; (8008858 <WriteChar+0x6f8>)
 80086e6:	f7f8 ff17 	bl	8001518 <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80086ea:	4b5a      	ldr	r3, [pc, #360]	; (8008854 <WriteChar+0x6f4>)
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	085b      	lsrs	r3, r3, #1
 80086f0:	065b      	lsls	r3, r3, #25
 80086f2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80086f6:	4b57      	ldr	r3, [pc, #348]	; (8008854 <WriteChar+0x6f4>)
 80086f8:	68db      	ldr	r3, [r3, #12]
 80086fa:	089b      	lsrs	r3, r3, #2
 80086fc:	061b      	lsls	r3, r3, #24
 80086fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008702:	4313      	orrs	r3, r2
 8008704:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800870c:	2106      	movs	r1, #6
 800870e:	4852      	ldr	r0, [pc, #328]	; (8008858 <WriteChar+0x6f8>)
 8008710:	f7f8 ff02 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8008714:	4b4f      	ldr	r3, [pc, #316]	; (8008854 <WriteChar+0x6f4>)
 8008716:	68db      	ldr	r3, [r3, #12]
 8008718:	00db      	lsls	r3, r3, #3
 800871a:	f003 0208 	and.w	r2, r3, #8
 800871e:	4b4d      	ldr	r3, [pc, #308]	; (8008854 <WriteChar+0x6f4>)
 8008720:	68db      	ldr	r3, [r3, #12]
 8008722:	08db      	lsrs	r3, r3, #3
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	f003 0304 	and.w	r3, r3, #4
 800872a:	4313      	orrs	r3, r2
 800872c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f06f 020c 	mvn.w	r2, #12
 8008734:	2107      	movs	r1, #7
 8008736:	4848      	ldr	r0, [pc, #288]	; (8008858 <WriteChar+0x6f8>)
 8008738:	f7f8 feee 	bl	8001518 <HAL_LCD_Write>
      break;
 800873c:	e085      	b.n	800884a <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800873e:	4b45      	ldr	r3, [pc, #276]	; (8008854 <WriteChar+0x6f4>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	045b      	lsls	r3, r3, #17
 8008744:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8008748:	4b42      	ldr	r3, [pc, #264]	; (8008854 <WriteChar+0x6f4>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	085b      	lsrs	r3, r3, #1
 800874e:	021b      	lsls	r3, r3, #8
 8008750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008754:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8008756:	4b3f      	ldr	r3, [pc, #252]	; (8008854 <WriteChar+0x6f4>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	089b      	lsrs	r3, r3, #2
 800875c:	025b      	lsls	r3, r3, #9
 800875e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008762:	431a      	orrs	r2, r3
 8008764:	4b3b      	ldr	r3, [pc, #236]	; (8008854 <WriteChar+0x6f4>)
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	08db      	lsrs	r3, r3, #3
 800876a:	069b      	lsls	r3, r3, #26
 800876c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008770:	4313      	orrs	r3, r2
 8008772:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	4a39      	ldr	r2, [pc, #228]	; (800885c <WriteChar+0x6fc>)
 8008778:	2100      	movs	r1, #0
 800877a:	4837      	ldr	r0, [pc, #220]	; (8008858 <WriteChar+0x6f8>)
 800877c:	f7f8 fecc 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008780:	4b34      	ldr	r3, [pc, #208]	; (8008854 <WriteChar+0x6f4>)
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	045b      	lsls	r3, r3, #17
 8008786:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800878a:	4b32      	ldr	r3, [pc, #200]	; (8008854 <WriteChar+0x6f4>)
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	085b      	lsrs	r3, r3, #1
 8008790:	021b      	lsls	r3, r3, #8
 8008792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008796:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8008798:	4b2e      	ldr	r3, [pc, #184]	; (8008854 <WriteChar+0x6f4>)
 800879a:	685b      	ldr	r3, [r3, #4]
 800879c:	089b      	lsrs	r3, r3, #2
 800879e:	025b      	lsls	r3, r3, #9
 80087a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087a4:	431a      	orrs	r2, r3
 80087a6:	4b2b      	ldr	r3, [pc, #172]	; (8008854 <WriteChar+0x6f4>)
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	08db      	lsrs	r3, r3, #3
 80087ac:	069b      	lsls	r3, r3, #26
 80087ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	4a28      	ldr	r2, [pc, #160]	; (800885c <WriteChar+0x6fc>)
 80087ba:	2102      	movs	r1, #2
 80087bc:	4826      	ldr	r0, [pc, #152]	; (8008858 <WriteChar+0x6f8>)
 80087be:	f7f8 feab 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80087c2:	4b24      	ldr	r3, [pc, #144]	; (8008854 <WriteChar+0x6f4>)
 80087c4:	689b      	ldr	r3, [r3, #8]
 80087c6:	045b      	lsls	r3, r3, #17
 80087c8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 80087cc:	4b21      	ldr	r3, [pc, #132]	; (8008854 <WriteChar+0x6f4>)
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	085b      	lsrs	r3, r3, #1
 80087d2:	021b      	lsls	r3, r3, #8
 80087d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087d8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 80087da:	4b1e      	ldr	r3, [pc, #120]	; (8008854 <WriteChar+0x6f4>)
 80087dc:	689b      	ldr	r3, [r3, #8]
 80087de:	089b      	lsrs	r3, r3, #2
 80087e0:	025b      	lsls	r3, r3, #9
 80087e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087e6:	431a      	orrs	r2, r3
 80087e8:	4b1a      	ldr	r3, [pc, #104]	; (8008854 <WriteChar+0x6f4>)
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	08db      	lsrs	r3, r3, #3
 80087ee:	069b      	lsls	r3, r3, #26
 80087f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 80087f4:	4313      	orrs	r3, r2
 80087f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	4a18      	ldr	r2, [pc, #96]	; (800885c <WriteChar+0x6fc>)
 80087fc:	2104      	movs	r1, #4
 80087fe:	4816      	ldr	r0, [pc, #88]	; (8008858 <WriteChar+0x6f8>)
 8008800:	f7f8 fe8a 	bl	8001518 <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008804:	4b13      	ldr	r3, [pc, #76]	; (8008854 <WriteChar+0x6f4>)
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	045b      	lsls	r3, r3, #17
 800880a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800880e:	4b11      	ldr	r3, [pc, #68]	; (8008854 <WriteChar+0x6f4>)
 8008810:	68db      	ldr	r3, [r3, #12]
 8008812:	085b      	lsrs	r3, r3, #1
 8008814:	021b      	lsls	r3, r3, #8
 8008816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800881a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800881c:	4b0d      	ldr	r3, [pc, #52]	; (8008854 <WriteChar+0x6f4>)
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	089b      	lsrs	r3, r3, #2
 8008822:	025b      	lsls	r3, r3, #9
 8008824:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008828:	431a      	orrs	r2, r3
 800882a:	4b0a      	ldr	r3, [pc, #40]	; (8008854 <WriteChar+0x6f4>)
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	08db      	lsrs	r3, r3, #3
 8008830:	069b      	lsls	r3, r3, #26
 8008832:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8008836:	4313      	orrs	r3, r2
 8008838:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	4a07      	ldr	r2, [pc, #28]	; (800885c <WriteChar+0x6fc>)
 800883e:	2106      	movs	r1, #6
 8008840:	4805      	ldr	r0, [pc, #20]	; (8008858 <WriteChar+0x6f8>)
 8008842:	f7f8 fe69 	bl	8001518 <HAL_LCD_Write>
      break;
 8008846:	e000      	b.n	800884a <WriteChar+0x6ea>
    
     default:
      break;
 8008848:	bf00      	nop
  }
}
 800884a:	bf00      	nop
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	200004ac 	.word	0x200004ac
 8008858:	200004bc 	.word	0x200004bc
 800885c:	fbfdfcff 	.word	0xfbfdfcff

08008860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008860:	b480      	push	{r7}
 8008862:	b083      	sub	sp, #12
 8008864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008866:	4b0f      	ldr	r3, [pc, #60]	; (80088a4 <HAL_MspInit+0x44>)
 8008868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800886a:	4a0e      	ldr	r2, [pc, #56]	; (80088a4 <HAL_MspInit+0x44>)
 800886c:	f043 0301 	orr.w	r3, r3, #1
 8008870:	6613      	str	r3, [r2, #96]	; 0x60
 8008872:	4b0c      	ldr	r3, [pc, #48]	; (80088a4 <HAL_MspInit+0x44>)
 8008874:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008876:	f003 0301 	and.w	r3, r3, #1
 800887a:	607b      	str	r3, [r7, #4]
 800887c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800887e:	4b09      	ldr	r3, [pc, #36]	; (80088a4 <HAL_MspInit+0x44>)
 8008880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008882:	4a08      	ldr	r2, [pc, #32]	; (80088a4 <HAL_MspInit+0x44>)
 8008884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008888:	6593      	str	r3, [r2, #88]	; 0x58
 800888a:	4b06      	ldr	r3, [pc, #24]	; (80088a4 <HAL_MspInit+0x44>)
 800888c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800888e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008892:	603b      	str	r3, [r7, #0]
 8008894:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008896:	bf00      	nop
 8008898:	370c      	adds	r7, #12
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr
 80088a2:	bf00      	nop
 80088a4:	40021000 	.word	0x40021000

080088a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b08a      	sub	sp, #40	; 0x28
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80088b0:	f107 0314 	add.w	r3, r7, #20
 80088b4:	2200      	movs	r2, #0
 80088b6:	601a      	str	r2, [r3, #0]
 80088b8:	605a      	str	r2, [r3, #4]
 80088ba:	609a      	str	r2, [r3, #8]
 80088bc:	60da      	str	r2, [r3, #12]
 80088be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	4a17      	ldr	r2, [pc, #92]	; (8008924 <HAL_I2C_MspInit+0x7c>)
 80088c6:	4293      	cmp	r3, r2
 80088c8:	d127      	bne.n	800891a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80088ca:	4b17      	ldr	r3, [pc, #92]	; (8008928 <HAL_I2C_MspInit+0x80>)
 80088cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088ce:	4a16      	ldr	r2, [pc, #88]	; (8008928 <HAL_I2C_MspInit+0x80>)
 80088d0:	f043 0302 	orr.w	r3, r3, #2
 80088d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80088d6:	4b14      	ldr	r3, [pc, #80]	; (8008928 <HAL_I2C_MspInit+0x80>)
 80088d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088da:	f003 0302 	and.w	r3, r3, #2
 80088de:	613b      	str	r3, [r7, #16]
 80088e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80088e2:	23c0      	movs	r3, #192	; 0xc0
 80088e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80088e6:	2312      	movs	r3, #18
 80088e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80088ea:	2301      	movs	r3, #1
 80088ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80088ee:	2303      	movs	r3, #3
 80088f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80088f2:	2304      	movs	r3, #4
 80088f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80088f6:	f107 0314 	add.w	r3, r7, #20
 80088fa:	4619      	mov	r1, r3
 80088fc:	480b      	ldr	r0, [pc, #44]	; (800892c <HAL_I2C_MspInit+0x84>)
 80088fe:	f7f8 fa65 	bl	8000dcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8008902:	4b09      	ldr	r3, [pc, #36]	; (8008928 <HAL_I2C_MspInit+0x80>)
 8008904:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008906:	4a08      	ldr	r2, [pc, #32]	; (8008928 <HAL_I2C_MspInit+0x80>)
 8008908:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800890c:	6593      	str	r3, [r2, #88]	; 0x58
 800890e:	4b06      	ldr	r3, [pc, #24]	; (8008928 <HAL_I2C_MspInit+0x80>)
 8008910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008912:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800891a:	bf00      	nop
 800891c:	3728      	adds	r7, #40	; 0x28
 800891e:	46bd      	mov	sp, r7
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	40005400 	.word	0x40005400
 8008928:	40021000 	.word	0x40021000
 800892c:	48000400 	.word	0x48000400

08008930 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b08a      	sub	sp, #40	; 0x28
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008938:	f107 0314 	add.w	r3, r7, #20
 800893c:	2200      	movs	r2, #0
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	605a      	str	r2, [r3, #4]
 8008942:	609a      	str	r2, [r3, #8]
 8008944:	60da      	str	r2, [r3, #12]
 8008946:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a26      	ldr	r2, [pc, #152]	; (80089e8 <HAL_LCD_MspInit+0xb8>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d145      	bne.n	80089de <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8008952:	4b26      	ldr	r3, [pc, #152]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008956:	4a25      	ldr	r2, [pc, #148]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008958:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800895c:	6593      	str	r3, [r2, #88]	; 0x58
 800895e:	4b23      	ldr	r3, [pc, #140]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008960:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008962:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008966:	613b      	str	r3, [r7, #16]
 8008968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800896a:	4b20      	ldr	r3, [pc, #128]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 800896c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800896e:	4a1f      	ldr	r2, [pc, #124]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008970:	f043 0304 	orr.w	r3, r3, #4
 8008974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008976:	4b1d      	ldr	r3, [pc, #116]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800897a:	f003 0304 	and.w	r3, r3, #4
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008982:	4b1a      	ldr	r3, [pc, #104]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008986:	4a19      	ldr	r2, [pc, #100]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008988:	f043 0301 	orr.w	r3, r3, #1
 800898c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800898e:	4b17      	ldr	r3, [pc, #92]	; (80089ec <HAL_LCD_MspInit+0xbc>)
 8008990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	60bb      	str	r3, [r7, #8]
 8008998:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800899a:	2308      	movs	r3, #8
 800899c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800899e:	2302      	movs	r3, #2
 80089a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089a2:	2300      	movs	r3, #0
 80089a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089a6:	2300      	movs	r3, #0
 80089a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80089aa:	230b      	movs	r3, #11
 80089ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80089ae:	f107 0314 	add.w	r3, r7, #20
 80089b2:	4619      	mov	r1, r3
 80089b4:	480e      	ldr	r0, [pc, #56]	; (80089f0 <HAL_LCD_MspInit+0xc0>)
 80089b6:	f7f8 fa09 	bl	8000dcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80089ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80089be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80089c0:	2302      	movs	r3, #2
 80089c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089c4:	2300      	movs	r3, #0
 80089c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80089c8:	2300      	movs	r3, #0
 80089ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80089cc:	230b      	movs	r3, #11
 80089ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80089d0:	f107 0314 	add.w	r3, r7, #20
 80089d4:	4619      	mov	r1, r3
 80089d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80089da:	f7f8 f9f7 	bl	8000dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80089de:	bf00      	nop
 80089e0:	3728      	adds	r7, #40	; 0x28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	bf00      	nop
 80089e8:	40002400 	.word	0x40002400
 80089ec:	40021000 	.word	0x40021000
 80089f0:	48000800 	.word	0x48000800

080089f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b08a      	sub	sp, #40	; 0x28
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089fc:	f107 0314 	add.w	r3, r7, #20
 8008a00:	2200      	movs	r2, #0
 8008a02:	601a      	str	r2, [r3, #0]
 8008a04:	605a      	str	r2, [r3, #4]
 8008a06:	609a      	str	r2, [r3, #8]
 8008a08:	60da      	str	r2, [r3, #12]
 8008a0a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a17      	ldr	r2, [pc, #92]	; (8008a70 <HAL_SPI_MspInit+0x7c>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d128      	bne.n	8008a68 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8008a16:	4b17      	ldr	r3, [pc, #92]	; (8008a74 <HAL_SPI_MspInit+0x80>)
 8008a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a1a:	4a16      	ldr	r2, [pc, #88]	; (8008a74 <HAL_SPI_MspInit+0x80>)
 8008a1c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008a20:	6613      	str	r3, [r2, #96]	; 0x60
 8008a22:	4b14      	ldr	r3, [pc, #80]	; (8008a74 <HAL_SPI_MspInit+0x80>)
 8008a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a2a:	613b      	str	r3, [r7, #16]
 8008a2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008a2e:	4b11      	ldr	r3, [pc, #68]	; (8008a74 <HAL_SPI_MspInit+0x80>)
 8008a30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a32:	4a10      	ldr	r2, [pc, #64]	; (8008a74 <HAL_SPI_MspInit+0x80>)
 8008a34:	f043 0310 	orr.w	r3, r3, #16
 8008a38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008a3a:	4b0e      	ldr	r3, [pc, #56]	; (8008a74 <HAL_SPI_MspInit+0x80>)
 8008a3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a3e:	f003 0310 	and.w	r3, r3, #16
 8008a42:	60fb      	str	r3, [r7, #12]
 8008a44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8008a46:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8008a4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a4c:	2302      	movs	r3, #2
 8008a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a50:	2300      	movs	r3, #0
 8008a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a54:	2303      	movs	r3, #3
 8008a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8008a58:	2305      	movs	r3, #5
 8008a5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a5c:	f107 0314 	add.w	r3, r7, #20
 8008a60:	4619      	mov	r1, r3
 8008a62:	4805      	ldr	r0, [pc, #20]	; (8008a78 <HAL_SPI_MspInit+0x84>)
 8008a64:	f7f8 f9b2 	bl	8000dcc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8008a68:	bf00      	nop
 8008a6a:	3728      	adds	r7, #40	; 0x28
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	40013000 	.word	0x40013000
 8008a74:	40021000 	.word	0x40021000
 8008a78:	48001000 	.word	0x48001000

08008a7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a0d      	ldr	r2, [pc, #52]	; (8008ac0 <HAL_TIM_Base_MspInit+0x44>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d113      	bne.n	8008ab6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8008a8e:	4b0d      	ldr	r3, [pc, #52]	; (8008ac4 <HAL_TIM_Base_MspInit+0x48>)
 8008a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a92:	4a0c      	ldr	r2, [pc, #48]	; (8008ac4 <HAL_TIM_Base_MspInit+0x48>)
 8008a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008a98:	6613      	str	r3, [r2, #96]	; 0x60
 8008a9a:	4b0a      	ldr	r3, [pc, #40]	; (8008ac4 <HAL_TIM_Base_MspInit+0x48>)
 8008a9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008aa2:	60fb      	str	r3, [r7, #12]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	2100      	movs	r1, #0
 8008aaa:	2019      	movs	r0, #25
 8008aac:	f7f7 fed5 	bl	800085a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8008ab0:	2019      	movs	r0, #25
 8008ab2:	f7f7 feee 	bl	8000892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8008ab6:	bf00      	nop
 8008ab8:	3710      	adds	r7, #16
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
 8008abe:	bf00      	nop
 8008ac0:	40014400 	.word	0x40014400
 8008ac4:	40021000 	.word	0x40021000

08008ac8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b08c      	sub	sp, #48	; 0x30
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ad0:	f107 031c 	add.w	r3, r7, #28
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	601a      	str	r2, [r3, #0]
 8008ad8:	605a      	str	r2, [r3, #4]
 8008ada:	609a      	str	r2, [r3, #8]
 8008adc:	60da      	str	r2, [r3, #12]
 8008ade:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a55      	ldr	r2, [pc, #340]	; (8008c3c <HAL_UART_MspInit+0x174>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d15a      	bne.n	8008ba0 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8008aea:	4b55      	ldr	r3, [pc, #340]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aee:	4a54      	ldr	r2, [pc, #336]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008af0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008af4:	6593      	str	r3, [r2, #88]	; 0x58
 8008af6:	4b52      	ldr	r3, [pc, #328]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008afa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008afe:	61bb      	str	r3, [r7, #24]
 8008b00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008b02:	4b4f      	ldr	r3, [pc, #316]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b06:	4a4e      	ldr	r2, [pc, #312]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008b08:	f043 0301 	orr.w	r3, r3, #1
 8008b0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008b0e:	4b4c      	ldr	r3, [pc, #304]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b12:	f003 0301 	and.w	r3, r3, #1
 8008b16:	617b      	str	r3, [r7, #20]
 8008b18:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8008b1a:	2303      	movs	r3, #3
 8008b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b1e:	2302      	movs	r3, #2
 8008b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b22:	2300      	movs	r3, #0
 8008b24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b26:	2303      	movs	r3, #3
 8008b28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8008b2a:	2308      	movs	r3, #8
 8008b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008b2e:	f107 031c 	add.w	r3, r7, #28
 8008b32:	4619      	mov	r1, r3
 8008b34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008b38:	f7f8 f948 	bl	8000dcc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8008b3c:	4b41      	ldr	r3, [pc, #260]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b3e:	4a42      	ldr	r2, [pc, #264]	; (8008c48 <HAL_UART_MspInit+0x180>)
 8008b40:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 8008b42:	4b40      	ldr	r3, [pc, #256]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b44:	2202      	movs	r2, #2
 8008b46:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008b48:	4b3e      	ldr	r3, [pc, #248]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008b4e:	4b3d      	ldr	r3, [pc, #244]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008b54:	4b3b      	ldr	r3, [pc, #236]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b56:	2280      	movs	r2, #128	; 0x80
 8008b58:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008b5a:	4b3a      	ldr	r3, [pc, #232]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008b60:	4b38      	ldr	r3, [pc, #224]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b62:	2200      	movs	r2, #0
 8008b64:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8008b66:	4b37      	ldr	r3, [pc, #220]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b68:	2200      	movs	r2, #0
 8008b6a:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8008b6c:	4b35      	ldr	r3, [pc, #212]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b6e:	2200      	movs	r2, #0
 8008b70:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8008b72:	4834      	ldr	r0, [pc, #208]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b74:	f7f7 fea8 	bl	80008c8 <HAL_DMA_Init>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d001      	beq.n	8008b82 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 8008b7e:	f7fe ff9f 	bl	8007ac0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	4a2f      	ldr	r2, [pc, #188]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b86:	66da      	str	r2, [r3, #108]	; 0x6c
 8008b88:	4a2e      	ldr	r2, [pc, #184]	; (8008c44 <HAL_UART_MspInit+0x17c>)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8008b8e:	2200      	movs	r2, #0
 8008b90:	2100      	movs	r1, #0
 8008b92:	2034      	movs	r0, #52	; 0x34
 8008b94:	f7f7 fe61 	bl	800085a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8008b98:	2034      	movs	r0, #52	; 0x34
 8008b9a:	f7f7 fe7a 	bl	8000892 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8008b9e:	e049      	b.n	8008c34 <HAL_UART_MspInit+0x16c>
  else if(huart->Instance==USART2)
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a29      	ldr	r2, [pc, #164]	; (8008c4c <HAL_UART_MspInit+0x184>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d144      	bne.n	8008c34 <HAL_UART_MspInit+0x16c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008baa:	4b25      	ldr	r3, [pc, #148]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bae:	4a24      	ldr	r2, [pc, #144]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008bb4:	6593      	str	r3, [r2, #88]	; 0x58
 8008bb6:	4b22      	ldr	r3, [pc, #136]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bbe:	613b      	str	r3, [r7, #16]
 8008bc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008bc2:	4b1f      	ldr	r3, [pc, #124]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bc6:	4a1e      	ldr	r2, [pc, #120]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bc8:	f043 0301 	orr.w	r3, r3, #1
 8008bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008bce:	4b1c      	ldr	r3, [pc, #112]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bd2:	f003 0301 	and.w	r3, r3, #1
 8008bd6:	60fb      	str	r3, [r7, #12]
 8008bd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008bda:	4b19      	ldr	r3, [pc, #100]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bde:	4a18      	ldr	r2, [pc, #96]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008be0:	f043 0308 	orr.w	r3, r3, #8
 8008be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008be6:	4b16      	ldr	r3, [pc, #88]	; (8008c40 <HAL_UART_MspInit+0x178>)
 8008be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008bea:	f003 0308 	and.w	r3, r3, #8
 8008bee:	60bb      	str	r3, [r7, #8]
 8008bf0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8008bf2:	2308      	movs	r3, #8
 8008bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bf6:	2302      	movs	r3, #2
 8008bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008bfe:	2303      	movs	r3, #3
 8008c00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008c02:	2307      	movs	r3, #7
 8008c04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c06:	f107 031c 	add.w	r3, r7, #28
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008c10:	f7f8 f8dc 	bl	8000dcc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008c14:	2320      	movs	r3, #32
 8008c16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c18:	2302      	movs	r3, #2
 8008c1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c20:	2303      	movs	r3, #3
 8008c22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008c24:	2307      	movs	r3, #7
 8008c26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008c28:	f107 031c 	add.w	r3, r7, #28
 8008c2c:	4619      	mov	r1, r3
 8008c2e:	4808      	ldr	r0, [pc, #32]	; (8008c50 <HAL_UART_MspInit+0x188>)
 8008c30:	f7f8 f8cc 	bl	8000dcc <HAL_GPIO_Init>
}
 8008c34:	bf00      	nop
 8008c36:	3730      	adds	r7, #48	; 0x30
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	40004c00 	.word	0x40004c00
 8008c40:	40021000 	.word	0x40021000
 8008c44:	20000210 	.word	0x20000210
 8008c48:	40020458 	.word	0x40020458
 8008c4c:	40004400 	.word	0x40004400
 8008c50:	48000c00 	.word	0x48000c00

08008c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008c54:	b480      	push	{r7}
 8008c56:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008c58:	bf00      	nop
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c60:	4770      	bx	lr

08008c62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008c62:	b480      	push	{r7}
 8008c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008c66:	e7fe      	b.n	8008c66 <HardFault_Handler+0x4>

08008c68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008c6c:	e7fe      	b.n	8008c6c <MemManage_Handler+0x4>

08008c6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008c72:	e7fe      	b.n	8008c72 <BusFault_Handler+0x4>

08008c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008c74:	b480      	push	{r7}
 8008c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008c78:	e7fe      	b.n	8008c78 <UsageFault_Handler+0x4>

08008c7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008c7a:	b480      	push	{r7}
 8008c7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008c7e:	bf00      	nop
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008c8c:	bf00      	nop
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c94:	4770      	bx	lr

08008c96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008c96:	b480      	push	{r7}
 8008c98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008c9a:	bf00      	nop
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008ca8:	f7f7 fcbc 	bl	8000624 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008cac:	bf00      	nop
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8008cb4:	4802      	ldr	r0, [pc, #8]	; (8008cc0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8008cb6:	f7fa fef9 	bl	8003aac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8008cba:	bf00      	nop
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	20000454 	.word	0x20000454

08008cc4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8008cc8:	4827      	ldr	r0, [pc, #156]	; (8008d68 <UART4_IRQHandler+0xa4>)
 8008cca:	f7fb fc2f 	bl	800452c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) { //Judging whether it is idle interruption
 8008cce:	4b26      	ldr	r3, [pc, #152]	; (8008d68 <UART4_IRQHandler+0xa4>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	69db      	ldr	r3, [r3, #28]
 8008cd4:	f003 0310 	and.w	r3, r3, #16
 8008cd8:	2b10      	cmp	r3, #16
 8008cda:	d143      	bne.n	8008d64 <UART4_IRQHandler+0xa0>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8008cdc:	4b22      	ldr	r3, [pc, #136]	; (8008d68 <UART4_IRQHandler+0xa4>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	2210      	movs	r2, #16
 8008ce2:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 8008ce4:	4820      	ldr	r0, [pc, #128]	; (8008d68 <UART4_IRQHandler+0xa4>)
 8008ce6:	f7fb fbb5 	bl	8004454 <HAL_UART_DMAStop>
  	//uint8_t data_length  = 2000 - __HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
  	if (wait_for_send_ok == 1) {
 8008cea:	4b20      	ldr	r3, [pc, #128]	; (8008d6c <UART4_IRQHandler+0xa8>)
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d11a      	bne.n	8008d28 <UART4_IRQHandler+0x64>
  		if (strstr(esp_recv_buf, ">") == NULL) {
 8008cf2:	213e      	movs	r1, #62	; 0x3e
 8008cf4:	481e      	ldr	r0, [pc, #120]	; (8008d70 <UART4_IRQHandler+0xac>)
 8008cf6:	f001 f895 	bl	8009e24 <strchr>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d10c      	bne.n	8008d1a <UART4_IRQHandler+0x56>
			HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8008d00:	4b1c      	ldr	r3, [pc, #112]	; (8008d74 <UART4_IRQHandler+0xb0>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008d08:	4919      	ldr	r1, [pc, #100]	; (8008d70 <UART4_IRQHandler+0xac>)
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	f7fb fb1e 	bl	800434c <HAL_UART_Receive_DMA>
			printf("Not good to send: %s\r\n", esp_recv_buf);
 8008d10:	4917      	ldr	r1, [pc, #92]	; (8008d70 <UART4_IRQHandler+0xac>)
 8008d12:	4819      	ldr	r0, [pc, #100]	; (8008d78 <UART4_IRQHandler+0xb4>)
 8008d14:	f000 ff2a 	bl	8009b6c <iprintf>
			return;
 8008d18:	e024      	b.n	8008d64 <UART4_IRQHandler+0xa0>
		} else {
			wait_for_send_ok = 0;
 8008d1a:	4b14      	ldr	r3, [pc, #80]	; (8008d6c <UART4_IRQHandler+0xa8>)
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	601a      	str	r2, [r3, #0]
			good_for_send = 1;
 8008d20:	4b16      	ldr	r3, [pc, #88]	; (8008d7c <UART4_IRQHandler+0xb8>)
 8008d22:	2201      	movs	r2, #1
 8008d24:	601a      	str	r2, [r3, #0]
 8008d26:	e01d      	b.n	8008d64 <UART4_IRQHandler+0xa0>
		}
  	} else if (wait_for_message_response == 1) {
 8008d28:	4b15      	ldr	r3, [pc, #84]	; (8008d80 <UART4_IRQHandler+0xbc>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2b01      	cmp	r3, #1
 8008d2e:	d119      	bne.n	8008d64 <UART4_IRQHandler+0xa0>
  		if (strstr(esp_recv_buf, "HTTP") == NULL) {
 8008d30:	4914      	ldr	r1, [pc, #80]	; (8008d84 <UART4_IRQHandler+0xc0>)
 8008d32:	480f      	ldr	r0, [pc, #60]	; (8008d70 <UART4_IRQHandler+0xac>)
 8008d34:	f001 f8a9 	bl	8009e8a <strstr>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d10c      	bne.n	8008d58 <UART4_IRQHandler+0x94>
			HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 8008d3e:	4b0d      	ldr	r3, [pc, #52]	; (8008d74 <UART4_IRQHandler+0xb0>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008d46:	490a      	ldr	r1, [pc, #40]	; (8008d70 <UART4_IRQHandler+0xac>)
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7fb faff 	bl	800434c <HAL_UART_Receive_DMA>
			printf("Not real response: %s\r\n", esp_recv_buf);
 8008d4e:	4908      	ldr	r1, [pc, #32]	; (8008d70 <UART4_IRQHandler+0xac>)
 8008d50:	480d      	ldr	r0, [pc, #52]	; (8008d88 <UART4_IRQHandler+0xc4>)
 8008d52:	f000 ff0b 	bl	8009b6c <iprintf>
			return;
 8008d56:	e005      	b.n	8008d64 <UART4_IRQHandler+0xa0>
		} else {
			wait_for_message_response = 0;
 8008d58:	4b09      	ldr	r3, [pc, #36]	; (8008d80 <UART4_IRQHandler+0xbc>)
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	601a      	str	r2, [r3, #0]
			message_pending_handling = 1;
 8008d5e:	4b0b      	ldr	r3, [pc, #44]	; (8008d8c <UART4_IRQHandler+0xc8>)
 8008d60:	2201      	movs	r2, #1
 8008d62:	601a      	str	r2, [r3, #0]
		}
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	200002f0 	.word	0x200002f0
 8008d6c:	20000cd0 	.word	0x20000cd0
 8008d70:	20000500 	.word	0x20000500
 8008d74:	20000cd4 	.word	0x20000cd4
 8008d78:	0800b264 	.word	0x0800b264
 8008d7c:	20000cd8 	.word	0x20000cd8
 8008d80:	200004f8 	.word	0x200004f8
 8008d84:	0800b27c 	.word	0x0800b27c
 8008d88:	0800b284 	.word	0x0800b284
 8008d8c:	200004fc 	.word	0x200004fc

08008d90 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8008d90:	b580      	push	{r7, lr}
 8008d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8008d94:	4802      	ldr	r0, [pc, #8]	; (8008da0 <DMA2_Channel5_IRQHandler+0x10>)
 8008d96:	f7f7 ff2e 	bl	8000bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8008d9a:	bf00      	nop
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	20000210 	.word	0x20000210

08008da4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008dac:	4b11      	ldr	r3, [pc, #68]	; (8008df4 <_sbrk+0x50>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d102      	bne.n	8008dba <_sbrk+0x16>
		heap_end = &end;
 8008db4:	4b0f      	ldr	r3, [pc, #60]	; (8008df4 <_sbrk+0x50>)
 8008db6:	4a10      	ldr	r2, [pc, #64]	; (8008df8 <_sbrk+0x54>)
 8008db8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008dba:	4b0e      	ldr	r3, [pc, #56]	; (8008df4 <_sbrk+0x50>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008dc0:	4b0c      	ldr	r3, [pc, #48]	; (8008df4 <_sbrk+0x50>)
 8008dc2:	681a      	ldr	r2, [r3, #0]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	466a      	mov	r2, sp
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d907      	bls.n	8008dde <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008dce:	f000 fdd5 	bl	800997c <__errno>
 8008dd2:	4602      	mov	r2, r0
 8008dd4:	230c      	movs	r3, #12
 8008dd6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8008dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ddc:	e006      	b.n	8008dec <_sbrk+0x48>
	}

	heap_end += incr;
 8008dde:	4b05      	ldr	r3, [pc, #20]	; (8008df4 <_sbrk+0x50>)
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4413      	add	r3, r2
 8008de6:	4a03      	ldr	r2, [pc, #12]	; (8008df4 <_sbrk+0x50>)
 8008de8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8008dea:	68fb      	ldr	r3, [r7, #12]
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	200001fc 	.word	0x200001fc
 8008df8:	20000ce8 	.word	0x20000ce8

08008dfc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008e00:	4b17      	ldr	r3, [pc, #92]	; (8008e60 <SystemInit+0x64>)
 8008e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e06:	4a16      	ldr	r2, [pc, #88]	; (8008e60 <SystemInit+0x64>)
 8008e08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008e0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008e10:	4b14      	ldr	r3, [pc, #80]	; (8008e64 <SystemInit+0x68>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a13      	ldr	r2, [pc, #76]	; (8008e64 <SystemInit+0x68>)
 8008e16:	f043 0301 	orr.w	r3, r3, #1
 8008e1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8008e1c:	4b11      	ldr	r3, [pc, #68]	; (8008e64 <SystemInit+0x68>)
 8008e1e:	2200      	movs	r2, #0
 8008e20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8008e22:	4b10      	ldr	r3, [pc, #64]	; (8008e64 <SystemInit+0x68>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a0f      	ldr	r2, [pc, #60]	; (8008e64 <SystemInit+0x68>)
 8008e28:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008e2c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008e30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8008e32:	4b0c      	ldr	r3, [pc, #48]	; (8008e64 <SystemInit+0x68>)
 8008e34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008e38:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008e3a:	4b0a      	ldr	r3, [pc, #40]	; (8008e64 <SystemInit+0x68>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a09      	ldr	r2, [pc, #36]	; (8008e64 <SystemInit+0x68>)
 8008e40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008e44:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008e46:	4b07      	ldr	r3, [pc, #28]	; (8008e64 <SystemInit+0x68>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008e4c:	4b04      	ldr	r3, [pc, #16]	; (8008e60 <SystemInit+0x64>)
 8008e4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8008e52:	609a      	str	r2, [r3, #8]
#endif
}
 8008e54:	bf00      	nop
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr
 8008e5e:	bf00      	nop
 8008e60:	e000ed00 	.word	0xe000ed00
 8008e64:	40021000 	.word	0x40021000

08008e68 <count_digits>:
#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
	int digits = 0;
 8008e70:	2300      	movs	r3, #0
 8008e72:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8008e74:	e00a      	b.n	8008e8c <count_digits+0x24>
		n /= 10;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	4a09      	ldr	r2, [pc, #36]	; (8008ea0 <count_digits+0x38>)
 8008e7a:	fb82 1203 	smull	r1, r2, r2, r3
 8008e7e:	1092      	asrs	r2, r2, #2
 8008e80:	17db      	asrs	r3, r3, #31
 8008e82:	1ad3      	subs	r3, r2, r3
 8008e84:	607b      	str	r3, [r7, #4]
		++digits;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	3301      	adds	r3, #1
 8008e8a:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d1f1      	bne.n	8008e76 <count_digits+0xe>
	}
	return digits;
 8008e92:	68fb      	ldr	r3, [r7, #12]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3714      	adds	r7, #20
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr
 8008ea0:	66666667 	.word	0x66666667

08008ea4 <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 8008ea4:	b480      	push	{r7}
 8008ea6:	b087      	sub	sp, #28
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	617b      	str	r3, [r7, #20]
 8008eb4:	e00a      	b.n	8008ecc <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	441a      	add	r2, r3
 8008ebc:	697b      	ldr	r3, [r7, #20]
 8008ebe:	68b9      	ldr	r1, [r7, #8]
 8008ec0:	440b      	add	r3, r1
 8008ec2:	7812      	ldrb	r2, [r2, #0]
 8008ec4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	3301      	adds	r3, #1
 8008eca:	617b      	str	r3, [r7, #20]
 8008ecc:	697a      	ldr	r2, [r7, #20]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	429a      	cmp	r2, r3
 8008ed2:	dbf0      	blt.n	8008eb6 <str_to_uint+0x12>
	}
}
 8008ed4:	bf00      	nop
 8008ed6:	371c      	adds	r7, #28
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <esp8266_init>:
// set up the module and connect to internet
// currently uses blocking/polling so is dumb but is during setup so not the end of the world
// pass huart for esp, connection=0 for heroku, 1 for ptsv2
// TODO: set up to take in wifi name and password as params
// TODO: add set up verification checks
void esp8266_init(UART_HandleTypeDef* huart, SPI_HandleTypeDef* display, int wifi, int fast) {
 8008ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ee2:	b0d5      	sub	sp, #340	; 0x154
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	f107 040c 	add.w	r4, r7, #12
 8008eea:	6020      	str	r0, [r4, #0]
 8008eec:	f107 0008 	add.w	r0, r7, #8
 8008ef0:	6001      	str	r1, [r0, #0]
 8008ef2:	1d39      	adds	r1, r7, #4
 8008ef4:	600a      	str	r2, [r1, #0]
 8008ef6:	463a      	mov	r2, r7
 8008ef8:	6013      	str	r3, [r2, #0]
	esp_huart = huart;
 8008efa:	4acb      	ldr	r2, [pc, #812]	; (8009228 <esp8266_init+0x348>)
 8008efc:	f107 030c 	add.w	r3, r7, #12
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	6013      	str	r3, [r2, #0]
	display_handle = display;
 8008f04:	4ac9      	ldr	r2, [pc, #804]	; (800922c <esp8266_init+0x34c>)
 8008f06:	f107 0308 	add.w	r3, r7, #8
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 8008f0e:	4bc8      	ldr	r3, [pc, #800]	; (8009230 <esp8266_init+0x350>)
 8008f10:	2200      	movs	r2, #0
 8008f12:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 8008f14:	4bc7      	ldr	r3, [pc, #796]	; (8009234 <esp8266_init+0x354>)
 8008f16:	2200      	movs	r2, #0
 8008f18:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 8008f1a:	4bc7      	ldr	r3, [pc, #796]	; (8009238 <esp8266_init+0x358>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8008f20:	4bc6      	ldr	r3, [pc, #792]	; (800923c <esp8266_init+0x35c>)
 8008f22:	2201      	movs	r2, #1
 8008f24:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 8008f26:	4bc6      	ldr	r3, [pc, #792]	; (8009240 <esp8266_init+0x360>)
 8008f28:	2200      	movs	r2, #0
 8008f2a:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 8008f2c:	4bc5      	ldr	r3, [pc, #788]	; (8009244 <esp8266_init+0x364>)
 8008f2e:	2200      	movs	r2, #0
 8008f30:	601a      	str	r2, [r3, #0]

	// reset
	if (fast != 1) {
 8008f32:	463b      	mov	r3, r7
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d06b      	beq.n	8009012 <esp8266_init+0x132>
		printf("reset...\r\n");
 8008f3a:	48c3      	ldr	r0, [pc, #780]	; (8009248 <esp8266_init+0x368>)
 8008f3c:	f000 fe8a 	bl	8009c54 <puts>
		uint8_t reset[] = "AT+RST\r\n";
 8008f40:	4ac2      	ldr	r2, [pc, #776]	; (800924c <esp8266_init+0x36c>)
 8008f42:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8008f46:	ca07      	ldmia	r2, {r0, r1, r2}
 8008f48:	c303      	stmia	r3!, {r0, r1}
 8008f4a:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 8008f4c:	4bb6      	ldr	r3, [pc, #728]	; (8009228 <esp8266_init+0x348>)
 8008f4e:	6818      	ldr	r0, [r3, #0]
 8008f50:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
 8008f54:	2364      	movs	r3, #100	; 0x64
 8008f56:	2209      	movs	r2, #9
 8008f58:	f7fa fff6 	bl	8003f48 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8008f5c:	4bb2      	ldr	r3, [pc, #712]	; (8009228 <esp8266_init+0x348>)
 8008f5e:	6818      	ldr	r0, [r3, #0]
 8008f60:	f241 3388 	movw	r3, #5000	; 0x1388
 8008f64:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008f68:	49b9      	ldr	r1, [pc, #740]	; (8009250 <esp8266_init+0x370>)
 8008f6a:	f7fb f880 	bl	800406e <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8008f6e:	49b8      	ldr	r1, [pc, #736]	; (8009250 <esp8266_init+0x370>)
 8008f70:	48b8      	ldr	r0, [pc, #736]	; (8009254 <esp8266_init+0x374>)
 8008f72:	f000 fdfb 	bl	8009b6c <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8008f76:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008f7a:	2100      	movs	r1, #0
 8008f7c:	48b4      	ldr	r0, [pc, #720]	; (8009250 <esp8266_init+0x370>)
 8008f7e:	f000 fd44 	bl	8009a0a <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 8008f82:	48b5      	ldr	r0, [pc, #724]	; (8009258 <esp8266_init+0x378>)
 8008f84:	f000 fe66 	bl	8009c54 <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 8008f88:	4bb4      	ldr	r3, [pc, #720]	; (800925c <esp8266_init+0x37c>)
 8008f8a:	f107 04e8 	add.w	r4, r7, #232	; 0xe8
 8008f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008f90:	c407      	stmia	r4!, {r0, r1, r2}
 8008f92:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 8008f94:	4ba4      	ldr	r3, [pc, #656]	; (8009228 <esp8266_init+0x348>)
 8008f96:	6818      	ldr	r0, [r3, #0]
 8008f98:	f107 01e8 	add.w	r1, r7, #232	; 0xe8
 8008f9c:	2364      	movs	r3, #100	; 0x64
 8008f9e:	220e      	movs	r2, #14
 8008fa0:	f7fa ffd2 	bl	8003f48 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8008fa4:	4ba0      	ldr	r3, [pc, #640]	; (8009228 <esp8266_init+0x348>)
 8008fa6:	6818      	ldr	r0, [r3, #0]
 8008fa8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008fac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008fb0:	49a7      	ldr	r1, [pc, #668]	; (8009250 <esp8266_init+0x370>)
 8008fb2:	f7fb f85c 	bl	800406e <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8008fb6:	49a6      	ldr	r1, [pc, #664]	; (8009250 <esp8266_init+0x370>)
 8008fb8:	48a6      	ldr	r0, [pc, #664]	; (8009254 <esp8266_init+0x374>)
 8008fba:	f000 fdd7 	bl	8009b6c <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8008fbe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008fc2:	2100      	movs	r1, #0
 8008fc4:	48a2      	ldr	r0, [pc, #648]	; (8009250 <esp8266_init+0x370>)
 8008fc6:	f000 fd20 	bl	8009a0a <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 8008fca:	48a5      	ldr	r0, [pc, #660]	; (8009260 <esp8266_init+0x380>)
 8008fcc:	f000 fe42 	bl	8009c54 <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 8008fd0:	4ba4      	ldr	r3, [pc, #656]	; (8009264 <esp8266_init+0x384>)
 8008fd2:	f107 04d8 	add.w	r4, r7, #216	; 0xd8
 8008fd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008fd8:	c407      	stmia	r4!, {r0, r1, r2}
 8008fda:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 8008fdc:	4b92      	ldr	r3, [pc, #584]	; (8009228 <esp8266_init+0x348>)
 8008fde:	6818      	ldr	r0, [r3, #0]
 8008fe0:	f107 01d8 	add.w	r1, r7, #216	; 0xd8
 8008fe4:	2364      	movs	r3, #100	; 0x64
 8008fe6:	220e      	movs	r2, #14
 8008fe8:	f7fa ffae 	bl	8003f48 <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 8008fec:	4b8e      	ldr	r3, [pc, #568]	; (8009228 <esp8266_init+0x348>)
 8008fee:	6818      	ldr	r0, [r3, #0]
 8008ff0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008ff4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8008ff8:	4995      	ldr	r1, [pc, #596]	; (8009250 <esp8266_init+0x370>)
 8008ffa:	f7fb f838 	bl	800406e <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 8008ffe:	4994      	ldr	r1, [pc, #592]	; (8009250 <esp8266_init+0x370>)
 8009000:	4894      	ldr	r0, [pc, #592]	; (8009254 <esp8266_init+0x374>)
 8009002:	f000 fdb3 	bl	8009b6c <iprintf>
		memset(esp_recv_buf, 0, 2000);
 8009006:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800900a:	2100      	movs	r1, #0
 800900c:	4890      	ldr	r0, [pc, #576]	; (8009250 <esp8266_init+0x370>)
 800900e:	f000 fcfc 	bl	8009a0a <memset>
	}

	// connect to given wifi
	if (wifi != 0) {
 8009012:	1d3b      	adds	r3, r7, #4
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	f000 814f 	beq.w	80092ba <esp8266_init+0x3da>
	  printf("connect to wifi...\r\n");
 800901c:	4892      	ldr	r0, [pc, #584]	; (8009268 <esp8266_init+0x388>)
 800901e:	f000 fe19 	bl	8009c54 <puts>
	  if (wifi == 2) {
 8009022:	1d3b      	adds	r3, r7, #4
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b02      	cmp	r3, #2
 8009028:	d128      	bne.n	800907c <esp8266_init+0x19c>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 800902a:	4b90      	ldr	r3, [pc, #576]	; (800926c <esp8266_init+0x38c>)
 800902c:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8009030:	461d      	mov	r5, r3
 8009032:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009034:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009036:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009038:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800903a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800903e:	6020      	str	r0, [r4, #0]
 8009040:	3404      	adds	r4, #4
 8009042:	7021      	strb	r1, [r4, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 8009044:	4b78      	ldr	r3, [pc, #480]	; (8009228 <esp8266_init+0x348>)
 8009046:	6818      	ldr	r0, [r3, #0]
 8009048:	f107 0174 	add.w	r1, r7, #116	; 0x74
 800904c:	2364      	movs	r3, #100	; 0x64
 800904e:	2225      	movs	r2, #37	; 0x25
 8009050:	f7fa ff7a 	bl	8003f48 <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 8009054:	4b74      	ldr	r3, [pc, #464]	; (8009228 <esp8266_init+0x348>)
 8009056:	6818      	ldr	r0, [r3, #0]
 8009058:	f242 7310 	movw	r3, #10000	; 0x2710
 800905c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009060:	497b      	ldr	r1, [pc, #492]	; (8009250 <esp8266_init+0x370>)
 8009062:	f7fb f804 	bl	800406e <HAL_UART_Receive>
		  printf("%s\r\n", esp_recv_buf);
 8009066:	497a      	ldr	r1, [pc, #488]	; (8009250 <esp8266_init+0x370>)
 8009068:	487a      	ldr	r0, [pc, #488]	; (8009254 <esp8266_init+0x374>)
 800906a:	f000 fd7f 	bl	8009b6c <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 800906e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009072:	2100      	movs	r1, #0
 8009074:	4876      	ldr	r0, [pc, #472]	; (8009250 <esp8266_init+0x370>)
 8009076:	f000 fcc8 	bl	8009a0a <memset>
 800907a:	e11e      	b.n	80092ba <esp8266_init+0x3da>
	  } else {
		  uint8_t wifi_name[100];
		  memset(wifi_name, 0, 100);
 800907c:	f107 0310 	add.w	r3, r7, #16
 8009080:	2264      	movs	r2, #100	; 0x64
 8009082:	2100      	movs	r1, #0
 8009084:	4618      	mov	r0, r3
 8009086:	f000 fcc0 	bl	8009a0a <memset>
		  printf("Please scan QR code for WiFi name:\r\n");
 800908a:	4879      	ldr	r0, [pc, #484]	; (8009270 <esp8266_init+0x390>)
 800908c:	f000 fde2 	bl	8009c54 <puts>
		  while (wifi_name[0] == 0) {
 8009090:	e008      	b.n	80090a4 <esp8266_init+0x1c4>
			  HAL_UART_Receive(qr_huart, wifi_name, 100, 1000);
 8009092:	4b78      	ldr	r3, [pc, #480]	; (8009274 <esp8266_init+0x394>)
 8009094:	6818      	ldr	r0, [r3, #0]
 8009096:	f107 0110 	add.w	r1, r7, #16
 800909a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800909e:	2264      	movs	r2, #100	; 0x64
 80090a0:	f7fa ffe5 	bl	800406e <HAL_UART_Receive>
		  while (wifi_name[0] == 0) {
 80090a4:	f107 0310 	add.w	r3, r7, #16
 80090a8:	781b      	ldrb	r3, [r3, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d0f1      	beq.n	8009092 <esp8266_init+0x1b2>
		  }
		  printf("%s\r\n", wifi_name);
 80090ae:	f107 0310 	add.w	r3, r7, #16
 80090b2:	4619      	mov	r1, r3
 80090b4:	4867      	ldr	r0, [pc, #412]	; (8009254 <esp8266_init+0x374>)
 80090b6:	f000 fd59 	bl	8009b6c <iprintf>
		  wifi_name[strlen(wifi_name)-1] = 0; // remove ending newline
 80090ba:	f107 0310 	add.w	r3, r7, #16
 80090be:	4618      	mov	r0, r3
 80090c0:	f7f7 f886 	bl	80001d0 <strlen>
 80090c4:	4603      	mov	r3, r0
 80090c6:	3b01      	subs	r3, #1
 80090c8:	f107 0210 	add.w	r2, r7, #16
 80090cc:	2100      	movs	r1, #0
 80090ce:	54d1      	strb	r1, [r2, r3]

		  uint8_t wifi_pass[100];
		  memset(wifi_pass, 0, 100);
 80090d0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80090d4:	2264      	movs	r2, #100	; 0x64
 80090d6:	2100      	movs	r1, #0
 80090d8:	4618      	mov	r0, r3
 80090da:	f000 fc96 	bl	8009a0a <memset>
		  printf("Please scan QR code for WiFi password:\r\n");
 80090de:	4866      	ldr	r0, [pc, #408]	; (8009278 <esp8266_init+0x398>)
 80090e0:	f000 fdb8 	bl	8009c54 <puts>
		  while (wifi_pass[0] == 0) {
 80090e4:	e008      	b.n	80090f8 <esp8266_init+0x218>
			  HAL_UART_Receive(qr_huart, wifi_pass, 100, 1000);
 80090e6:	4b63      	ldr	r3, [pc, #396]	; (8009274 <esp8266_init+0x394>)
 80090e8:	6818      	ldr	r0, [r3, #0]
 80090ea:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80090ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80090f2:	2264      	movs	r2, #100	; 0x64
 80090f4:	f7fa ffbb 	bl	800406e <HAL_UART_Receive>
		  while (wifi_pass[0] == 0) {
 80090f8:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d0f2      	beq.n	80090e6 <esp8266_init+0x206>
		  }
		  printf("%s\r\n", wifi_pass);
 8009100:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009104:	4619      	mov	r1, r3
 8009106:	4853      	ldr	r0, [pc, #332]	; (8009254 <esp8266_init+0x374>)
 8009108:	f000 fd30 	bl	8009b6c <iprintf>
		  wifi_pass[strlen(wifi_pass)-1] = 0; // remove ending newline
 800910c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009110:	4618      	mov	r0, r3
 8009112:	f7f7 f85d 	bl	80001d0 <strlen>
 8009116:	4603      	mov	r3, r0
 8009118:	3b01      	subs	r3, #1
 800911a:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800911e:	4413      	add	r3, r2
 8009120:	2200      	movs	r2, #0
 8009122:	f803 2cdc 	strb.w	r2, [r3, #-220]

		  int c_size = strlen(wifi_name) + strlen(wifi_pass) + 16;
 8009126:	f107 0310 	add.w	r3, r7, #16
 800912a:	4618      	mov	r0, r3
 800912c:	f7f7 f850 	bl	80001d0 <strlen>
 8009130:	4604      	mov	r4, r0
 8009132:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009136:	4618      	mov	r0, r3
 8009138:	f7f7 f84a 	bl	80001d0 <strlen>
 800913c:	4603      	mov	r3, r0
 800913e:	4423      	add	r3, r4
 8009140:	3310      	adds	r3, #16
 8009142:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
		  uint8_t connect[c_size];
 8009146:	f8d7 514c 	ldr.w	r5, [r7, #332]	; 0x14c
 800914a:	466b      	mov	r3, sp
 800914c:	461e      	mov	r6, r3
 800914e:	1e6b      	subs	r3, r5, #1
 8009150:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8009154:	462b      	mov	r3, r5
 8009156:	4619      	mov	r1, r3
 8009158:	f04f 0200 	mov.w	r2, #0
 800915c:	f04f 0300 	mov.w	r3, #0
 8009160:	f04f 0400 	mov.w	r4, #0
 8009164:	00d4      	lsls	r4, r2, #3
 8009166:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800916a:	00cb      	lsls	r3, r1, #3
 800916c:	462b      	mov	r3, r5
 800916e:	4619      	mov	r1, r3
 8009170:	f04f 0200 	mov.w	r2, #0
 8009174:	f04f 0300 	mov.w	r3, #0
 8009178:	f04f 0400 	mov.w	r4, #0
 800917c:	00d4      	lsls	r4, r2, #3
 800917e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009182:	00cb      	lsls	r3, r1, #3
 8009184:	462b      	mov	r3, r5
 8009186:	3307      	adds	r3, #7
 8009188:	08db      	lsrs	r3, r3, #3
 800918a:	00db      	lsls	r3, r3, #3
 800918c:	ebad 0d03 	sub.w	sp, sp, r3
 8009190:	466b      	mov	r3, sp
 8009192:	3300      	adds	r3, #0
 8009194:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
		  char connect_str[c_size];
 8009198:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 800919c:	1e43      	subs	r3, r0, #1
 800919e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80091a2:	4603      	mov	r3, r0
 80091a4:	4619      	mov	r1, r3
 80091a6:	f04f 0200 	mov.w	r2, #0
 80091aa:	f04f 0300 	mov.w	r3, #0
 80091ae:	f04f 0400 	mov.w	r4, #0
 80091b2:	00d4      	lsls	r4, r2, #3
 80091b4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80091b8:	00cb      	lsls	r3, r1, #3
 80091ba:	4603      	mov	r3, r0
 80091bc:	4619      	mov	r1, r3
 80091be:	f04f 0200 	mov.w	r2, #0
 80091c2:	f04f 0300 	mov.w	r3, #0
 80091c6:	f04f 0400 	mov.w	r4, #0
 80091ca:	00d4      	lsls	r4, r2, #3
 80091cc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80091d0:	00cb      	lsls	r3, r1, #3
 80091d2:	4603      	mov	r3, r0
 80091d4:	3307      	adds	r3, #7
 80091d6:	08db      	lsrs	r3, r3, #3
 80091d8:	00db      	lsls	r3, r3, #3
 80091da:	ebad 0d03 	sub.w	sp, sp, r3
 80091de:	466b      	mov	r3, sp
 80091e0:	3300      	adds	r3, #0
 80091e2:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
		  sprintf(connect_str, "AT+CWJAP=\"%s\",\"%s\"\r\n", wifi_name, wifi_pass);
 80091e6:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 80091ea:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80091ee:	f107 0210 	add.w	r2, r7, #16
 80091f2:	4922      	ldr	r1, [pc, #136]	; (800927c <esp8266_init+0x39c>)
 80091f4:	f000 fdf6 	bl	8009de4 <siprintf>
		  printf("Connection command: %s\r\n", connect_str);
 80091f8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80091fc:	4619      	mov	r1, r3
 80091fe:	4820      	ldr	r0, [pc, #128]	; (8009280 <esp8266_init+0x3a0>)
 8009200:	f000 fcb4 	bl	8009b6c <iprintf>
		  str_to_uint(connect_str, connect, 216);
 8009204:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8009208:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800920c:	22d8      	movs	r2, #216	; 0xd8
 800920e:	4618      	mov	r0, r3
 8009210:	f7ff fe48 	bl	8008ea4 <str_to_uint>
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 8009214:	4b04      	ldr	r3, [pc, #16]	; (8009228 <esp8266_init+0x348>)
 8009216:	6818      	ldr	r0, [r3, #0]
 8009218:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800921c:	b2aa      	uxth	r2, r5
 800921e:	2364      	movs	r3, #100	; 0x64
 8009220:	f7fa fe92 	bl	8003f48 <HAL_UART_Transmit>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 8009224:	e037      	b.n	8009296 <esp8266_init+0x3b6>
 8009226:	bf00      	nop
 8009228:	20000cd4 	.word	0x20000cd4
 800922c:	200002a8 	.word	0x200002a8
 8009230:	20000cd0 	.word	0x20000cd0
 8009234:	200004f8 	.word	0x200004f8
 8009238:	20000cd8 	.word	0x20000cd8
 800923c:	20000cdc 	.word	0x20000cdc
 8009240:	200004fc 	.word	0x200004fc
 8009244:	200002b0 	.word	0x200002b0
 8009248:	0800b29c 	.word	0x0800b29c
 800924c:	0800b3ac 	.word	0x0800b3ac
 8009250:	20000500 	.word	0x20000500
 8009254:	0800b2a8 	.word	0x0800b2a8
 8009258:	0800b2b0 	.word	0x0800b2b0
 800925c:	0800b3b8 	.word	0x0800b3b8
 8009260:	0800b2c0 	.word	0x0800b2c0
 8009264:	0800b3c8 	.word	0x0800b3c8
 8009268:	0800b2d4 	.word	0x0800b2d4
 800926c:	0800b3d8 	.word	0x0800b3d8
 8009270:	0800b2e8 	.word	0x0800b2e8
 8009274:	20000498 	.word	0x20000498
 8009278:	0800b30c 	.word	0x0800b30c
 800927c:	0800b334 	.word	0x0800b334
 8009280:	0800b34c 	.word	0x0800b34c
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 8009284:	4b2e      	ldr	r3, [pc, #184]	; (8009340 <esp8266_init+0x460>)
 8009286:	6818      	ldr	r0, [r3, #0]
 8009288:	f241 3388 	movw	r3, #5000	; 0x1388
 800928c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009290:	492c      	ldr	r1, [pc, #176]	; (8009344 <esp8266_init+0x464>)
 8009292:	f7fa feec 	bl	800406e <HAL_UART_Receive>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 8009296:	492c      	ldr	r1, [pc, #176]	; (8009348 <esp8266_init+0x468>)
 8009298:	482a      	ldr	r0, [pc, #168]	; (8009344 <esp8266_init+0x464>)
 800929a:	f000 fdf6 	bl	8009e8a <strstr>
 800929e:	4603      	mov	r3, r0
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d0ef      	beq.n	8009284 <esp8266_init+0x3a4>
		  }
		  printf("%s\r\n", esp_recv_buf);
 80092a4:	4927      	ldr	r1, [pc, #156]	; (8009344 <esp8266_init+0x464>)
 80092a6:	4829      	ldr	r0, [pc, #164]	; (800934c <esp8266_init+0x46c>)
 80092a8:	f000 fc60 	bl	8009b6c <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 80092ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80092b0:	2100      	movs	r1, #0
 80092b2:	4824      	ldr	r0, [pc, #144]	; (8009344 <esp8266_init+0x464>)
 80092b4:	f000 fba9 	bl	8009a0a <memset>
 80092b8:	46b5      	mov	sp, r6
	  }
	}

	// start tcp connection to server
	printf("connect to VQ web server...\r\n");
 80092ba:	4825      	ldr	r0, [pc, #148]	; (8009350 <esp8266_init+0x470>)
 80092bc:	f000 fcca 	bl	8009c54 <puts>
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 80092c0:	4b24      	ldr	r3, [pc, #144]	; (8009354 <esp8266_init+0x474>)
 80092c2:	f507 7482 	add.w	r4, r7, #260	; 0x104
 80092c6:	461d      	mov	r5, r3
 80092c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80092ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80092cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80092ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80092d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80092d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80092d4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80092d8:	6020      	str	r0, [r4, #0]
 80092da:	3404      	adds	r4, #4
 80092dc:	8021      	strh	r1, [r4, #0]
 80092de:	3402      	adds	r4, #2
 80092e0:	0c0b      	lsrs	r3, r1, #16
 80092e2:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 80092e4:	4b16      	ldr	r3, [pc, #88]	; (8009340 <esp8266_init+0x460>)
 80092e6:	6818      	ldr	r0, [r3, #0]
 80092e8:	f507 7182 	add.w	r1, r7, #260	; 0x104
 80092ec:	2364      	movs	r3, #100	; 0x64
 80092ee:	2237      	movs	r2, #55	; 0x37
 80092f0:	f7fa fe2a 	bl	8003f48 <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 80092f4:	4b12      	ldr	r3, [pc, #72]	; (8009340 <esp8266_init+0x460>)
 80092f6:	6818      	ldr	r0, [r3, #0]
 80092f8:	f241 3388 	movw	r3, #5000	; 0x1388
 80092fc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009300:	4910      	ldr	r1, [pc, #64]	; (8009344 <esp8266_init+0x464>)
 8009302:	f7fa feb4 	bl	800406e <HAL_UART_Receive>
	printf("%s\r\n", esp_recv_buf);
 8009306:	490f      	ldr	r1, [pc, #60]	; (8009344 <esp8266_init+0x464>)
 8009308:	4810      	ldr	r0, [pc, #64]	; (800934c <esp8266_init+0x46c>)
 800930a:	f000 fc2f 	bl	8009b6c <iprintf>
	memset(esp_recv_buf, 0, 2000);
 800930e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009312:	2100      	movs	r1, #0
 8009314:	480b      	ldr	r0, [pc, #44]	; (8009344 <esp8266_init+0x464>)
 8009316:	f000 fb78 	bl	8009a0a <memset>
	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 800931a:	4b09      	ldr	r3, [pc, #36]	; (8009340 <esp8266_init+0x460>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	681a      	ldr	r2, [r3, #0]
 8009322:	4b07      	ldr	r3, [pc, #28]	; (8009340 <esp8266_init+0x460>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f042 0210 	orr.w	r2, r2, #16
 800932c:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 800932e:	480a      	ldr	r0, [pc, #40]	; (8009358 <esp8266_init+0x478>)
 8009330:	f000 fc90 	bl	8009c54 <puts>
}
 8009334:	bf00      	nop
 8009336:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 800933a:	46bd      	mov	sp, r7
 800933c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800933e:	bf00      	nop
 8009340:	20000cd4 	.word	0x20000cd4
 8009344:	20000500 	.word	0x20000500
 8009348:	0800b368 	.word	0x0800b368
 800934c:	0800b2a8 	.word	0x0800b2a8
 8009350:	0800b374 	.word	0x0800b374
 8009354:	0800b400 	.word	0x0800b400
 8009358:	0800b394 	.word	0x0800b394

0800935c <new_message>:

void new_message(int type, uint8_t* url, int url_len) {
 800935c:	b580      	push	{r7, lr}
 800935e:	b086      	sub	sp, #24
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 8009368:	4823      	ldr	r0, [pc, #140]	; (80093f8 <new_message+0x9c>)
 800936a:	f000 fc73 	bl	8009c54 <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 800936e:	2010      	movs	r0, #16
 8009370:	f000 fb30 	bl	80099d4 <malloc>
 8009374:	4603      	mov	r3, r0
 8009376:	613b      	str	r3, [r7, #16]
	m->type = type;
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	68fa      	ldr	r2, [r7, #12]
 800937c:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	3301      	adds	r3, #1
 8009382:	4618      	mov	r0, r3
 8009384:	f000 fb26 	bl	80099d4 <malloc>
 8009388:	4603      	mov	r3, r0
 800938a:	461a      	mov	r2, r3
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 8009390:	693b      	ldr	r3, [r7, #16]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	68b9      	ldr	r1, [r7, #8]
 8009398:	4618      	mov	r0, r3
 800939a:	f000 fb2b 	bl	80099f4 <memcpy>
	m->url[url_len] = '\0';
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	685a      	ldr	r2, [r3, #4]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4413      	add	r3, r2
 80093a6:	2200      	movs	r2, #0
 80093a8:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	2200      	movs	r2, #0
 80093b4:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 80093b6:	4b11      	ldr	r3, [pc, #68]	; (80093fc <new_message+0xa0>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d106      	bne.n	80093cc <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 80093be:	4810      	ldr	r0, [pc, #64]	; (8009400 <new_message+0xa4>)
 80093c0:	f000 fc48 	bl	8009c54 <puts>
		message_queue_head = m;
 80093c4:	4a0d      	ldr	r2, [pc, #52]	; (80093fc <new_message+0xa0>)
 80093c6:	693b      	ldr	r3, [r7, #16]
 80093c8:	6013      	str	r3, [r2, #0]
 80093ca:	e00d      	b.n	80093e8 <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 80093cc:	4b0b      	ldr	r3, [pc, #44]	; (80093fc <new_message+0xa0>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 80093d2:	e002      	b.n	80093da <new_message+0x7e>
			tmp = tmp->next;
 80093d4:	697b      	ldr	r3, [r7, #20]
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d1f8      	bne.n	80093d4 <new_message+0x78>
		}
		tmp->next = m;
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	693a      	ldr	r2, [r7, #16]
 80093e6:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 80093e8:	4806      	ldr	r0, [pc, #24]	; (8009404 <new_message+0xa8>)
 80093ea:	f000 fc33 	bl	8009c54 <puts>
}
 80093ee:	bf00      	nop
 80093f0:	3718      	adds	r7, #24
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}
 80093f6:	bf00      	nop
 80093f8:	0800b438 	.word	0x0800b438
 80093fc:	200002b0 	.word	0x200002b0
 8009400:	0800b450 	.word	0x0800b450
 8009404:	0800b464 	.word	0x0800b464

08009408 <get_ok_to_send>:

void get_ok_to_send() {
 8009408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800940a:	b087      	sub	sp, #28
 800940c:	af00      	add	r7, sp, #0
 800940e:	466b      	mov	r3, sp
 8009410:	461e      	mov	r6, r3
	ready_for_next_message = 0;
 8009412:	4b45      	ldr	r3, [pc, #276]	; (8009528 <get_ok_to_send+0x120>)
 8009414:	2200      	movs	r2, #0
 8009416:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 8009418:	4b44      	ldr	r3, [pc, #272]	; (800952c <get_ok_to_send+0x124>)
 800941a:	2201      	movs	r2, #1
 800941c:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 800941e:	4b44      	ldr	r3, [pc, #272]	; (8009530 <get_ok_to_send+0x128>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	334e      	adds	r3, #78	; 0x4e
 800942a:	4618      	mov	r0, r3
 800942c:	f7ff fd1c 	bl	8008e68 <count_digits>
 8009430:	6138      	str	r0, [r7, #16]
	//printf("DIGITS=%d\r\n", digits);

	uint8_t send_cmd[digits + SEND_CMD_LEN];
 8009432:	693b      	ldr	r3, [r7, #16]
 8009434:	f103 050d 	add.w	r5, r3, #13
 8009438:	1e6b      	subs	r3, r5, #1
 800943a:	617b      	str	r3, [r7, #20]
 800943c:	462b      	mov	r3, r5
 800943e:	4619      	mov	r1, r3
 8009440:	f04f 0200 	mov.w	r2, #0
 8009444:	f04f 0300 	mov.w	r3, #0
 8009448:	f04f 0400 	mov.w	r4, #0
 800944c:	00d4      	lsls	r4, r2, #3
 800944e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009452:	00cb      	lsls	r3, r1, #3
 8009454:	462b      	mov	r3, r5
 8009456:	4619      	mov	r1, r3
 8009458:	f04f 0200 	mov.w	r2, #0
 800945c:	f04f 0300 	mov.w	r3, #0
 8009460:	f04f 0400 	mov.w	r4, #0
 8009464:	00d4      	lsls	r4, r2, #3
 8009466:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800946a:	00cb      	lsls	r3, r1, #3
 800946c:	462b      	mov	r3, r5
 800946e:	3307      	adds	r3, #7
 8009470:	08db      	lsrs	r3, r3, #3
 8009472:	00db      	lsls	r3, r3, #3
 8009474:	ebad 0d03 	sub.w	sp, sp, r3
 8009478:	466b      	mov	r3, sp
 800947a:	3300      	adds	r3, #0
 800947c:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	f103 000d 	add.w	r0, r3, #13
 8009484:	1e43      	subs	r3, r0, #1
 8009486:	607b      	str	r3, [r7, #4]
 8009488:	4603      	mov	r3, r0
 800948a:	4619      	mov	r1, r3
 800948c:	f04f 0200 	mov.w	r2, #0
 8009490:	f04f 0300 	mov.w	r3, #0
 8009494:	f04f 0400 	mov.w	r4, #0
 8009498:	00d4      	lsls	r4, r2, #3
 800949a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800949e:	00cb      	lsls	r3, r1, #3
 80094a0:	4603      	mov	r3, r0
 80094a2:	4619      	mov	r1, r3
 80094a4:	f04f 0200 	mov.w	r2, #0
 80094a8:	f04f 0300 	mov.w	r3, #0
 80094ac:	f04f 0400 	mov.w	r4, #0
 80094b0:	00d4      	lsls	r4, r2, #3
 80094b2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80094b6:	00cb      	lsls	r3, r1, #3
 80094b8:	4603      	mov	r3, r0
 80094ba:	3307      	adds	r3, #7
 80094bc:	08db      	lsrs	r3, r3, #3
 80094be:	00db      	lsls	r3, r3, #3
 80094c0:	ebad 0d03 	sub.w	sp, sp, r3
 80094c4:	466b      	mov	r3, sp
 80094c6:	3300      	adds	r3, #0
 80094c8:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 80094ca:	6838      	ldr	r0, [r7, #0]
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	334e      	adds	r3, #78	; 0x4e
 80094d2:	461a      	mov	r2, r3
 80094d4:	4917      	ldr	r1, [pc, #92]	; (8009534 <get_ok_to_send+0x12c>)
 80094d6:	f000 fc85 	bl	8009de4 <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 80094da:	6838      	ldr	r0, [r7, #0]
 80094dc:	68b9      	ldr	r1, [r7, #8]
 80094de:	693b      	ldr	r3, [r7, #16]
 80094e0:	330d      	adds	r3, #13
 80094e2:	461a      	mov	r2, r3
 80094e4:	f7ff fcde 	bl	8008ea4 <str_to_uint>

	printf("asking to send...\r\n");
 80094e8:	4813      	ldr	r0, [pc, #76]	; (8009538 <get_ok_to_send+0x130>)
 80094ea:	f000 fbb3 	bl	8009c54 <puts>
	BSP_LCD_GLASS_DisplayString("ASK ");
 80094ee:	4813      	ldr	r0, [pc, #76]	; (800953c <get_ok_to_send+0x134>)
 80094f0:	f7fe fc6e 	bl	8007dd0 <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 80094f4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80094f8:	2100      	movs	r1, #0
 80094fa:	4811      	ldr	r0, [pc, #68]	; (8009540 <get_ok_to_send+0x138>)
 80094fc:	f000 fa85 	bl	8009a0a <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 8009500:	4b10      	ldr	r3, [pc, #64]	; (8009544 <get_ok_to_send+0x13c>)
 8009502:	6818      	ldr	r0, [r3, #0]
 8009504:	68b9      	ldr	r1, [r7, #8]
 8009506:	b2aa      	uxth	r2, r5
 8009508:	2364      	movs	r3, #100	; 0x64
 800950a:	f7fa fd1d 	bl	8003f48 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800950e:	4b0d      	ldr	r3, [pc, #52]	; (8009544 <get_ok_to_send+0x13c>)
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009516:	490a      	ldr	r1, [pc, #40]	; (8009540 <get_ok_to_send+0x138>)
 8009518:	4618      	mov	r0, r3
 800951a:	f7fa ff17 	bl	800434c <HAL_UART_Receive_DMA>
 800951e:	46b5      	mov	sp, r6
}
 8009520:	bf00      	nop
 8009522:	371c      	adds	r7, #28
 8009524:	46bd      	mov	sp, r7
 8009526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009528:	20000cdc 	.word	0x20000cdc
 800952c:	20000cd0 	.word	0x20000cd0
 8009530:	200002b0 	.word	0x200002b0
 8009534:	0800b47c 	.word	0x0800b47c
 8009538:	0800b48c 	.word	0x0800b48c
 800953c:	0800b4a0 	.word	0x0800b4a0
 8009540:	20000500 	.word	0x20000500
 8009544:	20000cd4 	.word	0x20000cd4

08009548 <send_message>:

void send_message() {
 8009548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800954a:	b087      	sub	sp, #28
 800954c:	af00      	add	r7, sp, #0
 800954e:	466b      	mov	r3, sp
 8009550:	461e      	mov	r6, r3
	printf("OK TO SEND:\r\n");
 8009552:	4849      	ldr	r0, [pc, #292]	; (8009678 <send_message+0x130>)
 8009554:	f000 fb7e 	bl	8009c54 <puts>
	printf("%s\r\n", esp_recv_buf);
 8009558:	4948      	ldr	r1, [pc, #288]	; (800967c <send_message+0x134>)
 800955a:	4849      	ldr	r0, [pc, #292]	; (8009680 <send_message+0x138>)
 800955c:	f000 fb06 	bl	8009b6c <iprintf>
	good_for_send = 0;
 8009560:	4b48      	ldr	r3, [pc, #288]	; (8009684 <send_message+0x13c>)
 8009562:	2200      	movs	r2, #0
 8009564:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 8009566:	4b48      	ldr	r3, [pc, #288]	; (8009688 <send_message+0x140>)
 8009568:	2201      	movs	r2, #1
 800956a:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 800956c:	4b47      	ldr	r3, [pc, #284]	; (800968c <send_message+0x144>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	613b      	str	r3, [r7, #16]

	uint8_t data[m->url_len + GET_LEN];
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 800957a:	1e6b      	subs	r3, r5, #1
 800957c:	617b      	str	r3, [r7, #20]
 800957e:	462b      	mov	r3, r5
 8009580:	4619      	mov	r1, r3
 8009582:	f04f 0200 	mov.w	r2, #0
 8009586:	f04f 0300 	mov.w	r3, #0
 800958a:	f04f 0400 	mov.w	r4, #0
 800958e:	00d4      	lsls	r4, r2, #3
 8009590:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009594:	00cb      	lsls	r3, r1, #3
 8009596:	462b      	mov	r3, r5
 8009598:	4619      	mov	r1, r3
 800959a:	f04f 0200 	mov.w	r2, #0
 800959e:	f04f 0300 	mov.w	r3, #0
 80095a2:	f04f 0400 	mov.w	r4, #0
 80095a6:	00d4      	lsls	r4, r2, #3
 80095a8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80095ac:	00cb      	lsls	r3, r1, #3
 80095ae:	462b      	mov	r3, r5
 80095b0:	3307      	adds	r3, #7
 80095b2:	08db      	lsrs	r3, r3, #3
 80095b4:	00db      	lsls	r3, r3, #3
 80095b6:	ebad 0d03 	sub.w	sp, sp, r3
 80095ba:	466b      	mov	r3, sp
 80095bc:	3300      	adds	r3, #0
 80095be:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 80095c0:	693b      	ldr	r3, [r7, #16]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 80095c8:	1e43      	subs	r3, r0, #1
 80095ca:	60bb      	str	r3, [r7, #8]
 80095cc:	4603      	mov	r3, r0
 80095ce:	4619      	mov	r1, r3
 80095d0:	f04f 0200 	mov.w	r2, #0
 80095d4:	f04f 0300 	mov.w	r3, #0
 80095d8:	f04f 0400 	mov.w	r4, #0
 80095dc:	00d4      	lsls	r4, r2, #3
 80095de:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80095e2:	00cb      	lsls	r3, r1, #3
 80095e4:	4603      	mov	r3, r0
 80095e6:	4619      	mov	r1, r3
 80095e8:	f04f 0200 	mov.w	r2, #0
 80095ec:	f04f 0300 	mov.w	r3, #0
 80095f0:	f04f 0400 	mov.w	r4, #0
 80095f4:	00d4      	lsls	r4, r2, #3
 80095f6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80095fa:	00cb      	lsls	r3, r1, #3
 80095fc:	4603      	mov	r3, r0
 80095fe:	3307      	adds	r3, #7
 8009600:	08db      	lsrs	r3, r3, #3
 8009602:	00db      	lsls	r3, r3, #3
 8009604:	ebad 0d03 	sub.w	sp, sp, r3
 8009608:	466b      	mov	r3, sp
 800960a:	3300      	adds	r3, #0
 800960c:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	461a      	mov	r2, r3
 8009616:	491e      	ldr	r1, [pc, #120]	; (8009690 <send_message+0x148>)
 8009618:	f000 fbe4 	bl	8009de4 <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	68f9      	ldr	r1, [r7, #12]
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	334e      	adds	r3, #78	; 0x4e
 8009626:	461a      	mov	r2, r3
 8009628:	f7ff fc3c 	bl	8008ea4 <str_to_uint>

	printf("sending...\r\n");
 800962c:	4819      	ldr	r0, [pc, #100]	; (8009694 <send_message+0x14c>)
 800962e:	f000 fb11 	bl	8009c54 <puts>
	printf("To send:\r\n%s\r\n", data_str);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4619      	mov	r1, r3
 8009636:	4818      	ldr	r0, [pc, #96]	; (8009698 <send_message+0x150>)
 8009638:	f000 fa98 	bl	8009b6c <iprintf>
	BSP_LCD_GLASS_DisplayString("SEND");
 800963c:	4817      	ldr	r0, [pc, #92]	; (800969c <send_message+0x154>)
 800963e:	f7fe fbc7 	bl	8007dd0 <BSP_LCD_GLASS_DisplayString>
	memset(esp_recv_buf, 0, 2000);
 8009642:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009646:	2100      	movs	r1, #0
 8009648:	480c      	ldr	r0, [pc, #48]	; (800967c <send_message+0x134>)
 800964a:	f000 f9de 	bl	8009a0a <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 800964e:	4b14      	ldr	r3, [pc, #80]	; (80096a0 <send_message+0x158>)
 8009650:	6818      	ldr	r0, [r3, #0]
 8009652:	68f9      	ldr	r1, [r7, #12]
 8009654:	b2aa      	uxth	r2, r5
 8009656:	2364      	movs	r3, #100	; 0x64
 8009658:	f7fa fc76 	bl	8003f48 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800965c:	4b10      	ldr	r3, [pc, #64]	; (80096a0 <send_message+0x158>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009664:	4905      	ldr	r1, [pc, #20]	; (800967c <send_message+0x134>)
 8009666:	4618      	mov	r0, r3
 8009668:	f7fa fe70 	bl	800434c <HAL_UART_Receive_DMA>
 800966c:	46b5      	mov	sp, r6
}
 800966e:	bf00      	nop
 8009670:	371c      	adds	r7, #28
 8009672:	46bd      	mov	sp, r7
 8009674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009676:	bf00      	nop
 8009678:	0800b4a8 	.word	0x0800b4a8
 800967c:	20000500 	.word	0x20000500
 8009680:	0800b2a8 	.word	0x0800b2a8
 8009684:	20000cd8 	.word	0x20000cd8
 8009688:	200004f8 	.word	0x200004f8
 800968c:	200002b0 	.word	0x200002b0
 8009690:	0800b4b8 	.word	0x0800b4b8
 8009694:	0800b50c 	.word	0x0800b50c
 8009698:	0800b518 	.word	0x0800b518
 800969c:	0800b528 	.word	0x0800b528
 80096a0:	20000cd4 	.word	0x20000cd4

080096a4 <handle_message_response>:

barcode_server_msg* barcode_parse_json(char *json_msg);
no_data_server_msg* no_data_parse_json(char *json_msg);
status_server_msg* status_parse_json(char *json_msg);

void handle_message_response() {
 80096a4:	b5b0      	push	{r4, r5, r7, lr}
 80096a6:	b08e      	sub	sp, #56	; 0x38
 80096a8:	af04      	add	r7, sp, #16
 80096aa:	466b      	mov	r3, sp
 80096ac:	461d      	mov	r5, r3
	printf("Response: %s\r\n", esp_recv_buf);
 80096ae:	4980      	ldr	r1, [pc, #512]	; (80098b0 <handle_message_response+0x20c>)
 80096b0:	4880      	ldr	r0, [pc, #512]	; (80098b4 <handle_message_response+0x210>)
 80096b2:	f000 fa5b 	bl	8009b6c <iprintf>
	WifiMessage *m = message_queue_head;
 80096b6:	4b80      	ldr	r3, [pc, #512]	; (80098b8 <handle_message_response+0x214>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	627b      	str	r3, [r7, #36]	; 0x24
	if (strstr(esp_recv_buf, "HTTP/1.1 200 OK") == NULL) {
 80096bc:	497f      	ldr	r1, [pc, #508]	; (80098bc <handle_message_response+0x218>)
 80096be:	487c      	ldr	r0, [pc, #496]	; (80098b0 <handle_message_response+0x20c>)
 80096c0:	f000 fbe3 	bl	8009e8a <strstr>
 80096c4:	4603      	mov	r3, r0
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d116      	bne.n	80096f8 <handle_message_response+0x54>
		printf("HTTP ERROR\r\n");
 80096ca:	487d      	ldr	r0, [pc, #500]	; (80098c0 <handle_message_response+0x21c>)
 80096cc:	f000 fac2 	bl	8009c54 <puts>
		message_queue_head = message_queue_head->next;
 80096d0:	4b79      	ldr	r3, [pc, #484]	; (80098b8 <handle_message_response+0x214>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	4a78      	ldr	r2, [pc, #480]	; (80098b8 <handle_message_response+0x214>)
 80096d8:	6013      	str	r3, [r2, #0]
		free(m->url);
 80096da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	4618      	mov	r0, r3
 80096e0:	f000 f980 	bl	80099e4 <free>
		free(m);
 80096e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80096e6:	f000 f97d 	bl	80099e4 <free>
		message_pending_handling = 0;
 80096ea:	4b76      	ldr	r3, [pc, #472]	; (80098c4 <handle_message_response+0x220>)
 80096ec:	2200      	movs	r2, #0
 80096ee:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 80096f0:	4b75      	ldr	r3, [pc, #468]	; (80098c8 <handle_message_response+0x224>)
 80096f2:	2201      	movs	r2, #1
 80096f4:	601a      	str	r2, [r3, #0]
		return;
 80096f6:	e0d6      	b.n	80098a6 <handle_message_response+0x202>
	}
	// get JSON out of repsonse
	char* start = index(esp_recv_buf, '{');
 80096f8:	217b      	movs	r1, #123	; 0x7b
 80096fa:	486d      	ldr	r0, [pc, #436]	; (80098b0 <handle_message_response+0x20c>)
 80096fc:	f000 f944 	bl	8009988 <index>
 8009700:	6238      	str	r0, [r7, #32]
	char* end = rindex(esp_recv_buf, '}');
 8009702:	217d      	movs	r1, #125	; 0x7d
 8009704:	486a      	ldr	r0, [pc, #424]	; (80098b0 <handle_message_response+0x20c>)
 8009706:	f000 faad 	bl	8009c64 <rindex>
 800970a:	61f8      	str	r0, [r7, #28]
	int json_len = end-start + 1;
 800970c:	69fa      	ldr	r2, [r7, #28]
 800970e:	6a3b      	ldr	r3, [r7, #32]
 8009710:	1ad3      	subs	r3, r2, r3
 8009712:	3301      	adds	r3, #1
 8009714:	61bb      	str	r3, [r7, #24]
	printf("JSON length: %d\r\n", json_len);
 8009716:	69b9      	ldr	r1, [r7, #24]
 8009718:	486c      	ldr	r0, [pc, #432]	; (80098cc <handle_message_response+0x228>)
 800971a:	f000 fa27 	bl	8009b6c <iprintf>
	if (json_len <= 0) {
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	2b00      	cmp	r3, #0
 8009722:	dc16      	bgt.n	8009752 <handle_message_response+0xae>
		printf("ERROR: JSON NOT FOUND IN STRING\r\n");
 8009724:	486a      	ldr	r0, [pc, #424]	; (80098d0 <handle_message_response+0x22c>)
 8009726:	f000 fa95 	bl	8009c54 <puts>
		message_queue_head = message_queue_head->next;
 800972a:	4b63      	ldr	r3, [pc, #396]	; (80098b8 <handle_message_response+0x214>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	4a61      	ldr	r2, [pc, #388]	; (80098b8 <handle_message_response+0x214>)
 8009732:	6013      	str	r3, [r2, #0]
		free(m->url);
 8009734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	4618      	mov	r0, r3
 800973a:	f000 f953 	bl	80099e4 <free>
		free(m);
 800973e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009740:	f000 f950 	bl	80099e4 <free>
		message_pending_handling = 0;
 8009744:	4b5f      	ldr	r3, [pc, #380]	; (80098c4 <handle_message_response+0x220>)
 8009746:	2200      	movs	r2, #0
 8009748:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 800974a:	4b5f      	ldr	r3, [pc, #380]	; (80098c8 <handle_message_response+0x224>)
 800974c:	2201      	movs	r2, #1
 800974e:	601a      	str	r2, [r3, #0]
		return;
 8009750:	e0a9      	b.n	80098a6 <handle_message_response+0x202>
	}
	char json[json_len+1];
 8009752:	69bb      	ldr	r3, [r7, #24]
 8009754:	1c58      	adds	r0, r3, #1
 8009756:	1e43      	subs	r3, r0, #1
 8009758:	617b      	str	r3, [r7, #20]
 800975a:	4603      	mov	r3, r0
 800975c:	4619      	mov	r1, r3
 800975e:	f04f 0200 	mov.w	r2, #0
 8009762:	f04f 0300 	mov.w	r3, #0
 8009766:	f04f 0400 	mov.w	r4, #0
 800976a:	00d4      	lsls	r4, r2, #3
 800976c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009770:	00cb      	lsls	r3, r1, #3
 8009772:	4603      	mov	r3, r0
 8009774:	4619      	mov	r1, r3
 8009776:	f04f 0200 	mov.w	r2, #0
 800977a:	f04f 0300 	mov.w	r3, #0
 800977e:	f04f 0400 	mov.w	r4, #0
 8009782:	00d4      	lsls	r4, r2, #3
 8009784:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8009788:	00cb      	lsls	r3, r1, #3
 800978a:	4603      	mov	r3, r0
 800978c:	3307      	adds	r3, #7
 800978e:	08db      	lsrs	r3, r3, #3
 8009790:	00db      	lsls	r3, r3, #3
 8009792:	ebad 0d03 	sub.w	sp, sp, r3
 8009796:	ab04      	add	r3, sp, #16
 8009798:	3300      	adds	r3, #0
 800979a:	613b      	str	r3, [r7, #16]
	memcpy(json, start, json_len);
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	69ba      	ldr	r2, [r7, #24]
 80097a0:	6a39      	ldr	r1, [r7, #32]
 80097a2:	4618      	mov	r0, r3
 80097a4:	f000 f926 	bl	80099f4 <memcpy>
	json[json_len] = 0;
 80097a8:	693a      	ldr	r2, [r7, #16]
 80097aa:	69bb      	ldr	r3, [r7, #24]
 80097ac:	4413      	add	r3, r2
 80097ae:	2200      	movs	r2, #0
 80097b0:	701a      	strb	r2, [r3, #0]
	printf("JSON string: %s\r\n", json);
 80097b2:	693b      	ldr	r3, [r7, #16]
 80097b4:	4619      	mov	r1, r3
 80097b6:	4847      	ldr	r0, [pc, #284]	; (80098d4 <handle_message_response+0x230>)
 80097b8:	f000 f9d8 	bl	8009b6c <iprintf>
	if (m->type == 1) { // QR scan
 80097bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d114      	bne.n	80097ee <handle_message_response+0x14a>
		printf("WAS QR SCAN\r\n");
 80097c4:	4844      	ldr	r0, [pc, #272]	; (80098d8 <handle_message_response+0x234>)
 80097c6:	f000 fa45 	bl	8009c54 <puts>
		// parse QR JSON
		barcode_server_msg* parsed_message = barcode_parse_json(esp_recv_buf);
 80097ca:	4839      	ldr	r0, [pc, #228]	; (80098b0 <handle_message_response+0x20c>)
 80097cc:	f7fd f95e 	bl	8006a8c <barcode_parse_json>
 80097d0:	6078      	str	r0, [r7, #4]
		if (parsed_message == NULL) {
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d103      	bne.n	80097e0 <handle_message_response+0x13c>
			printf("FAILED TO PARSE JSON\r\n");
 80097d8:	4840      	ldr	r0, [pc, #256]	; (80098dc <handle_message_response+0x238>)
 80097da:	f000 fa3b 	bl	8009c54 <puts>
 80097de:	e04a      	b.n	8009876 <handle_message_response+0x1d2>
		} else {
			print_out_barcode_msg(parsed_message);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f7fd fe0b 	bl	80073fc <print_out_barcode_msg>
			// determine action - nothing or begin temp
			free(parsed_message);
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 f8fc 	bl	80099e4 <free>
 80097ec:	e043      	b.n	8009876 <handle_message_response+0x1d2>
		}
	} else if (m->type == 2) { // things w/o data - entry, exit, tempError, unauthEntry
 80097ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b02      	cmp	r3, #2
 80097f4:	d114      	bne.n	8009820 <handle_message_response+0x17c>
		printf("WAS NO DATA TYPE (ENTRY, EXIT, TEMP ERROR, UNAUTH ENTRY)\r\n");
 80097f6:	483a      	ldr	r0, [pc, #232]	; (80098e0 <handle_message_response+0x23c>)
 80097f8:	f000 fa2c 	bl	8009c54 <puts>
		no_data_server_msg* parsed_message = no_data_parse_json(esp_recv_buf);
 80097fc:	482c      	ldr	r0, [pc, #176]	; (80098b0 <handle_message_response+0x20c>)
 80097fe:	f7fd fb7f 	bl	8006f00 <no_data_parse_json>
 8009802:	60b8      	str	r0, [r7, #8]
		if (parsed_message == NULL) {
 8009804:	68bb      	ldr	r3, [r7, #8]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d103      	bne.n	8009812 <handle_message_response+0x16e>
			printf("FAILED TO PARSE JSON\r\n");
 800980a:	4834      	ldr	r0, [pc, #208]	; (80098dc <handle_message_response+0x238>)
 800980c:	f000 fa22 	bl	8009c54 <puts>
 8009810:	e031      	b.n	8009876 <handle_message_response+0x1d2>
		} else {
			print_out_no_data_msg(parsed_message);
 8009812:	68b8      	ldr	r0, [r7, #8]
 8009814:	f7fd fe2c 	bl	8007470 <print_out_no_data_msg>
			free(parsed_message);
 8009818:	68b8      	ldr	r0, [r7, #8]
 800981a:	f000 f8e3 	bl	80099e4 <free>
 800981e:	e02a      	b.n	8009876 <handle_message_response+0x1d2>
		}
	} else if (m->type == 3) { // status
 8009820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	2b03      	cmp	r3, #3
 8009826:	d126      	bne.n	8009876 <handle_message_response+0x1d2>
		printf("WAS STATUS\r\n");
 8009828:	482e      	ldr	r0, [pc, #184]	; (80098e4 <handle_message_response+0x240>)
 800982a:	f000 fa13 	bl	8009c54 <puts>
		// parse status JSON
		status_server_msg* parsed_message = status_parse_json(esp_recv_buf);
 800982e:	4820      	ldr	r0, [pc, #128]	; (80098b0 <handle_message_response+0x20c>)
 8009830:	f7fd fc4a 	bl	80070c8 <status_parse_json>
 8009834:	60f8      	str	r0, [r7, #12]
		if (parsed_message == NULL) {
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d103      	bne.n	8009844 <handle_message_response+0x1a0>
			printf("FAILED TO PARSE JSON\r\n");
 800983c:	4827      	ldr	r0, [pc, #156]	; (80098dc <handle_message_response+0x238>)
 800983e:	f000 fa09 	bl	8009c54 <puts>
 8009842:	e018      	b.n	8009876 <handle_message_response+0x1d2>
		} else {
			print_out_status_msg(parsed_message);
 8009844:	68f8      	ldr	r0, [r7, #12]
 8009846:	f7fd fe23 	bl	8007490 <print_out_status_msg>
			main_display_info(display_handle, parsed_message->numPeopleInStore, parsed_message->queueLength, parsed_message->maxCapacity, "     Welcome to ABC store!", NULL, NULL, NULL);
 800984a:	4b27      	ldr	r3, [pc, #156]	; (80098e8 <handle_message_response+0x244>)
 800984c:	6818      	ldr	r0, [r3, #0]
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	6899      	ldr	r1, [r3, #8]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	685a      	ldr	r2, [r3, #4]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	68dc      	ldr	r4, [r3, #12]
 800985a:	2300      	movs	r3, #0
 800985c:	9303      	str	r3, [sp, #12]
 800985e:	2300      	movs	r3, #0
 8009860:	9302      	str	r3, [sp, #8]
 8009862:	2300      	movs	r3, #0
 8009864:	9301      	str	r3, [sp, #4]
 8009866:	4b21      	ldr	r3, [pc, #132]	; (80098ec <handle_message_response+0x248>)
 8009868:	9300      	str	r3, [sp, #0]
 800986a:	4623      	mov	r3, r4
 800986c:	f7fc fbf6 	bl	800605c <main_display_info>
			free(parsed_message);
 8009870:	68f8      	ldr	r0, [r7, #12]
 8009872:	f000 f8b7 	bl	80099e4 <free>
		}
	}
	message_queue_head = message_queue_head->next;
 8009876:	4b10      	ldr	r3, [pc, #64]	; (80098b8 <handle_message_response+0x214>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68db      	ldr	r3, [r3, #12]
 800987c:	4a0e      	ldr	r2, [pc, #56]	; (80098b8 <handle_message_response+0x214>)
 800987e:	6013      	str	r3, [r2, #0]
	free(m->url);
 8009880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	4618      	mov	r0, r3
 8009886:	f000 f8ad 	bl	80099e4 <free>
	free(m);
 800988a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800988c:	f000 f8aa 	bl	80099e4 <free>
	message_pending_handling = 0;
 8009890:	4b0c      	ldr	r3, [pc, #48]	; (80098c4 <handle_message_response+0x220>)
 8009892:	2200      	movs	r2, #0
 8009894:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 8009896:	4b0c      	ldr	r3, [pc, #48]	; (80098c8 <handle_message_response+0x224>)
 8009898:	2201      	movs	r2, #1
 800989a:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 800989c:	4814      	ldr	r0, [pc, #80]	; (80098f0 <handle_message_response+0x24c>)
 800989e:	f000 f9d9 	bl	8009c54 <puts>
 80098a2:	46ad      	mov	sp, r5
 80098a4:	e000      	b.n	80098a8 <handle_message_response+0x204>
 80098a6:	46ad      	mov	sp, r5
}
 80098a8:	3728      	adds	r7, #40	; 0x28
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bdb0      	pop	{r4, r5, r7, pc}
 80098ae:	bf00      	nop
 80098b0:	20000500 	.word	0x20000500
 80098b4:	0800b530 	.word	0x0800b530
 80098b8:	200002b0 	.word	0x200002b0
 80098bc:	0800b540 	.word	0x0800b540
 80098c0:	0800b550 	.word	0x0800b550
 80098c4:	200004fc 	.word	0x200004fc
 80098c8:	20000cdc 	.word	0x20000cdc
 80098cc:	0800b55c 	.word	0x0800b55c
 80098d0:	0800b570 	.word	0x0800b570
 80098d4:	0800b594 	.word	0x0800b594
 80098d8:	0800b5a8 	.word	0x0800b5a8
 80098dc:	0800b5b8 	.word	0x0800b5b8
 80098e0:	0800b5d0 	.word	0x0800b5d0
 80098e4:	0800b60c 	.word	0x0800b60c
 80098e8:	200002a8 	.word	0x200002a8
 80098ec:	0800b618 	.word	0x0800b618
 80098f0:	0800b634 	.word	0x0800b634

080098f4 <get_status>:
void send_exit() {
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/leftStore?storeSecret=grp4";
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
}

void get_status() {
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b092      	sub	sp, #72	; 0x48
 80098f8:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/getStatus?storeSecret=grp4";
 80098fa:	4a08      	ldr	r2, [pc, #32]	; (800991c <get_status+0x28>)
 80098fc:	1d3b      	adds	r3, r7, #4
 80098fe:	4611      	mov	r1, r2
 8009900:	2241      	movs	r2, #65	; 0x41
 8009902:	4618      	mov	r0, r3
 8009904:	f000 f876 	bl	80099f4 <memcpy>
	new_message(3, url, sizeof(url)/sizeof(uint8_t)-1);
 8009908:	1d3b      	adds	r3, r7, #4
 800990a:	2240      	movs	r2, #64	; 0x40
 800990c:	4619      	mov	r1, r3
 800990e:	2003      	movs	r0, #3
 8009910:	f7ff fd24 	bl	800935c <new_message>
}
 8009914:	bf00      	nop
 8009916:	3748      	adds	r7, #72	; 0x48
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}
 800991c:	0800b6d4 	.word	0x0800b6d4

08009920 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009920:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009958 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8009924:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8009926:	e003      	b.n	8009930 <LoopCopyDataInit>

08009928 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8009928:	4b0c      	ldr	r3, [pc, #48]	; (800995c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800992a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800992c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800992e:	3104      	adds	r1, #4

08009930 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8009930:	480b      	ldr	r0, [pc, #44]	; (8009960 <LoopForever+0xa>)
	ldr	r3, =_edata
 8009932:	4b0c      	ldr	r3, [pc, #48]	; (8009964 <LoopForever+0xe>)
	adds	r2, r0, r1
 8009934:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8009936:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8009938:	d3f6      	bcc.n	8009928 <CopyDataInit>
	ldr	r2, =_sbss
 800993a:	4a0b      	ldr	r2, [pc, #44]	; (8009968 <LoopForever+0x12>)
	b	LoopFillZerobss
 800993c:	e002      	b.n	8009944 <LoopFillZerobss>

0800993e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800993e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8009940:	f842 3b04 	str.w	r3, [r2], #4

08009944 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009944:	4b09      	ldr	r3, [pc, #36]	; (800996c <LoopForever+0x16>)
	cmp	r2, r3
 8009946:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009948:	d3f9      	bcc.n	800993e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800994a:	f7ff fa57 	bl	8008dfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800994e:	f000 f81d 	bl	800998c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009952:	f7fd fdc5 	bl	80074e0 <main>

08009956 <LoopForever>:

LoopForever:
    b LoopForever
 8009956:	e7fe      	b.n	8009956 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8009958:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800995c:	0800b95c 	.word	0x0800b95c
	ldr	r0, =_sdata
 8009960:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8009964:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8009968:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 800996c:	20000ce4 	.word	0x20000ce4

08009970 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009970:	e7fe      	b.n	8009970 <ADC1_2_IRQHandler>

08009972 <atoi>:
 8009972:	220a      	movs	r2, #10
 8009974:	2100      	movs	r1, #0
 8009976:	f000 bb1d 	b.w	8009fb4 <strtol>
	...

0800997c <__errno>:
 800997c:	4b01      	ldr	r3, [pc, #4]	; (8009984 <__errno+0x8>)
 800997e:	6818      	ldr	r0, [r3, #0]
 8009980:	4770      	bx	lr
 8009982:	bf00      	nop
 8009984:	2000000c 	.word	0x2000000c

08009988 <index>:
 8009988:	f000 ba4c 	b.w	8009e24 <strchr>

0800998c <__libc_init_array>:
 800998c:	b570      	push	{r4, r5, r6, lr}
 800998e:	4e0d      	ldr	r6, [pc, #52]	; (80099c4 <__libc_init_array+0x38>)
 8009990:	4c0d      	ldr	r4, [pc, #52]	; (80099c8 <__libc_init_array+0x3c>)
 8009992:	1ba4      	subs	r4, r4, r6
 8009994:	10a4      	asrs	r4, r4, #2
 8009996:	2500      	movs	r5, #0
 8009998:	42a5      	cmp	r5, r4
 800999a:	d109      	bne.n	80099b0 <__libc_init_array+0x24>
 800999c:	4e0b      	ldr	r6, [pc, #44]	; (80099cc <__libc_init_array+0x40>)
 800999e:	4c0c      	ldr	r4, [pc, #48]	; (80099d0 <__libc_init_array+0x44>)
 80099a0:	f001 faee 	bl	800af80 <_init>
 80099a4:	1ba4      	subs	r4, r4, r6
 80099a6:	10a4      	asrs	r4, r4, #2
 80099a8:	2500      	movs	r5, #0
 80099aa:	42a5      	cmp	r5, r4
 80099ac:	d105      	bne.n	80099ba <__libc_init_array+0x2e>
 80099ae:	bd70      	pop	{r4, r5, r6, pc}
 80099b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80099b4:	4798      	blx	r3
 80099b6:	3501      	adds	r5, #1
 80099b8:	e7ee      	b.n	8009998 <__libc_init_array+0xc>
 80099ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80099be:	4798      	blx	r3
 80099c0:	3501      	adds	r5, #1
 80099c2:	e7f2      	b.n	80099aa <__libc_init_array+0x1e>
 80099c4:	0800b954 	.word	0x0800b954
 80099c8:	0800b954 	.word	0x0800b954
 80099cc:	0800b954 	.word	0x0800b954
 80099d0:	0800b958 	.word	0x0800b958

080099d4 <malloc>:
 80099d4:	4b02      	ldr	r3, [pc, #8]	; (80099e0 <malloc+0xc>)
 80099d6:	4601      	mov	r1, r0
 80099d8:	6818      	ldr	r0, [r3, #0]
 80099da:	f000 b86d 	b.w	8009ab8 <_malloc_r>
 80099de:	bf00      	nop
 80099e0:	2000000c 	.word	0x2000000c

080099e4 <free>:
 80099e4:	4b02      	ldr	r3, [pc, #8]	; (80099f0 <free+0xc>)
 80099e6:	4601      	mov	r1, r0
 80099e8:	6818      	ldr	r0, [r3, #0]
 80099ea:	f000 b817 	b.w	8009a1c <_free_r>
 80099ee:	bf00      	nop
 80099f0:	2000000c 	.word	0x2000000c

080099f4 <memcpy>:
 80099f4:	b510      	push	{r4, lr}
 80099f6:	1e43      	subs	r3, r0, #1
 80099f8:	440a      	add	r2, r1
 80099fa:	4291      	cmp	r1, r2
 80099fc:	d100      	bne.n	8009a00 <memcpy+0xc>
 80099fe:	bd10      	pop	{r4, pc}
 8009a00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a08:	e7f7      	b.n	80099fa <memcpy+0x6>

08009a0a <memset>:
 8009a0a:	4402      	add	r2, r0
 8009a0c:	4603      	mov	r3, r0
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d100      	bne.n	8009a14 <memset+0xa>
 8009a12:	4770      	bx	lr
 8009a14:	f803 1b01 	strb.w	r1, [r3], #1
 8009a18:	e7f9      	b.n	8009a0e <memset+0x4>
	...

08009a1c <_free_r>:
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4605      	mov	r5, r0
 8009a20:	2900      	cmp	r1, #0
 8009a22:	d045      	beq.n	8009ab0 <_free_r+0x94>
 8009a24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a28:	1f0c      	subs	r4, r1, #4
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	bfb8      	it	lt
 8009a2e:	18e4      	addlt	r4, r4, r3
 8009a30:	f000 fd8a 	bl	800a548 <__malloc_lock>
 8009a34:	4a1f      	ldr	r2, [pc, #124]	; (8009ab4 <_free_r+0x98>)
 8009a36:	6813      	ldr	r3, [r2, #0]
 8009a38:	4610      	mov	r0, r2
 8009a3a:	b933      	cbnz	r3, 8009a4a <_free_r+0x2e>
 8009a3c:	6063      	str	r3, [r4, #4]
 8009a3e:	6014      	str	r4, [r2, #0]
 8009a40:	4628      	mov	r0, r5
 8009a42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a46:	f000 bd80 	b.w	800a54a <__malloc_unlock>
 8009a4a:	42a3      	cmp	r3, r4
 8009a4c:	d90c      	bls.n	8009a68 <_free_r+0x4c>
 8009a4e:	6821      	ldr	r1, [r4, #0]
 8009a50:	1862      	adds	r2, r4, r1
 8009a52:	4293      	cmp	r3, r2
 8009a54:	bf04      	itt	eq
 8009a56:	681a      	ldreq	r2, [r3, #0]
 8009a58:	685b      	ldreq	r3, [r3, #4]
 8009a5a:	6063      	str	r3, [r4, #4]
 8009a5c:	bf04      	itt	eq
 8009a5e:	1852      	addeq	r2, r2, r1
 8009a60:	6022      	streq	r2, [r4, #0]
 8009a62:	6004      	str	r4, [r0, #0]
 8009a64:	e7ec      	b.n	8009a40 <_free_r+0x24>
 8009a66:	4613      	mov	r3, r2
 8009a68:	685a      	ldr	r2, [r3, #4]
 8009a6a:	b10a      	cbz	r2, 8009a70 <_free_r+0x54>
 8009a6c:	42a2      	cmp	r2, r4
 8009a6e:	d9fa      	bls.n	8009a66 <_free_r+0x4a>
 8009a70:	6819      	ldr	r1, [r3, #0]
 8009a72:	1858      	adds	r0, r3, r1
 8009a74:	42a0      	cmp	r0, r4
 8009a76:	d10b      	bne.n	8009a90 <_free_r+0x74>
 8009a78:	6820      	ldr	r0, [r4, #0]
 8009a7a:	4401      	add	r1, r0
 8009a7c:	1858      	adds	r0, r3, r1
 8009a7e:	4282      	cmp	r2, r0
 8009a80:	6019      	str	r1, [r3, #0]
 8009a82:	d1dd      	bne.n	8009a40 <_free_r+0x24>
 8009a84:	6810      	ldr	r0, [r2, #0]
 8009a86:	6852      	ldr	r2, [r2, #4]
 8009a88:	605a      	str	r2, [r3, #4]
 8009a8a:	4401      	add	r1, r0
 8009a8c:	6019      	str	r1, [r3, #0]
 8009a8e:	e7d7      	b.n	8009a40 <_free_r+0x24>
 8009a90:	d902      	bls.n	8009a98 <_free_r+0x7c>
 8009a92:	230c      	movs	r3, #12
 8009a94:	602b      	str	r3, [r5, #0]
 8009a96:	e7d3      	b.n	8009a40 <_free_r+0x24>
 8009a98:	6820      	ldr	r0, [r4, #0]
 8009a9a:	1821      	adds	r1, r4, r0
 8009a9c:	428a      	cmp	r2, r1
 8009a9e:	bf04      	itt	eq
 8009aa0:	6811      	ldreq	r1, [r2, #0]
 8009aa2:	6852      	ldreq	r2, [r2, #4]
 8009aa4:	6062      	str	r2, [r4, #4]
 8009aa6:	bf04      	itt	eq
 8009aa8:	1809      	addeq	r1, r1, r0
 8009aaa:	6021      	streq	r1, [r4, #0]
 8009aac:	605c      	str	r4, [r3, #4]
 8009aae:	e7c7      	b.n	8009a40 <_free_r+0x24>
 8009ab0:	bd38      	pop	{r3, r4, r5, pc}
 8009ab2:	bf00      	nop
 8009ab4:	20000200 	.word	0x20000200

08009ab8 <_malloc_r>:
 8009ab8:	b570      	push	{r4, r5, r6, lr}
 8009aba:	1ccd      	adds	r5, r1, #3
 8009abc:	f025 0503 	bic.w	r5, r5, #3
 8009ac0:	3508      	adds	r5, #8
 8009ac2:	2d0c      	cmp	r5, #12
 8009ac4:	bf38      	it	cc
 8009ac6:	250c      	movcc	r5, #12
 8009ac8:	2d00      	cmp	r5, #0
 8009aca:	4606      	mov	r6, r0
 8009acc:	db01      	blt.n	8009ad2 <_malloc_r+0x1a>
 8009ace:	42a9      	cmp	r1, r5
 8009ad0:	d903      	bls.n	8009ada <_malloc_r+0x22>
 8009ad2:	230c      	movs	r3, #12
 8009ad4:	6033      	str	r3, [r6, #0]
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	bd70      	pop	{r4, r5, r6, pc}
 8009ada:	f000 fd35 	bl	800a548 <__malloc_lock>
 8009ade:	4a21      	ldr	r2, [pc, #132]	; (8009b64 <_malloc_r+0xac>)
 8009ae0:	6814      	ldr	r4, [r2, #0]
 8009ae2:	4621      	mov	r1, r4
 8009ae4:	b991      	cbnz	r1, 8009b0c <_malloc_r+0x54>
 8009ae6:	4c20      	ldr	r4, [pc, #128]	; (8009b68 <_malloc_r+0xb0>)
 8009ae8:	6823      	ldr	r3, [r4, #0]
 8009aea:	b91b      	cbnz	r3, 8009af4 <_malloc_r+0x3c>
 8009aec:	4630      	mov	r0, r6
 8009aee:	f000 f8bb 	bl	8009c68 <_sbrk_r>
 8009af2:	6020      	str	r0, [r4, #0]
 8009af4:	4629      	mov	r1, r5
 8009af6:	4630      	mov	r0, r6
 8009af8:	f000 f8b6 	bl	8009c68 <_sbrk_r>
 8009afc:	1c43      	adds	r3, r0, #1
 8009afe:	d124      	bne.n	8009b4a <_malloc_r+0x92>
 8009b00:	230c      	movs	r3, #12
 8009b02:	6033      	str	r3, [r6, #0]
 8009b04:	4630      	mov	r0, r6
 8009b06:	f000 fd20 	bl	800a54a <__malloc_unlock>
 8009b0a:	e7e4      	b.n	8009ad6 <_malloc_r+0x1e>
 8009b0c:	680b      	ldr	r3, [r1, #0]
 8009b0e:	1b5b      	subs	r3, r3, r5
 8009b10:	d418      	bmi.n	8009b44 <_malloc_r+0x8c>
 8009b12:	2b0b      	cmp	r3, #11
 8009b14:	d90f      	bls.n	8009b36 <_malloc_r+0x7e>
 8009b16:	600b      	str	r3, [r1, #0]
 8009b18:	50cd      	str	r5, [r1, r3]
 8009b1a:	18cc      	adds	r4, r1, r3
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	f000 fd14 	bl	800a54a <__malloc_unlock>
 8009b22:	f104 000b 	add.w	r0, r4, #11
 8009b26:	1d23      	adds	r3, r4, #4
 8009b28:	f020 0007 	bic.w	r0, r0, #7
 8009b2c:	1ac3      	subs	r3, r0, r3
 8009b2e:	d0d3      	beq.n	8009ad8 <_malloc_r+0x20>
 8009b30:	425a      	negs	r2, r3
 8009b32:	50e2      	str	r2, [r4, r3]
 8009b34:	e7d0      	b.n	8009ad8 <_malloc_r+0x20>
 8009b36:	428c      	cmp	r4, r1
 8009b38:	684b      	ldr	r3, [r1, #4]
 8009b3a:	bf16      	itet	ne
 8009b3c:	6063      	strne	r3, [r4, #4]
 8009b3e:	6013      	streq	r3, [r2, #0]
 8009b40:	460c      	movne	r4, r1
 8009b42:	e7eb      	b.n	8009b1c <_malloc_r+0x64>
 8009b44:	460c      	mov	r4, r1
 8009b46:	6849      	ldr	r1, [r1, #4]
 8009b48:	e7cc      	b.n	8009ae4 <_malloc_r+0x2c>
 8009b4a:	1cc4      	adds	r4, r0, #3
 8009b4c:	f024 0403 	bic.w	r4, r4, #3
 8009b50:	42a0      	cmp	r0, r4
 8009b52:	d005      	beq.n	8009b60 <_malloc_r+0xa8>
 8009b54:	1a21      	subs	r1, r4, r0
 8009b56:	4630      	mov	r0, r6
 8009b58:	f000 f886 	bl	8009c68 <_sbrk_r>
 8009b5c:	3001      	adds	r0, #1
 8009b5e:	d0cf      	beq.n	8009b00 <_malloc_r+0x48>
 8009b60:	6025      	str	r5, [r4, #0]
 8009b62:	e7db      	b.n	8009b1c <_malloc_r+0x64>
 8009b64:	20000200 	.word	0x20000200
 8009b68:	20000204 	.word	0x20000204

08009b6c <iprintf>:
 8009b6c:	b40f      	push	{r0, r1, r2, r3}
 8009b6e:	4b0a      	ldr	r3, [pc, #40]	; (8009b98 <iprintf+0x2c>)
 8009b70:	b513      	push	{r0, r1, r4, lr}
 8009b72:	681c      	ldr	r4, [r3, #0]
 8009b74:	b124      	cbz	r4, 8009b80 <iprintf+0x14>
 8009b76:	69a3      	ldr	r3, [r4, #24]
 8009b78:	b913      	cbnz	r3, 8009b80 <iprintf+0x14>
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f000 fbe0 	bl	800a340 <__sinit>
 8009b80:	ab05      	add	r3, sp, #20
 8009b82:	9a04      	ldr	r2, [sp, #16]
 8009b84:	68a1      	ldr	r1, [r4, #8]
 8009b86:	9301      	str	r3, [sp, #4]
 8009b88:	4620      	mov	r0, r4
 8009b8a:	f000 fe5b 	bl	800a844 <_vfiprintf_r>
 8009b8e:	b002      	add	sp, #8
 8009b90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b94:	b004      	add	sp, #16
 8009b96:	4770      	bx	lr
 8009b98:	2000000c 	.word	0x2000000c

08009b9c <_puts_r>:
 8009b9c:	b570      	push	{r4, r5, r6, lr}
 8009b9e:	460e      	mov	r6, r1
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	b118      	cbz	r0, 8009bac <_puts_r+0x10>
 8009ba4:	6983      	ldr	r3, [r0, #24]
 8009ba6:	b90b      	cbnz	r3, 8009bac <_puts_r+0x10>
 8009ba8:	f000 fbca 	bl	800a340 <__sinit>
 8009bac:	69ab      	ldr	r3, [r5, #24]
 8009bae:	68ac      	ldr	r4, [r5, #8]
 8009bb0:	b913      	cbnz	r3, 8009bb8 <_puts_r+0x1c>
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f000 fbc4 	bl	800a340 <__sinit>
 8009bb8:	4b23      	ldr	r3, [pc, #140]	; (8009c48 <_puts_r+0xac>)
 8009bba:	429c      	cmp	r4, r3
 8009bbc:	d117      	bne.n	8009bee <_puts_r+0x52>
 8009bbe:	686c      	ldr	r4, [r5, #4]
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	071b      	lsls	r3, r3, #28
 8009bc4:	d51d      	bpl.n	8009c02 <_puts_r+0x66>
 8009bc6:	6923      	ldr	r3, [r4, #16]
 8009bc8:	b1db      	cbz	r3, 8009c02 <_puts_r+0x66>
 8009bca:	3e01      	subs	r6, #1
 8009bcc:	68a3      	ldr	r3, [r4, #8]
 8009bce:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009bd2:	3b01      	subs	r3, #1
 8009bd4:	60a3      	str	r3, [r4, #8]
 8009bd6:	b9e9      	cbnz	r1, 8009c14 <_puts_r+0x78>
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	da2e      	bge.n	8009c3a <_puts_r+0x9e>
 8009bdc:	4622      	mov	r2, r4
 8009bde:	210a      	movs	r1, #10
 8009be0:	4628      	mov	r0, r5
 8009be2:	f000 f9fd 	bl	8009fe0 <__swbuf_r>
 8009be6:	3001      	adds	r0, #1
 8009be8:	d011      	beq.n	8009c0e <_puts_r+0x72>
 8009bea:	200a      	movs	r0, #10
 8009bec:	e011      	b.n	8009c12 <_puts_r+0x76>
 8009bee:	4b17      	ldr	r3, [pc, #92]	; (8009c4c <_puts_r+0xb0>)
 8009bf0:	429c      	cmp	r4, r3
 8009bf2:	d101      	bne.n	8009bf8 <_puts_r+0x5c>
 8009bf4:	68ac      	ldr	r4, [r5, #8]
 8009bf6:	e7e3      	b.n	8009bc0 <_puts_r+0x24>
 8009bf8:	4b15      	ldr	r3, [pc, #84]	; (8009c50 <_puts_r+0xb4>)
 8009bfa:	429c      	cmp	r4, r3
 8009bfc:	bf08      	it	eq
 8009bfe:	68ec      	ldreq	r4, [r5, #12]
 8009c00:	e7de      	b.n	8009bc0 <_puts_r+0x24>
 8009c02:	4621      	mov	r1, r4
 8009c04:	4628      	mov	r0, r5
 8009c06:	f000 fa3d 	bl	800a084 <__swsetup_r>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	d0dd      	beq.n	8009bca <_puts_r+0x2e>
 8009c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c12:	bd70      	pop	{r4, r5, r6, pc}
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	da04      	bge.n	8009c22 <_puts_r+0x86>
 8009c18:	69a2      	ldr	r2, [r4, #24]
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	dc06      	bgt.n	8009c2c <_puts_r+0x90>
 8009c1e:	290a      	cmp	r1, #10
 8009c20:	d004      	beq.n	8009c2c <_puts_r+0x90>
 8009c22:	6823      	ldr	r3, [r4, #0]
 8009c24:	1c5a      	adds	r2, r3, #1
 8009c26:	6022      	str	r2, [r4, #0]
 8009c28:	7019      	strb	r1, [r3, #0]
 8009c2a:	e7cf      	b.n	8009bcc <_puts_r+0x30>
 8009c2c:	4622      	mov	r2, r4
 8009c2e:	4628      	mov	r0, r5
 8009c30:	f000 f9d6 	bl	8009fe0 <__swbuf_r>
 8009c34:	3001      	adds	r0, #1
 8009c36:	d1c9      	bne.n	8009bcc <_puts_r+0x30>
 8009c38:	e7e9      	b.n	8009c0e <_puts_r+0x72>
 8009c3a:	6823      	ldr	r3, [r4, #0]
 8009c3c:	200a      	movs	r0, #10
 8009c3e:	1c5a      	adds	r2, r3, #1
 8009c40:	6022      	str	r2, [r4, #0]
 8009c42:	7018      	strb	r0, [r3, #0]
 8009c44:	e7e5      	b.n	8009c12 <_puts_r+0x76>
 8009c46:	bf00      	nop
 8009c48:	0800b7cc 	.word	0x0800b7cc
 8009c4c:	0800b7ec 	.word	0x0800b7ec
 8009c50:	0800b7ac 	.word	0x0800b7ac

08009c54 <puts>:
 8009c54:	4b02      	ldr	r3, [pc, #8]	; (8009c60 <puts+0xc>)
 8009c56:	4601      	mov	r1, r0
 8009c58:	6818      	ldr	r0, [r3, #0]
 8009c5a:	f7ff bf9f 	b.w	8009b9c <_puts_r>
 8009c5e:	bf00      	nop
 8009c60:	2000000c 	.word	0x2000000c

08009c64 <rindex>:
 8009c64:	f000 b8fd 	b.w	8009e62 <strrchr>

08009c68 <_sbrk_r>:
 8009c68:	b538      	push	{r3, r4, r5, lr}
 8009c6a:	4c06      	ldr	r4, [pc, #24]	; (8009c84 <_sbrk_r+0x1c>)
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	4605      	mov	r5, r0
 8009c70:	4608      	mov	r0, r1
 8009c72:	6023      	str	r3, [r4, #0]
 8009c74:	f7ff f896 	bl	8008da4 <_sbrk>
 8009c78:	1c43      	adds	r3, r0, #1
 8009c7a:	d102      	bne.n	8009c82 <_sbrk_r+0x1a>
 8009c7c:	6823      	ldr	r3, [r4, #0]
 8009c7e:	b103      	cbz	r3, 8009c82 <_sbrk_r+0x1a>
 8009c80:	602b      	str	r3, [r5, #0]
 8009c82:	bd38      	pop	{r3, r4, r5, pc}
 8009c84:	20000ce0 	.word	0x20000ce0

08009c88 <setvbuf>:
 8009c88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c8c:	461d      	mov	r5, r3
 8009c8e:	4b51      	ldr	r3, [pc, #324]	; (8009dd4 <setvbuf+0x14c>)
 8009c90:	681e      	ldr	r6, [r3, #0]
 8009c92:	4604      	mov	r4, r0
 8009c94:	460f      	mov	r7, r1
 8009c96:	4690      	mov	r8, r2
 8009c98:	b126      	cbz	r6, 8009ca4 <setvbuf+0x1c>
 8009c9a:	69b3      	ldr	r3, [r6, #24]
 8009c9c:	b913      	cbnz	r3, 8009ca4 <setvbuf+0x1c>
 8009c9e:	4630      	mov	r0, r6
 8009ca0:	f000 fb4e 	bl	800a340 <__sinit>
 8009ca4:	4b4c      	ldr	r3, [pc, #304]	; (8009dd8 <setvbuf+0x150>)
 8009ca6:	429c      	cmp	r4, r3
 8009ca8:	d152      	bne.n	8009d50 <setvbuf+0xc8>
 8009caa:	6874      	ldr	r4, [r6, #4]
 8009cac:	f1b8 0f02 	cmp.w	r8, #2
 8009cb0:	d006      	beq.n	8009cc0 <setvbuf+0x38>
 8009cb2:	f1b8 0f01 	cmp.w	r8, #1
 8009cb6:	f200 8089 	bhi.w	8009dcc <setvbuf+0x144>
 8009cba:	2d00      	cmp	r5, #0
 8009cbc:	f2c0 8086 	blt.w	8009dcc <setvbuf+0x144>
 8009cc0:	4621      	mov	r1, r4
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f000 fad2 	bl	800a26c <_fflush_r>
 8009cc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cca:	b141      	cbz	r1, 8009cde <setvbuf+0x56>
 8009ccc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cd0:	4299      	cmp	r1, r3
 8009cd2:	d002      	beq.n	8009cda <setvbuf+0x52>
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	f7ff fea1 	bl	8009a1c <_free_r>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	6363      	str	r3, [r4, #52]	; 0x34
 8009cde:	2300      	movs	r3, #0
 8009ce0:	61a3      	str	r3, [r4, #24]
 8009ce2:	6063      	str	r3, [r4, #4]
 8009ce4:	89a3      	ldrh	r3, [r4, #12]
 8009ce6:	061b      	lsls	r3, r3, #24
 8009ce8:	d503      	bpl.n	8009cf2 <setvbuf+0x6a>
 8009cea:	6921      	ldr	r1, [r4, #16]
 8009cec:	4630      	mov	r0, r6
 8009cee:	f7ff fe95 	bl	8009a1c <_free_r>
 8009cf2:	89a3      	ldrh	r3, [r4, #12]
 8009cf4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009cf8:	f023 0303 	bic.w	r3, r3, #3
 8009cfc:	f1b8 0f02 	cmp.w	r8, #2
 8009d00:	81a3      	strh	r3, [r4, #12]
 8009d02:	d05d      	beq.n	8009dc0 <setvbuf+0x138>
 8009d04:	ab01      	add	r3, sp, #4
 8009d06:	466a      	mov	r2, sp
 8009d08:	4621      	mov	r1, r4
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	f000 fba5 	bl	800a45a <__swhatbuf_r>
 8009d10:	89a3      	ldrh	r3, [r4, #12]
 8009d12:	4318      	orrs	r0, r3
 8009d14:	81a0      	strh	r0, [r4, #12]
 8009d16:	bb2d      	cbnz	r5, 8009d64 <setvbuf+0xdc>
 8009d18:	9d00      	ldr	r5, [sp, #0]
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	f7ff fe5a 	bl	80099d4 <malloc>
 8009d20:	4607      	mov	r7, r0
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d14e      	bne.n	8009dc4 <setvbuf+0x13c>
 8009d26:	f8dd 9000 	ldr.w	r9, [sp]
 8009d2a:	45a9      	cmp	r9, r5
 8009d2c:	d13c      	bne.n	8009da8 <setvbuf+0x120>
 8009d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d32:	89a3      	ldrh	r3, [r4, #12]
 8009d34:	f043 0302 	orr.w	r3, r3, #2
 8009d38:	81a3      	strh	r3, [r4, #12]
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	60a3      	str	r3, [r4, #8]
 8009d3e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009d42:	6023      	str	r3, [r4, #0]
 8009d44:	6123      	str	r3, [r4, #16]
 8009d46:	2301      	movs	r3, #1
 8009d48:	6163      	str	r3, [r4, #20]
 8009d4a:	b003      	add	sp, #12
 8009d4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d50:	4b22      	ldr	r3, [pc, #136]	; (8009ddc <setvbuf+0x154>)
 8009d52:	429c      	cmp	r4, r3
 8009d54:	d101      	bne.n	8009d5a <setvbuf+0xd2>
 8009d56:	68b4      	ldr	r4, [r6, #8]
 8009d58:	e7a8      	b.n	8009cac <setvbuf+0x24>
 8009d5a:	4b21      	ldr	r3, [pc, #132]	; (8009de0 <setvbuf+0x158>)
 8009d5c:	429c      	cmp	r4, r3
 8009d5e:	bf08      	it	eq
 8009d60:	68f4      	ldreq	r4, [r6, #12]
 8009d62:	e7a3      	b.n	8009cac <setvbuf+0x24>
 8009d64:	2f00      	cmp	r7, #0
 8009d66:	d0d8      	beq.n	8009d1a <setvbuf+0x92>
 8009d68:	69b3      	ldr	r3, [r6, #24]
 8009d6a:	b913      	cbnz	r3, 8009d72 <setvbuf+0xea>
 8009d6c:	4630      	mov	r0, r6
 8009d6e:	f000 fae7 	bl	800a340 <__sinit>
 8009d72:	f1b8 0f01 	cmp.w	r8, #1
 8009d76:	bf08      	it	eq
 8009d78:	89a3      	ldrheq	r3, [r4, #12]
 8009d7a:	6027      	str	r7, [r4, #0]
 8009d7c:	bf04      	itt	eq
 8009d7e:	f043 0301 	orreq.w	r3, r3, #1
 8009d82:	81a3      	strheq	r3, [r4, #12]
 8009d84:	89a3      	ldrh	r3, [r4, #12]
 8009d86:	f013 0008 	ands.w	r0, r3, #8
 8009d8a:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8009d8e:	d01b      	beq.n	8009dc8 <setvbuf+0x140>
 8009d90:	f013 0001 	ands.w	r0, r3, #1
 8009d94:	bf18      	it	ne
 8009d96:	426d      	negne	r5, r5
 8009d98:	f04f 0300 	mov.w	r3, #0
 8009d9c:	bf1d      	ittte	ne
 8009d9e:	60a3      	strne	r3, [r4, #8]
 8009da0:	61a5      	strne	r5, [r4, #24]
 8009da2:	4618      	movne	r0, r3
 8009da4:	60a5      	streq	r5, [r4, #8]
 8009da6:	e7d0      	b.n	8009d4a <setvbuf+0xc2>
 8009da8:	4648      	mov	r0, r9
 8009daa:	f7ff fe13 	bl	80099d4 <malloc>
 8009dae:	4607      	mov	r7, r0
 8009db0:	2800      	cmp	r0, #0
 8009db2:	d0bc      	beq.n	8009d2e <setvbuf+0xa6>
 8009db4:	89a3      	ldrh	r3, [r4, #12]
 8009db6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009dba:	81a3      	strh	r3, [r4, #12]
 8009dbc:	464d      	mov	r5, r9
 8009dbe:	e7d3      	b.n	8009d68 <setvbuf+0xe0>
 8009dc0:	2000      	movs	r0, #0
 8009dc2:	e7b6      	b.n	8009d32 <setvbuf+0xaa>
 8009dc4:	46a9      	mov	r9, r5
 8009dc6:	e7f5      	b.n	8009db4 <setvbuf+0x12c>
 8009dc8:	60a0      	str	r0, [r4, #8]
 8009dca:	e7be      	b.n	8009d4a <setvbuf+0xc2>
 8009dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009dd0:	e7bb      	b.n	8009d4a <setvbuf+0xc2>
 8009dd2:	bf00      	nop
 8009dd4:	2000000c 	.word	0x2000000c
 8009dd8:	0800b7cc 	.word	0x0800b7cc
 8009ddc:	0800b7ec 	.word	0x0800b7ec
 8009de0:	0800b7ac 	.word	0x0800b7ac

08009de4 <siprintf>:
 8009de4:	b40e      	push	{r1, r2, r3}
 8009de6:	b500      	push	{lr}
 8009de8:	b09c      	sub	sp, #112	; 0x70
 8009dea:	ab1d      	add	r3, sp, #116	; 0x74
 8009dec:	9002      	str	r0, [sp, #8]
 8009dee:	9006      	str	r0, [sp, #24]
 8009df0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009df4:	4809      	ldr	r0, [pc, #36]	; (8009e1c <siprintf+0x38>)
 8009df6:	9107      	str	r1, [sp, #28]
 8009df8:	9104      	str	r1, [sp, #16]
 8009dfa:	4909      	ldr	r1, [pc, #36]	; (8009e20 <siprintf+0x3c>)
 8009dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e00:	9105      	str	r1, [sp, #20]
 8009e02:	6800      	ldr	r0, [r0, #0]
 8009e04:	9301      	str	r3, [sp, #4]
 8009e06:	a902      	add	r1, sp, #8
 8009e08:	f000 fbfa 	bl	800a600 <_svfiprintf_r>
 8009e0c:	9b02      	ldr	r3, [sp, #8]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	701a      	strb	r2, [r3, #0]
 8009e12:	b01c      	add	sp, #112	; 0x70
 8009e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e18:	b003      	add	sp, #12
 8009e1a:	4770      	bx	lr
 8009e1c:	2000000c 	.word	0x2000000c
 8009e20:	ffff0208 	.word	0xffff0208

08009e24 <strchr>:
 8009e24:	b2c9      	uxtb	r1, r1
 8009e26:	4603      	mov	r3, r0
 8009e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e2c:	b11a      	cbz	r2, 8009e36 <strchr+0x12>
 8009e2e:	428a      	cmp	r2, r1
 8009e30:	d1f9      	bne.n	8009e26 <strchr+0x2>
 8009e32:	4618      	mov	r0, r3
 8009e34:	4770      	bx	lr
 8009e36:	2900      	cmp	r1, #0
 8009e38:	bf18      	it	ne
 8009e3a:	2300      	movne	r3, #0
 8009e3c:	e7f9      	b.n	8009e32 <strchr+0xe>

08009e3e <strncmp>:
 8009e3e:	b510      	push	{r4, lr}
 8009e40:	b16a      	cbz	r2, 8009e5e <strncmp+0x20>
 8009e42:	3901      	subs	r1, #1
 8009e44:	1884      	adds	r4, r0, r2
 8009e46:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009e4a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d103      	bne.n	8009e5a <strncmp+0x1c>
 8009e52:	42a0      	cmp	r0, r4
 8009e54:	d001      	beq.n	8009e5a <strncmp+0x1c>
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d1f5      	bne.n	8009e46 <strncmp+0x8>
 8009e5a:	1a98      	subs	r0, r3, r2
 8009e5c:	bd10      	pop	{r4, pc}
 8009e5e:	4610      	mov	r0, r2
 8009e60:	e7fc      	b.n	8009e5c <strncmp+0x1e>

08009e62 <strrchr>:
 8009e62:	b538      	push	{r3, r4, r5, lr}
 8009e64:	4603      	mov	r3, r0
 8009e66:	460d      	mov	r5, r1
 8009e68:	b969      	cbnz	r1, 8009e86 <strrchr+0x24>
 8009e6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e6e:	f7ff bfd9 	b.w	8009e24 <strchr>
 8009e72:	1c43      	adds	r3, r0, #1
 8009e74:	4604      	mov	r4, r0
 8009e76:	4629      	mov	r1, r5
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7ff ffd3 	bl	8009e24 <strchr>
 8009e7e:	2800      	cmp	r0, #0
 8009e80:	d1f7      	bne.n	8009e72 <strrchr+0x10>
 8009e82:	4620      	mov	r0, r4
 8009e84:	bd38      	pop	{r3, r4, r5, pc}
 8009e86:	2400      	movs	r4, #0
 8009e88:	e7f5      	b.n	8009e76 <strrchr+0x14>

08009e8a <strstr>:
 8009e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e8c:	7803      	ldrb	r3, [r0, #0]
 8009e8e:	b17b      	cbz	r3, 8009eb0 <strstr+0x26>
 8009e90:	4604      	mov	r4, r0
 8009e92:	7823      	ldrb	r3, [r4, #0]
 8009e94:	4620      	mov	r0, r4
 8009e96:	1c66      	adds	r6, r4, #1
 8009e98:	b17b      	cbz	r3, 8009eba <strstr+0x30>
 8009e9a:	1e4a      	subs	r2, r1, #1
 8009e9c:	1e63      	subs	r3, r4, #1
 8009e9e:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8009ea2:	b14d      	cbz	r5, 8009eb8 <strstr+0x2e>
 8009ea4:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8009ea8:	42af      	cmp	r7, r5
 8009eaa:	4634      	mov	r4, r6
 8009eac:	d0f7      	beq.n	8009e9e <strstr+0x14>
 8009eae:	e7f0      	b.n	8009e92 <strstr+0x8>
 8009eb0:	780b      	ldrb	r3, [r1, #0]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	bf18      	it	ne
 8009eb6:	2000      	movne	r0, #0
 8009eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	e7fc      	b.n	8009eb8 <strstr+0x2e>

08009ebe <_strtol_l.isra.0>:
 8009ebe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ec2:	4680      	mov	r8, r0
 8009ec4:	4689      	mov	r9, r1
 8009ec6:	4692      	mov	sl, r2
 8009ec8:	461e      	mov	r6, r3
 8009eca:	460f      	mov	r7, r1
 8009ecc:	463d      	mov	r5, r7
 8009ece:	9808      	ldr	r0, [sp, #32]
 8009ed0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ed4:	f000 fabe 	bl	800a454 <__locale_ctype_ptr_l>
 8009ed8:	4420      	add	r0, r4
 8009eda:	7843      	ldrb	r3, [r0, #1]
 8009edc:	f013 0308 	ands.w	r3, r3, #8
 8009ee0:	d132      	bne.n	8009f48 <_strtol_l.isra.0+0x8a>
 8009ee2:	2c2d      	cmp	r4, #45	; 0x2d
 8009ee4:	d132      	bne.n	8009f4c <_strtol_l.isra.0+0x8e>
 8009ee6:	787c      	ldrb	r4, [r7, #1]
 8009ee8:	1cbd      	adds	r5, r7, #2
 8009eea:	2201      	movs	r2, #1
 8009eec:	2e00      	cmp	r6, #0
 8009eee:	d05d      	beq.n	8009fac <_strtol_l.isra.0+0xee>
 8009ef0:	2e10      	cmp	r6, #16
 8009ef2:	d109      	bne.n	8009f08 <_strtol_l.isra.0+0x4a>
 8009ef4:	2c30      	cmp	r4, #48	; 0x30
 8009ef6:	d107      	bne.n	8009f08 <_strtol_l.isra.0+0x4a>
 8009ef8:	782b      	ldrb	r3, [r5, #0]
 8009efa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009efe:	2b58      	cmp	r3, #88	; 0x58
 8009f00:	d14f      	bne.n	8009fa2 <_strtol_l.isra.0+0xe4>
 8009f02:	786c      	ldrb	r4, [r5, #1]
 8009f04:	2610      	movs	r6, #16
 8009f06:	3502      	adds	r5, #2
 8009f08:	2a00      	cmp	r2, #0
 8009f0a:	bf14      	ite	ne
 8009f0c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8009f10:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8009f14:	2700      	movs	r7, #0
 8009f16:	fbb1 fcf6 	udiv	ip, r1, r6
 8009f1a:	4638      	mov	r0, r7
 8009f1c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8009f20:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8009f24:	2b09      	cmp	r3, #9
 8009f26:	d817      	bhi.n	8009f58 <_strtol_l.isra.0+0x9a>
 8009f28:	461c      	mov	r4, r3
 8009f2a:	42a6      	cmp	r6, r4
 8009f2c:	dd23      	ble.n	8009f76 <_strtol_l.isra.0+0xb8>
 8009f2e:	1c7b      	adds	r3, r7, #1
 8009f30:	d007      	beq.n	8009f42 <_strtol_l.isra.0+0x84>
 8009f32:	4584      	cmp	ip, r0
 8009f34:	d31c      	bcc.n	8009f70 <_strtol_l.isra.0+0xb2>
 8009f36:	d101      	bne.n	8009f3c <_strtol_l.isra.0+0x7e>
 8009f38:	45a6      	cmp	lr, r4
 8009f3a:	db19      	blt.n	8009f70 <_strtol_l.isra.0+0xb2>
 8009f3c:	fb00 4006 	mla	r0, r0, r6, r4
 8009f40:	2701      	movs	r7, #1
 8009f42:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f46:	e7eb      	b.n	8009f20 <_strtol_l.isra.0+0x62>
 8009f48:	462f      	mov	r7, r5
 8009f4a:	e7bf      	b.n	8009ecc <_strtol_l.isra.0+0xe>
 8009f4c:	2c2b      	cmp	r4, #43	; 0x2b
 8009f4e:	bf04      	itt	eq
 8009f50:	1cbd      	addeq	r5, r7, #2
 8009f52:	787c      	ldrbeq	r4, [r7, #1]
 8009f54:	461a      	mov	r2, r3
 8009f56:	e7c9      	b.n	8009eec <_strtol_l.isra.0+0x2e>
 8009f58:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009f5c:	2b19      	cmp	r3, #25
 8009f5e:	d801      	bhi.n	8009f64 <_strtol_l.isra.0+0xa6>
 8009f60:	3c37      	subs	r4, #55	; 0x37
 8009f62:	e7e2      	b.n	8009f2a <_strtol_l.isra.0+0x6c>
 8009f64:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009f68:	2b19      	cmp	r3, #25
 8009f6a:	d804      	bhi.n	8009f76 <_strtol_l.isra.0+0xb8>
 8009f6c:	3c57      	subs	r4, #87	; 0x57
 8009f6e:	e7dc      	b.n	8009f2a <_strtol_l.isra.0+0x6c>
 8009f70:	f04f 37ff 	mov.w	r7, #4294967295
 8009f74:	e7e5      	b.n	8009f42 <_strtol_l.isra.0+0x84>
 8009f76:	1c7b      	adds	r3, r7, #1
 8009f78:	d108      	bne.n	8009f8c <_strtol_l.isra.0+0xce>
 8009f7a:	2322      	movs	r3, #34	; 0x22
 8009f7c:	f8c8 3000 	str.w	r3, [r8]
 8009f80:	4608      	mov	r0, r1
 8009f82:	f1ba 0f00 	cmp.w	sl, #0
 8009f86:	d107      	bne.n	8009f98 <_strtol_l.isra.0+0xda>
 8009f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f8c:	b102      	cbz	r2, 8009f90 <_strtol_l.isra.0+0xd2>
 8009f8e:	4240      	negs	r0, r0
 8009f90:	f1ba 0f00 	cmp.w	sl, #0
 8009f94:	d0f8      	beq.n	8009f88 <_strtol_l.isra.0+0xca>
 8009f96:	b10f      	cbz	r7, 8009f9c <_strtol_l.isra.0+0xde>
 8009f98:	f105 39ff 	add.w	r9, r5, #4294967295
 8009f9c:	f8ca 9000 	str.w	r9, [sl]
 8009fa0:	e7f2      	b.n	8009f88 <_strtol_l.isra.0+0xca>
 8009fa2:	2430      	movs	r4, #48	; 0x30
 8009fa4:	2e00      	cmp	r6, #0
 8009fa6:	d1af      	bne.n	8009f08 <_strtol_l.isra.0+0x4a>
 8009fa8:	2608      	movs	r6, #8
 8009faa:	e7ad      	b.n	8009f08 <_strtol_l.isra.0+0x4a>
 8009fac:	2c30      	cmp	r4, #48	; 0x30
 8009fae:	d0a3      	beq.n	8009ef8 <_strtol_l.isra.0+0x3a>
 8009fb0:	260a      	movs	r6, #10
 8009fb2:	e7a9      	b.n	8009f08 <_strtol_l.isra.0+0x4a>

08009fb4 <strtol>:
 8009fb4:	4b08      	ldr	r3, [pc, #32]	; (8009fd8 <strtol+0x24>)
 8009fb6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009fb8:	681c      	ldr	r4, [r3, #0]
 8009fba:	4d08      	ldr	r5, [pc, #32]	; (8009fdc <strtol+0x28>)
 8009fbc:	6a23      	ldr	r3, [r4, #32]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	bf08      	it	eq
 8009fc2:	462b      	moveq	r3, r5
 8009fc4:	9300      	str	r3, [sp, #0]
 8009fc6:	4613      	mov	r3, r2
 8009fc8:	460a      	mov	r2, r1
 8009fca:	4601      	mov	r1, r0
 8009fcc:	4620      	mov	r0, r4
 8009fce:	f7ff ff76 	bl	8009ebe <_strtol_l.isra.0>
 8009fd2:	b003      	add	sp, #12
 8009fd4:	bd30      	pop	{r4, r5, pc}
 8009fd6:	bf00      	nop
 8009fd8:	2000000c 	.word	0x2000000c
 8009fdc:	20000070 	.word	0x20000070

08009fe0 <__swbuf_r>:
 8009fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fe2:	460e      	mov	r6, r1
 8009fe4:	4614      	mov	r4, r2
 8009fe6:	4605      	mov	r5, r0
 8009fe8:	b118      	cbz	r0, 8009ff2 <__swbuf_r+0x12>
 8009fea:	6983      	ldr	r3, [r0, #24]
 8009fec:	b90b      	cbnz	r3, 8009ff2 <__swbuf_r+0x12>
 8009fee:	f000 f9a7 	bl	800a340 <__sinit>
 8009ff2:	4b21      	ldr	r3, [pc, #132]	; (800a078 <__swbuf_r+0x98>)
 8009ff4:	429c      	cmp	r4, r3
 8009ff6:	d12a      	bne.n	800a04e <__swbuf_r+0x6e>
 8009ff8:	686c      	ldr	r4, [r5, #4]
 8009ffa:	69a3      	ldr	r3, [r4, #24]
 8009ffc:	60a3      	str	r3, [r4, #8]
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	071a      	lsls	r2, r3, #28
 800a002:	d52e      	bpl.n	800a062 <__swbuf_r+0x82>
 800a004:	6923      	ldr	r3, [r4, #16]
 800a006:	b363      	cbz	r3, 800a062 <__swbuf_r+0x82>
 800a008:	6923      	ldr	r3, [r4, #16]
 800a00a:	6820      	ldr	r0, [r4, #0]
 800a00c:	1ac0      	subs	r0, r0, r3
 800a00e:	6963      	ldr	r3, [r4, #20]
 800a010:	b2f6      	uxtb	r6, r6
 800a012:	4283      	cmp	r3, r0
 800a014:	4637      	mov	r7, r6
 800a016:	dc04      	bgt.n	800a022 <__swbuf_r+0x42>
 800a018:	4621      	mov	r1, r4
 800a01a:	4628      	mov	r0, r5
 800a01c:	f000 f926 	bl	800a26c <_fflush_r>
 800a020:	bb28      	cbnz	r0, 800a06e <__swbuf_r+0x8e>
 800a022:	68a3      	ldr	r3, [r4, #8]
 800a024:	3b01      	subs	r3, #1
 800a026:	60a3      	str	r3, [r4, #8]
 800a028:	6823      	ldr	r3, [r4, #0]
 800a02a:	1c5a      	adds	r2, r3, #1
 800a02c:	6022      	str	r2, [r4, #0]
 800a02e:	701e      	strb	r6, [r3, #0]
 800a030:	6963      	ldr	r3, [r4, #20]
 800a032:	3001      	adds	r0, #1
 800a034:	4283      	cmp	r3, r0
 800a036:	d004      	beq.n	800a042 <__swbuf_r+0x62>
 800a038:	89a3      	ldrh	r3, [r4, #12]
 800a03a:	07db      	lsls	r3, r3, #31
 800a03c:	d519      	bpl.n	800a072 <__swbuf_r+0x92>
 800a03e:	2e0a      	cmp	r6, #10
 800a040:	d117      	bne.n	800a072 <__swbuf_r+0x92>
 800a042:	4621      	mov	r1, r4
 800a044:	4628      	mov	r0, r5
 800a046:	f000 f911 	bl	800a26c <_fflush_r>
 800a04a:	b190      	cbz	r0, 800a072 <__swbuf_r+0x92>
 800a04c:	e00f      	b.n	800a06e <__swbuf_r+0x8e>
 800a04e:	4b0b      	ldr	r3, [pc, #44]	; (800a07c <__swbuf_r+0x9c>)
 800a050:	429c      	cmp	r4, r3
 800a052:	d101      	bne.n	800a058 <__swbuf_r+0x78>
 800a054:	68ac      	ldr	r4, [r5, #8]
 800a056:	e7d0      	b.n	8009ffa <__swbuf_r+0x1a>
 800a058:	4b09      	ldr	r3, [pc, #36]	; (800a080 <__swbuf_r+0xa0>)
 800a05a:	429c      	cmp	r4, r3
 800a05c:	bf08      	it	eq
 800a05e:	68ec      	ldreq	r4, [r5, #12]
 800a060:	e7cb      	b.n	8009ffa <__swbuf_r+0x1a>
 800a062:	4621      	mov	r1, r4
 800a064:	4628      	mov	r0, r5
 800a066:	f000 f80d 	bl	800a084 <__swsetup_r>
 800a06a:	2800      	cmp	r0, #0
 800a06c:	d0cc      	beq.n	800a008 <__swbuf_r+0x28>
 800a06e:	f04f 37ff 	mov.w	r7, #4294967295
 800a072:	4638      	mov	r0, r7
 800a074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a076:	bf00      	nop
 800a078:	0800b7cc 	.word	0x0800b7cc
 800a07c:	0800b7ec 	.word	0x0800b7ec
 800a080:	0800b7ac 	.word	0x0800b7ac

0800a084 <__swsetup_r>:
 800a084:	4b32      	ldr	r3, [pc, #200]	; (800a150 <__swsetup_r+0xcc>)
 800a086:	b570      	push	{r4, r5, r6, lr}
 800a088:	681d      	ldr	r5, [r3, #0]
 800a08a:	4606      	mov	r6, r0
 800a08c:	460c      	mov	r4, r1
 800a08e:	b125      	cbz	r5, 800a09a <__swsetup_r+0x16>
 800a090:	69ab      	ldr	r3, [r5, #24]
 800a092:	b913      	cbnz	r3, 800a09a <__swsetup_r+0x16>
 800a094:	4628      	mov	r0, r5
 800a096:	f000 f953 	bl	800a340 <__sinit>
 800a09a:	4b2e      	ldr	r3, [pc, #184]	; (800a154 <__swsetup_r+0xd0>)
 800a09c:	429c      	cmp	r4, r3
 800a09e:	d10f      	bne.n	800a0c0 <__swsetup_r+0x3c>
 800a0a0:	686c      	ldr	r4, [r5, #4]
 800a0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a6:	b29a      	uxth	r2, r3
 800a0a8:	0715      	lsls	r5, r2, #28
 800a0aa:	d42c      	bmi.n	800a106 <__swsetup_r+0x82>
 800a0ac:	06d0      	lsls	r0, r2, #27
 800a0ae:	d411      	bmi.n	800a0d4 <__swsetup_r+0x50>
 800a0b0:	2209      	movs	r2, #9
 800a0b2:	6032      	str	r2, [r6, #0]
 800a0b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0b8:	81a3      	strh	r3, [r4, #12]
 800a0ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a0be:	e03e      	b.n	800a13e <__swsetup_r+0xba>
 800a0c0:	4b25      	ldr	r3, [pc, #148]	; (800a158 <__swsetup_r+0xd4>)
 800a0c2:	429c      	cmp	r4, r3
 800a0c4:	d101      	bne.n	800a0ca <__swsetup_r+0x46>
 800a0c6:	68ac      	ldr	r4, [r5, #8]
 800a0c8:	e7eb      	b.n	800a0a2 <__swsetup_r+0x1e>
 800a0ca:	4b24      	ldr	r3, [pc, #144]	; (800a15c <__swsetup_r+0xd8>)
 800a0cc:	429c      	cmp	r4, r3
 800a0ce:	bf08      	it	eq
 800a0d0:	68ec      	ldreq	r4, [r5, #12]
 800a0d2:	e7e6      	b.n	800a0a2 <__swsetup_r+0x1e>
 800a0d4:	0751      	lsls	r1, r2, #29
 800a0d6:	d512      	bpl.n	800a0fe <__swsetup_r+0x7a>
 800a0d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a0da:	b141      	cbz	r1, 800a0ee <__swsetup_r+0x6a>
 800a0dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0e0:	4299      	cmp	r1, r3
 800a0e2:	d002      	beq.n	800a0ea <__swsetup_r+0x66>
 800a0e4:	4630      	mov	r0, r6
 800a0e6:	f7ff fc99 	bl	8009a1c <_free_r>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	6363      	str	r3, [r4, #52]	; 0x34
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a0f4:	81a3      	strh	r3, [r4, #12]
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	6063      	str	r3, [r4, #4]
 800a0fa:	6923      	ldr	r3, [r4, #16]
 800a0fc:	6023      	str	r3, [r4, #0]
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	f043 0308 	orr.w	r3, r3, #8
 800a104:	81a3      	strh	r3, [r4, #12]
 800a106:	6923      	ldr	r3, [r4, #16]
 800a108:	b94b      	cbnz	r3, 800a11e <__swsetup_r+0x9a>
 800a10a:	89a3      	ldrh	r3, [r4, #12]
 800a10c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a114:	d003      	beq.n	800a11e <__swsetup_r+0x9a>
 800a116:	4621      	mov	r1, r4
 800a118:	4630      	mov	r0, r6
 800a11a:	f000 f9c3 	bl	800a4a4 <__smakebuf_r>
 800a11e:	89a2      	ldrh	r2, [r4, #12]
 800a120:	f012 0301 	ands.w	r3, r2, #1
 800a124:	d00c      	beq.n	800a140 <__swsetup_r+0xbc>
 800a126:	2300      	movs	r3, #0
 800a128:	60a3      	str	r3, [r4, #8]
 800a12a:	6963      	ldr	r3, [r4, #20]
 800a12c:	425b      	negs	r3, r3
 800a12e:	61a3      	str	r3, [r4, #24]
 800a130:	6923      	ldr	r3, [r4, #16]
 800a132:	b953      	cbnz	r3, 800a14a <__swsetup_r+0xc6>
 800a134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a138:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a13c:	d1ba      	bne.n	800a0b4 <__swsetup_r+0x30>
 800a13e:	bd70      	pop	{r4, r5, r6, pc}
 800a140:	0792      	lsls	r2, r2, #30
 800a142:	bf58      	it	pl
 800a144:	6963      	ldrpl	r3, [r4, #20]
 800a146:	60a3      	str	r3, [r4, #8]
 800a148:	e7f2      	b.n	800a130 <__swsetup_r+0xac>
 800a14a:	2000      	movs	r0, #0
 800a14c:	e7f7      	b.n	800a13e <__swsetup_r+0xba>
 800a14e:	bf00      	nop
 800a150:	2000000c 	.word	0x2000000c
 800a154:	0800b7cc 	.word	0x0800b7cc
 800a158:	0800b7ec 	.word	0x0800b7ec
 800a15c:	0800b7ac 	.word	0x0800b7ac

0800a160 <__sflush_r>:
 800a160:	898a      	ldrh	r2, [r1, #12]
 800a162:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a166:	4605      	mov	r5, r0
 800a168:	0710      	lsls	r0, r2, #28
 800a16a:	460c      	mov	r4, r1
 800a16c:	d458      	bmi.n	800a220 <__sflush_r+0xc0>
 800a16e:	684b      	ldr	r3, [r1, #4]
 800a170:	2b00      	cmp	r3, #0
 800a172:	dc05      	bgt.n	800a180 <__sflush_r+0x20>
 800a174:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a176:	2b00      	cmp	r3, #0
 800a178:	dc02      	bgt.n	800a180 <__sflush_r+0x20>
 800a17a:	2000      	movs	r0, #0
 800a17c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a180:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a182:	2e00      	cmp	r6, #0
 800a184:	d0f9      	beq.n	800a17a <__sflush_r+0x1a>
 800a186:	2300      	movs	r3, #0
 800a188:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a18c:	682f      	ldr	r7, [r5, #0]
 800a18e:	6a21      	ldr	r1, [r4, #32]
 800a190:	602b      	str	r3, [r5, #0]
 800a192:	d032      	beq.n	800a1fa <__sflush_r+0x9a>
 800a194:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a196:	89a3      	ldrh	r3, [r4, #12]
 800a198:	075a      	lsls	r2, r3, #29
 800a19a:	d505      	bpl.n	800a1a8 <__sflush_r+0x48>
 800a19c:	6863      	ldr	r3, [r4, #4]
 800a19e:	1ac0      	subs	r0, r0, r3
 800a1a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a1a2:	b10b      	cbz	r3, 800a1a8 <__sflush_r+0x48>
 800a1a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a1a6:	1ac0      	subs	r0, r0, r3
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1ae:	6a21      	ldr	r1, [r4, #32]
 800a1b0:	4628      	mov	r0, r5
 800a1b2:	47b0      	blx	r6
 800a1b4:	1c43      	adds	r3, r0, #1
 800a1b6:	89a3      	ldrh	r3, [r4, #12]
 800a1b8:	d106      	bne.n	800a1c8 <__sflush_r+0x68>
 800a1ba:	6829      	ldr	r1, [r5, #0]
 800a1bc:	291d      	cmp	r1, #29
 800a1be:	d848      	bhi.n	800a252 <__sflush_r+0xf2>
 800a1c0:	4a29      	ldr	r2, [pc, #164]	; (800a268 <__sflush_r+0x108>)
 800a1c2:	40ca      	lsrs	r2, r1
 800a1c4:	07d6      	lsls	r6, r2, #31
 800a1c6:	d544      	bpl.n	800a252 <__sflush_r+0xf2>
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	6062      	str	r2, [r4, #4]
 800a1cc:	04d9      	lsls	r1, r3, #19
 800a1ce:	6922      	ldr	r2, [r4, #16]
 800a1d0:	6022      	str	r2, [r4, #0]
 800a1d2:	d504      	bpl.n	800a1de <__sflush_r+0x7e>
 800a1d4:	1c42      	adds	r2, r0, #1
 800a1d6:	d101      	bne.n	800a1dc <__sflush_r+0x7c>
 800a1d8:	682b      	ldr	r3, [r5, #0]
 800a1da:	b903      	cbnz	r3, 800a1de <__sflush_r+0x7e>
 800a1dc:	6560      	str	r0, [r4, #84]	; 0x54
 800a1de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1e0:	602f      	str	r7, [r5, #0]
 800a1e2:	2900      	cmp	r1, #0
 800a1e4:	d0c9      	beq.n	800a17a <__sflush_r+0x1a>
 800a1e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1ea:	4299      	cmp	r1, r3
 800a1ec:	d002      	beq.n	800a1f4 <__sflush_r+0x94>
 800a1ee:	4628      	mov	r0, r5
 800a1f0:	f7ff fc14 	bl	8009a1c <_free_r>
 800a1f4:	2000      	movs	r0, #0
 800a1f6:	6360      	str	r0, [r4, #52]	; 0x34
 800a1f8:	e7c0      	b.n	800a17c <__sflush_r+0x1c>
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	47b0      	blx	r6
 800a200:	1c41      	adds	r1, r0, #1
 800a202:	d1c8      	bne.n	800a196 <__sflush_r+0x36>
 800a204:	682b      	ldr	r3, [r5, #0]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d0c5      	beq.n	800a196 <__sflush_r+0x36>
 800a20a:	2b1d      	cmp	r3, #29
 800a20c:	d001      	beq.n	800a212 <__sflush_r+0xb2>
 800a20e:	2b16      	cmp	r3, #22
 800a210:	d101      	bne.n	800a216 <__sflush_r+0xb6>
 800a212:	602f      	str	r7, [r5, #0]
 800a214:	e7b1      	b.n	800a17a <__sflush_r+0x1a>
 800a216:	89a3      	ldrh	r3, [r4, #12]
 800a218:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a21c:	81a3      	strh	r3, [r4, #12]
 800a21e:	e7ad      	b.n	800a17c <__sflush_r+0x1c>
 800a220:	690f      	ldr	r7, [r1, #16]
 800a222:	2f00      	cmp	r7, #0
 800a224:	d0a9      	beq.n	800a17a <__sflush_r+0x1a>
 800a226:	0793      	lsls	r3, r2, #30
 800a228:	680e      	ldr	r6, [r1, #0]
 800a22a:	bf08      	it	eq
 800a22c:	694b      	ldreq	r3, [r1, #20]
 800a22e:	600f      	str	r7, [r1, #0]
 800a230:	bf18      	it	ne
 800a232:	2300      	movne	r3, #0
 800a234:	eba6 0807 	sub.w	r8, r6, r7
 800a238:	608b      	str	r3, [r1, #8]
 800a23a:	f1b8 0f00 	cmp.w	r8, #0
 800a23e:	dd9c      	ble.n	800a17a <__sflush_r+0x1a>
 800a240:	4643      	mov	r3, r8
 800a242:	463a      	mov	r2, r7
 800a244:	6a21      	ldr	r1, [r4, #32]
 800a246:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a248:	4628      	mov	r0, r5
 800a24a:	47b0      	blx	r6
 800a24c:	2800      	cmp	r0, #0
 800a24e:	dc06      	bgt.n	800a25e <__sflush_r+0xfe>
 800a250:	89a3      	ldrh	r3, [r4, #12]
 800a252:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a256:	81a3      	strh	r3, [r4, #12]
 800a258:	f04f 30ff 	mov.w	r0, #4294967295
 800a25c:	e78e      	b.n	800a17c <__sflush_r+0x1c>
 800a25e:	4407      	add	r7, r0
 800a260:	eba8 0800 	sub.w	r8, r8, r0
 800a264:	e7e9      	b.n	800a23a <__sflush_r+0xda>
 800a266:	bf00      	nop
 800a268:	20400001 	.word	0x20400001

0800a26c <_fflush_r>:
 800a26c:	b538      	push	{r3, r4, r5, lr}
 800a26e:	690b      	ldr	r3, [r1, #16]
 800a270:	4605      	mov	r5, r0
 800a272:	460c      	mov	r4, r1
 800a274:	b1db      	cbz	r3, 800a2ae <_fflush_r+0x42>
 800a276:	b118      	cbz	r0, 800a280 <_fflush_r+0x14>
 800a278:	6983      	ldr	r3, [r0, #24]
 800a27a:	b90b      	cbnz	r3, 800a280 <_fflush_r+0x14>
 800a27c:	f000 f860 	bl	800a340 <__sinit>
 800a280:	4b0c      	ldr	r3, [pc, #48]	; (800a2b4 <_fflush_r+0x48>)
 800a282:	429c      	cmp	r4, r3
 800a284:	d109      	bne.n	800a29a <_fflush_r+0x2e>
 800a286:	686c      	ldr	r4, [r5, #4]
 800a288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a28c:	b17b      	cbz	r3, 800a2ae <_fflush_r+0x42>
 800a28e:	4621      	mov	r1, r4
 800a290:	4628      	mov	r0, r5
 800a292:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a296:	f7ff bf63 	b.w	800a160 <__sflush_r>
 800a29a:	4b07      	ldr	r3, [pc, #28]	; (800a2b8 <_fflush_r+0x4c>)
 800a29c:	429c      	cmp	r4, r3
 800a29e:	d101      	bne.n	800a2a4 <_fflush_r+0x38>
 800a2a0:	68ac      	ldr	r4, [r5, #8]
 800a2a2:	e7f1      	b.n	800a288 <_fflush_r+0x1c>
 800a2a4:	4b05      	ldr	r3, [pc, #20]	; (800a2bc <_fflush_r+0x50>)
 800a2a6:	429c      	cmp	r4, r3
 800a2a8:	bf08      	it	eq
 800a2aa:	68ec      	ldreq	r4, [r5, #12]
 800a2ac:	e7ec      	b.n	800a288 <_fflush_r+0x1c>
 800a2ae:	2000      	movs	r0, #0
 800a2b0:	bd38      	pop	{r3, r4, r5, pc}
 800a2b2:	bf00      	nop
 800a2b4:	0800b7cc 	.word	0x0800b7cc
 800a2b8:	0800b7ec 	.word	0x0800b7ec
 800a2bc:	0800b7ac 	.word	0x0800b7ac

0800a2c0 <std>:
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	b510      	push	{r4, lr}
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	e9c0 3300 	strd	r3, r3, [r0]
 800a2ca:	6083      	str	r3, [r0, #8]
 800a2cc:	8181      	strh	r1, [r0, #12]
 800a2ce:	6643      	str	r3, [r0, #100]	; 0x64
 800a2d0:	81c2      	strh	r2, [r0, #14]
 800a2d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2d6:	6183      	str	r3, [r0, #24]
 800a2d8:	4619      	mov	r1, r3
 800a2da:	2208      	movs	r2, #8
 800a2dc:	305c      	adds	r0, #92	; 0x5c
 800a2de:	f7ff fb94 	bl	8009a0a <memset>
 800a2e2:	4b05      	ldr	r3, [pc, #20]	; (800a2f8 <std+0x38>)
 800a2e4:	6263      	str	r3, [r4, #36]	; 0x24
 800a2e6:	4b05      	ldr	r3, [pc, #20]	; (800a2fc <std+0x3c>)
 800a2e8:	62a3      	str	r3, [r4, #40]	; 0x28
 800a2ea:	4b05      	ldr	r3, [pc, #20]	; (800a300 <std+0x40>)
 800a2ec:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a2ee:	4b05      	ldr	r3, [pc, #20]	; (800a304 <std+0x44>)
 800a2f0:	6224      	str	r4, [r4, #32]
 800a2f2:	6323      	str	r3, [r4, #48]	; 0x30
 800a2f4:	bd10      	pop	{r4, pc}
 800a2f6:	bf00      	nop
 800a2f8:	0800ad81 	.word	0x0800ad81
 800a2fc:	0800ada3 	.word	0x0800ada3
 800a300:	0800addb 	.word	0x0800addb
 800a304:	0800adff 	.word	0x0800adff

0800a308 <_cleanup_r>:
 800a308:	4901      	ldr	r1, [pc, #4]	; (800a310 <_cleanup_r+0x8>)
 800a30a:	f000 b885 	b.w	800a418 <_fwalk_reent>
 800a30e:	bf00      	nop
 800a310:	0800a26d 	.word	0x0800a26d

0800a314 <__sfmoreglue>:
 800a314:	b570      	push	{r4, r5, r6, lr}
 800a316:	1e4a      	subs	r2, r1, #1
 800a318:	2568      	movs	r5, #104	; 0x68
 800a31a:	4355      	muls	r5, r2
 800a31c:	460e      	mov	r6, r1
 800a31e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a322:	f7ff fbc9 	bl	8009ab8 <_malloc_r>
 800a326:	4604      	mov	r4, r0
 800a328:	b140      	cbz	r0, 800a33c <__sfmoreglue+0x28>
 800a32a:	2100      	movs	r1, #0
 800a32c:	e9c0 1600 	strd	r1, r6, [r0]
 800a330:	300c      	adds	r0, #12
 800a332:	60a0      	str	r0, [r4, #8]
 800a334:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a338:	f7ff fb67 	bl	8009a0a <memset>
 800a33c:	4620      	mov	r0, r4
 800a33e:	bd70      	pop	{r4, r5, r6, pc}

0800a340 <__sinit>:
 800a340:	6983      	ldr	r3, [r0, #24]
 800a342:	b510      	push	{r4, lr}
 800a344:	4604      	mov	r4, r0
 800a346:	bb33      	cbnz	r3, 800a396 <__sinit+0x56>
 800a348:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a34c:	6503      	str	r3, [r0, #80]	; 0x50
 800a34e:	4b12      	ldr	r3, [pc, #72]	; (800a398 <__sinit+0x58>)
 800a350:	4a12      	ldr	r2, [pc, #72]	; (800a39c <__sinit+0x5c>)
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	6282      	str	r2, [r0, #40]	; 0x28
 800a356:	4298      	cmp	r0, r3
 800a358:	bf04      	itt	eq
 800a35a:	2301      	moveq	r3, #1
 800a35c:	6183      	streq	r3, [r0, #24]
 800a35e:	f000 f81f 	bl	800a3a0 <__sfp>
 800a362:	6060      	str	r0, [r4, #4]
 800a364:	4620      	mov	r0, r4
 800a366:	f000 f81b 	bl	800a3a0 <__sfp>
 800a36a:	60a0      	str	r0, [r4, #8]
 800a36c:	4620      	mov	r0, r4
 800a36e:	f000 f817 	bl	800a3a0 <__sfp>
 800a372:	2200      	movs	r2, #0
 800a374:	60e0      	str	r0, [r4, #12]
 800a376:	2104      	movs	r1, #4
 800a378:	6860      	ldr	r0, [r4, #4]
 800a37a:	f7ff ffa1 	bl	800a2c0 <std>
 800a37e:	2201      	movs	r2, #1
 800a380:	2109      	movs	r1, #9
 800a382:	68a0      	ldr	r0, [r4, #8]
 800a384:	f7ff ff9c 	bl	800a2c0 <std>
 800a388:	2202      	movs	r2, #2
 800a38a:	2112      	movs	r1, #18
 800a38c:	68e0      	ldr	r0, [r4, #12]
 800a38e:	f7ff ff97 	bl	800a2c0 <std>
 800a392:	2301      	movs	r3, #1
 800a394:	61a3      	str	r3, [r4, #24]
 800a396:	bd10      	pop	{r4, pc}
 800a398:	0800b7a8 	.word	0x0800b7a8
 800a39c:	0800a309 	.word	0x0800a309

0800a3a0 <__sfp>:
 800a3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3a2:	4b1b      	ldr	r3, [pc, #108]	; (800a410 <__sfp+0x70>)
 800a3a4:	681e      	ldr	r6, [r3, #0]
 800a3a6:	69b3      	ldr	r3, [r6, #24]
 800a3a8:	4607      	mov	r7, r0
 800a3aa:	b913      	cbnz	r3, 800a3b2 <__sfp+0x12>
 800a3ac:	4630      	mov	r0, r6
 800a3ae:	f7ff ffc7 	bl	800a340 <__sinit>
 800a3b2:	3648      	adds	r6, #72	; 0x48
 800a3b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	d503      	bpl.n	800a3c4 <__sfp+0x24>
 800a3bc:	6833      	ldr	r3, [r6, #0]
 800a3be:	b133      	cbz	r3, 800a3ce <__sfp+0x2e>
 800a3c0:	6836      	ldr	r6, [r6, #0]
 800a3c2:	e7f7      	b.n	800a3b4 <__sfp+0x14>
 800a3c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3c8:	b16d      	cbz	r5, 800a3e6 <__sfp+0x46>
 800a3ca:	3468      	adds	r4, #104	; 0x68
 800a3cc:	e7f4      	b.n	800a3b8 <__sfp+0x18>
 800a3ce:	2104      	movs	r1, #4
 800a3d0:	4638      	mov	r0, r7
 800a3d2:	f7ff ff9f 	bl	800a314 <__sfmoreglue>
 800a3d6:	6030      	str	r0, [r6, #0]
 800a3d8:	2800      	cmp	r0, #0
 800a3da:	d1f1      	bne.n	800a3c0 <__sfp+0x20>
 800a3dc:	230c      	movs	r3, #12
 800a3de:	603b      	str	r3, [r7, #0]
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	4620      	mov	r0, r4
 800a3e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3e6:	4b0b      	ldr	r3, [pc, #44]	; (800a414 <__sfp+0x74>)
 800a3e8:	6665      	str	r5, [r4, #100]	; 0x64
 800a3ea:	e9c4 5500 	strd	r5, r5, [r4]
 800a3ee:	60a5      	str	r5, [r4, #8]
 800a3f0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a3f4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a3f8:	2208      	movs	r2, #8
 800a3fa:	4629      	mov	r1, r5
 800a3fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a400:	f7ff fb03 	bl	8009a0a <memset>
 800a404:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a408:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a40c:	e7e9      	b.n	800a3e2 <__sfp+0x42>
 800a40e:	bf00      	nop
 800a410:	0800b7a8 	.word	0x0800b7a8
 800a414:	ffff0001 	.word	0xffff0001

0800a418 <_fwalk_reent>:
 800a418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a41c:	4680      	mov	r8, r0
 800a41e:	4689      	mov	r9, r1
 800a420:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a424:	2600      	movs	r6, #0
 800a426:	b914      	cbnz	r4, 800a42e <_fwalk_reent+0x16>
 800a428:	4630      	mov	r0, r6
 800a42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a42e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a432:	3f01      	subs	r7, #1
 800a434:	d501      	bpl.n	800a43a <_fwalk_reent+0x22>
 800a436:	6824      	ldr	r4, [r4, #0]
 800a438:	e7f5      	b.n	800a426 <_fwalk_reent+0xe>
 800a43a:	89ab      	ldrh	r3, [r5, #12]
 800a43c:	2b01      	cmp	r3, #1
 800a43e:	d907      	bls.n	800a450 <_fwalk_reent+0x38>
 800a440:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a444:	3301      	adds	r3, #1
 800a446:	d003      	beq.n	800a450 <_fwalk_reent+0x38>
 800a448:	4629      	mov	r1, r5
 800a44a:	4640      	mov	r0, r8
 800a44c:	47c8      	blx	r9
 800a44e:	4306      	orrs	r6, r0
 800a450:	3568      	adds	r5, #104	; 0x68
 800a452:	e7ee      	b.n	800a432 <_fwalk_reent+0x1a>

0800a454 <__locale_ctype_ptr_l>:
 800a454:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a458:	4770      	bx	lr

0800a45a <__swhatbuf_r>:
 800a45a:	b570      	push	{r4, r5, r6, lr}
 800a45c:	460e      	mov	r6, r1
 800a45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a462:	2900      	cmp	r1, #0
 800a464:	b096      	sub	sp, #88	; 0x58
 800a466:	4614      	mov	r4, r2
 800a468:	461d      	mov	r5, r3
 800a46a:	da07      	bge.n	800a47c <__swhatbuf_r+0x22>
 800a46c:	2300      	movs	r3, #0
 800a46e:	602b      	str	r3, [r5, #0]
 800a470:	89b3      	ldrh	r3, [r6, #12]
 800a472:	061a      	lsls	r2, r3, #24
 800a474:	d410      	bmi.n	800a498 <__swhatbuf_r+0x3e>
 800a476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a47a:	e00e      	b.n	800a49a <__swhatbuf_r+0x40>
 800a47c:	466a      	mov	r2, sp
 800a47e:	f000 fcf1 	bl	800ae64 <_fstat_r>
 800a482:	2800      	cmp	r0, #0
 800a484:	dbf2      	blt.n	800a46c <__swhatbuf_r+0x12>
 800a486:	9a01      	ldr	r2, [sp, #4]
 800a488:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a48c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a490:	425a      	negs	r2, r3
 800a492:	415a      	adcs	r2, r3
 800a494:	602a      	str	r2, [r5, #0]
 800a496:	e7ee      	b.n	800a476 <__swhatbuf_r+0x1c>
 800a498:	2340      	movs	r3, #64	; 0x40
 800a49a:	2000      	movs	r0, #0
 800a49c:	6023      	str	r3, [r4, #0]
 800a49e:	b016      	add	sp, #88	; 0x58
 800a4a0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a4a4 <__smakebuf_r>:
 800a4a4:	898b      	ldrh	r3, [r1, #12]
 800a4a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4a8:	079d      	lsls	r5, r3, #30
 800a4aa:	4606      	mov	r6, r0
 800a4ac:	460c      	mov	r4, r1
 800a4ae:	d507      	bpl.n	800a4c0 <__smakebuf_r+0x1c>
 800a4b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4b4:	6023      	str	r3, [r4, #0]
 800a4b6:	6123      	str	r3, [r4, #16]
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	6163      	str	r3, [r4, #20]
 800a4bc:	b002      	add	sp, #8
 800a4be:	bd70      	pop	{r4, r5, r6, pc}
 800a4c0:	ab01      	add	r3, sp, #4
 800a4c2:	466a      	mov	r2, sp
 800a4c4:	f7ff ffc9 	bl	800a45a <__swhatbuf_r>
 800a4c8:	9900      	ldr	r1, [sp, #0]
 800a4ca:	4605      	mov	r5, r0
 800a4cc:	4630      	mov	r0, r6
 800a4ce:	f7ff faf3 	bl	8009ab8 <_malloc_r>
 800a4d2:	b948      	cbnz	r0, 800a4e8 <__smakebuf_r+0x44>
 800a4d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4d8:	059a      	lsls	r2, r3, #22
 800a4da:	d4ef      	bmi.n	800a4bc <__smakebuf_r+0x18>
 800a4dc:	f023 0303 	bic.w	r3, r3, #3
 800a4e0:	f043 0302 	orr.w	r3, r3, #2
 800a4e4:	81a3      	strh	r3, [r4, #12]
 800a4e6:	e7e3      	b.n	800a4b0 <__smakebuf_r+0xc>
 800a4e8:	4b0d      	ldr	r3, [pc, #52]	; (800a520 <__smakebuf_r+0x7c>)
 800a4ea:	62b3      	str	r3, [r6, #40]	; 0x28
 800a4ec:	89a3      	ldrh	r3, [r4, #12]
 800a4ee:	6020      	str	r0, [r4, #0]
 800a4f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4f4:	81a3      	strh	r3, [r4, #12]
 800a4f6:	9b00      	ldr	r3, [sp, #0]
 800a4f8:	6163      	str	r3, [r4, #20]
 800a4fa:	9b01      	ldr	r3, [sp, #4]
 800a4fc:	6120      	str	r0, [r4, #16]
 800a4fe:	b15b      	cbz	r3, 800a518 <__smakebuf_r+0x74>
 800a500:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a504:	4630      	mov	r0, r6
 800a506:	f000 fcbf 	bl	800ae88 <_isatty_r>
 800a50a:	b128      	cbz	r0, 800a518 <__smakebuf_r+0x74>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f023 0303 	bic.w	r3, r3, #3
 800a512:	f043 0301 	orr.w	r3, r3, #1
 800a516:	81a3      	strh	r3, [r4, #12]
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	431d      	orrs	r5, r3
 800a51c:	81a5      	strh	r5, [r4, #12]
 800a51e:	e7cd      	b.n	800a4bc <__smakebuf_r+0x18>
 800a520:	0800a309 	.word	0x0800a309

0800a524 <__ascii_mbtowc>:
 800a524:	b082      	sub	sp, #8
 800a526:	b901      	cbnz	r1, 800a52a <__ascii_mbtowc+0x6>
 800a528:	a901      	add	r1, sp, #4
 800a52a:	b142      	cbz	r2, 800a53e <__ascii_mbtowc+0x1a>
 800a52c:	b14b      	cbz	r3, 800a542 <__ascii_mbtowc+0x1e>
 800a52e:	7813      	ldrb	r3, [r2, #0]
 800a530:	600b      	str	r3, [r1, #0]
 800a532:	7812      	ldrb	r2, [r2, #0]
 800a534:	1c10      	adds	r0, r2, #0
 800a536:	bf18      	it	ne
 800a538:	2001      	movne	r0, #1
 800a53a:	b002      	add	sp, #8
 800a53c:	4770      	bx	lr
 800a53e:	4610      	mov	r0, r2
 800a540:	e7fb      	b.n	800a53a <__ascii_mbtowc+0x16>
 800a542:	f06f 0001 	mvn.w	r0, #1
 800a546:	e7f8      	b.n	800a53a <__ascii_mbtowc+0x16>

0800a548 <__malloc_lock>:
 800a548:	4770      	bx	lr

0800a54a <__malloc_unlock>:
 800a54a:	4770      	bx	lr

0800a54c <__ssputs_r>:
 800a54c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a550:	688e      	ldr	r6, [r1, #8]
 800a552:	429e      	cmp	r6, r3
 800a554:	4682      	mov	sl, r0
 800a556:	460c      	mov	r4, r1
 800a558:	4690      	mov	r8, r2
 800a55a:	4699      	mov	r9, r3
 800a55c:	d837      	bhi.n	800a5ce <__ssputs_r+0x82>
 800a55e:	898a      	ldrh	r2, [r1, #12]
 800a560:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a564:	d031      	beq.n	800a5ca <__ssputs_r+0x7e>
 800a566:	6825      	ldr	r5, [r4, #0]
 800a568:	6909      	ldr	r1, [r1, #16]
 800a56a:	1a6f      	subs	r7, r5, r1
 800a56c:	6965      	ldr	r5, [r4, #20]
 800a56e:	2302      	movs	r3, #2
 800a570:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a574:	fb95 f5f3 	sdiv	r5, r5, r3
 800a578:	f109 0301 	add.w	r3, r9, #1
 800a57c:	443b      	add	r3, r7
 800a57e:	429d      	cmp	r5, r3
 800a580:	bf38      	it	cc
 800a582:	461d      	movcc	r5, r3
 800a584:	0553      	lsls	r3, r2, #21
 800a586:	d530      	bpl.n	800a5ea <__ssputs_r+0x9e>
 800a588:	4629      	mov	r1, r5
 800a58a:	f7ff fa95 	bl	8009ab8 <_malloc_r>
 800a58e:	4606      	mov	r6, r0
 800a590:	b950      	cbnz	r0, 800a5a8 <__ssputs_r+0x5c>
 800a592:	230c      	movs	r3, #12
 800a594:	f8ca 3000 	str.w	r3, [sl]
 800a598:	89a3      	ldrh	r3, [r4, #12]
 800a59a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a59e:	81a3      	strh	r3, [r4, #12]
 800a5a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a5a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5a8:	463a      	mov	r2, r7
 800a5aa:	6921      	ldr	r1, [r4, #16]
 800a5ac:	f7ff fa22 	bl	80099f4 <memcpy>
 800a5b0:	89a3      	ldrh	r3, [r4, #12]
 800a5b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a5b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a5ba:	81a3      	strh	r3, [r4, #12]
 800a5bc:	6126      	str	r6, [r4, #16]
 800a5be:	6165      	str	r5, [r4, #20]
 800a5c0:	443e      	add	r6, r7
 800a5c2:	1bed      	subs	r5, r5, r7
 800a5c4:	6026      	str	r6, [r4, #0]
 800a5c6:	60a5      	str	r5, [r4, #8]
 800a5c8:	464e      	mov	r6, r9
 800a5ca:	454e      	cmp	r6, r9
 800a5cc:	d900      	bls.n	800a5d0 <__ssputs_r+0x84>
 800a5ce:	464e      	mov	r6, r9
 800a5d0:	4632      	mov	r2, r6
 800a5d2:	4641      	mov	r1, r8
 800a5d4:	6820      	ldr	r0, [r4, #0]
 800a5d6:	f000 fc79 	bl	800aecc <memmove>
 800a5da:	68a3      	ldr	r3, [r4, #8]
 800a5dc:	1b9b      	subs	r3, r3, r6
 800a5de:	60a3      	str	r3, [r4, #8]
 800a5e0:	6823      	ldr	r3, [r4, #0]
 800a5e2:	441e      	add	r6, r3
 800a5e4:	6026      	str	r6, [r4, #0]
 800a5e6:	2000      	movs	r0, #0
 800a5e8:	e7dc      	b.n	800a5a4 <__ssputs_r+0x58>
 800a5ea:	462a      	mov	r2, r5
 800a5ec:	f000 fc87 	bl	800aefe <_realloc_r>
 800a5f0:	4606      	mov	r6, r0
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	d1e2      	bne.n	800a5bc <__ssputs_r+0x70>
 800a5f6:	6921      	ldr	r1, [r4, #16]
 800a5f8:	4650      	mov	r0, sl
 800a5fa:	f7ff fa0f 	bl	8009a1c <_free_r>
 800a5fe:	e7c8      	b.n	800a592 <__ssputs_r+0x46>

0800a600 <_svfiprintf_r>:
 800a600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a604:	461d      	mov	r5, r3
 800a606:	898b      	ldrh	r3, [r1, #12]
 800a608:	061f      	lsls	r7, r3, #24
 800a60a:	b09d      	sub	sp, #116	; 0x74
 800a60c:	4680      	mov	r8, r0
 800a60e:	460c      	mov	r4, r1
 800a610:	4616      	mov	r6, r2
 800a612:	d50f      	bpl.n	800a634 <_svfiprintf_r+0x34>
 800a614:	690b      	ldr	r3, [r1, #16]
 800a616:	b96b      	cbnz	r3, 800a634 <_svfiprintf_r+0x34>
 800a618:	2140      	movs	r1, #64	; 0x40
 800a61a:	f7ff fa4d 	bl	8009ab8 <_malloc_r>
 800a61e:	6020      	str	r0, [r4, #0]
 800a620:	6120      	str	r0, [r4, #16]
 800a622:	b928      	cbnz	r0, 800a630 <_svfiprintf_r+0x30>
 800a624:	230c      	movs	r3, #12
 800a626:	f8c8 3000 	str.w	r3, [r8]
 800a62a:	f04f 30ff 	mov.w	r0, #4294967295
 800a62e:	e0c8      	b.n	800a7c2 <_svfiprintf_r+0x1c2>
 800a630:	2340      	movs	r3, #64	; 0x40
 800a632:	6163      	str	r3, [r4, #20]
 800a634:	2300      	movs	r3, #0
 800a636:	9309      	str	r3, [sp, #36]	; 0x24
 800a638:	2320      	movs	r3, #32
 800a63a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a63e:	2330      	movs	r3, #48	; 0x30
 800a640:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a644:	9503      	str	r5, [sp, #12]
 800a646:	f04f 0b01 	mov.w	fp, #1
 800a64a:	4637      	mov	r7, r6
 800a64c:	463d      	mov	r5, r7
 800a64e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a652:	b10b      	cbz	r3, 800a658 <_svfiprintf_r+0x58>
 800a654:	2b25      	cmp	r3, #37	; 0x25
 800a656:	d13e      	bne.n	800a6d6 <_svfiprintf_r+0xd6>
 800a658:	ebb7 0a06 	subs.w	sl, r7, r6
 800a65c:	d00b      	beq.n	800a676 <_svfiprintf_r+0x76>
 800a65e:	4653      	mov	r3, sl
 800a660:	4632      	mov	r2, r6
 800a662:	4621      	mov	r1, r4
 800a664:	4640      	mov	r0, r8
 800a666:	f7ff ff71 	bl	800a54c <__ssputs_r>
 800a66a:	3001      	adds	r0, #1
 800a66c:	f000 80a4 	beq.w	800a7b8 <_svfiprintf_r+0x1b8>
 800a670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a672:	4453      	add	r3, sl
 800a674:	9309      	str	r3, [sp, #36]	; 0x24
 800a676:	783b      	ldrb	r3, [r7, #0]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f000 809d 	beq.w	800a7b8 <_svfiprintf_r+0x1b8>
 800a67e:	2300      	movs	r3, #0
 800a680:	f04f 32ff 	mov.w	r2, #4294967295
 800a684:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a688:	9304      	str	r3, [sp, #16]
 800a68a:	9307      	str	r3, [sp, #28]
 800a68c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a690:	931a      	str	r3, [sp, #104]	; 0x68
 800a692:	462f      	mov	r7, r5
 800a694:	2205      	movs	r2, #5
 800a696:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a69a:	4850      	ldr	r0, [pc, #320]	; (800a7dc <_svfiprintf_r+0x1dc>)
 800a69c:	f7f5 fda0 	bl	80001e0 <memchr>
 800a6a0:	9b04      	ldr	r3, [sp, #16]
 800a6a2:	b9d0      	cbnz	r0, 800a6da <_svfiprintf_r+0xda>
 800a6a4:	06d9      	lsls	r1, r3, #27
 800a6a6:	bf44      	itt	mi
 800a6a8:	2220      	movmi	r2, #32
 800a6aa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a6ae:	071a      	lsls	r2, r3, #28
 800a6b0:	bf44      	itt	mi
 800a6b2:	222b      	movmi	r2, #43	; 0x2b
 800a6b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a6b8:	782a      	ldrb	r2, [r5, #0]
 800a6ba:	2a2a      	cmp	r2, #42	; 0x2a
 800a6bc:	d015      	beq.n	800a6ea <_svfiprintf_r+0xea>
 800a6be:	9a07      	ldr	r2, [sp, #28]
 800a6c0:	462f      	mov	r7, r5
 800a6c2:	2000      	movs	r0, #0
 800a6c4:	250a      	movs	r5, #10
 800a6c6:	4639      	mov	r1, r7
 800a6c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6cc:	3b30      	subs	r3, #48	; 0x30
 800a6ce:	2b09      	cmp	r3, #9
 800a6d0:	d94d      	bls.n	800a76e <_svfiprintf_r+0x16e>
 800a6d2:	b1b8      	cbz	r0, 800a704 <_svfiprintf_r+0x104>
 800a6d4:	e00f      	b.n	800a6f6 <_svfiprintf_r+0xf6>
 800a6d6:	462f      	mov	r7, r5
 800a6d8:	e7b8      	b.n	800a64c <_svfiprintf_r+0x4c>
 800a6da:	4a40      	ldr	r2, [pc, #256]	; (800a7dc <_svfiprintf_r+0x1dc>)
 800a6dc:	1a80      	subs	r0, r0, r2
 800a6de:	fa0b f000 	lsl.w	r0, fp, r0
 800a6e2:	4318      	orrs	r0, r3
 800a6e4:	9004      	str	r0, [sp, #16]
 800a6e6:	463d      	mov	r5, r7
 800a6e8:	e7d3      	b.n	800a692 <_svfiprintf_r+0x92>
 800a6ea:	9a03      	ldr	r2, [sp, #12]
 800a6ec:	1d11      	adds	r1, r2, #4
 800a6ee:	6812      	ldr	r2, [r2, #0]
 800a6f0:	9103      	str	r1, [sp, #12]
 800a6f2:	2a00      	cmp	r2, #0
 800a6f4:	db01      	blt.n	800a6fa <_svfiprintf_r+0xfa>
 800a6f6:	9207      	str	r2, [sp, #28]
 800a6f8:	e004      	b.n	800a704 <_svfiprintf_r+0x104>
 800a6fa:	4252      	negs	r2, r2
 800a6fc:	f043 0302 	orr.w	r3, r3, #2
 800a700:	9207      	str	r2, [sp, #28]
 800a702:	9304      	str	r3, [sp, #16]
 800a704:	783b      	ldrb	r3, [r7, #0]
 800a706:	2b2e      	cmp	r3, #46	; 0x2e
 800a708:	d10c      	bne.n	800a724 <_svfiprintf_r+0x124>
 800a70a:	787b      	ldrb	r3, [r7, #1]
 800a70c:	2b2a      	cmp	r3, #42	; 0x2a
 800a70e:	d133      	bne.n	800a778 <_svfiprintf_r+0x178>
 800a710:	9b03      	ldr	r3, [sp, #12]
 800a712:	1d1a      	adds	r2, r3, #4
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	9203      	str	r2, [sp, #12]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	bfb8      	it	lt
 800a71c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a720:	3702      	adds	r7, #2
 800a722:	9305      	str	r3, [sp, #20]
 800a724:	4d2e      	ldr	r5, [pc, #184]	; (800a7e0 <_svfiprintf_r+0x1e0>)
 800a726:	7839      	ldrb	r1, [r7, #0]
 800a728:	2203      	movs	r2, #3
 800a72a:	4628      	mov	r0, r5
 800a72c:	f7f5 fd58 	bl	80001e0 <memchr>
 800a730:	b138      	cbz	r0, 800a742 <_svfiprintf_r+0x142>
 800a732:	2340      	movs	r3, #64	; 0x40
 800a734:	1b40      	subs	r0, r0, r5
 800a736:	fa03 f000 	lsl.w	r0, r3, r0
 800a73a:	9b04      	ldr	r3, [sp, #16]
 800a73c:	4303      	orrs	r3, r0
 800a73e:	3701      	adds	r7, #1
 800a740:	9304      	str	r3, [sp, #16]
 800a742:	7839      	ldrb	r1, [r7, #0]
 800a744:	4827      	ldr	r0, [pc, #156]	; (800a7e4 <_svfiprintf_r+0x1e4>)
 800a746:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a74a:	2206      	movs	r2, #6
 800a74c:	1c7e      	adds	r6, r7, #1
 800a74e:	f7f5 fd47 	bl	80001e0 <memchr>
 800a752:	2800      	cmp	r0, #0
 800a754:	d038      	beq.n	800a7c8 <_svfiprintf_r+0x1c8>
 800a756:	4b24      	ldr	r3, [pc, #144]	; (800a7e8 <_svfiprintf_r+0x1e8>)
 800a758:	bb13      	cbnz	r3, 800a7a0 <_svfiprintf_r+0x1a0>
 800a75a:	9b03      	ldr	r3, [sp, #12]
 800a75c:	3307      	adds	r3, #7
 800a75e:	f023 0307 	bic.w	r3, r3, #7
 800a762:	3308      	adds	r3, #8
 800a764:	9303      	str	r3, [sp, #12]
 800a766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a768:	444b      	add	r3, r9
 800a76a:	9309      	str	r3, [sp, #36]	; 0x24
 800a76c:	e76d      	b.n	800a64a <_svfiprintf_r+0x4a>
 800a76e:	fb05 3202 	mla	r2, r5, r2, r3
 800a772:	2001      	movs	r0, #1
 800a774:	460f      	mov	r7, r1
 800a776:	e7a6      	b.n	800a6c6 <_svfiprintf_r+0xc6>
 800a778:	2300      	movs	r3, #0
 800a77a:	3701      	adds	r7, #1
 800a77c:	9305      	str	r3, [sp, #20]
 800a77e:	4619      	mov	r1, r3
 800a780:	250a      	movs	r5, #10
 800a782:	4638      	mov	r0, r7
 800a784:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a788:	3a30      	subs	r2, #48	; 0x30
 800a78a:	2a09      	cmp	r2, #9
 800a78c:	d903      	bls.n	800a796 <_svfiprintf_r+0x196>
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d0c8      	beq.n	800a724 <_svfiprintf_r+0x124>
 800a792:	9105      	str	r1, [sp, #20]
 800a794:	e7c6      	b.n	800a724 <_svfiprintf_r+0x124>
 800a796:	fb05 2101 	mla	r1, r5, r1, r2
 800a79a:	2301      	movs	r3, #1
 800a79c:	4607      	mov	r7, r0
 800a79e:	e7f0      	b.n	800a782 <_svfiprintf_r+0x182>
 800a7a0:	ab03      	add	r3, sp, #12
 800a7a2:	9300      	str	r3, [sp, #0]
 800a7a4:	4622      	mov	r2, r4
 800a7a6:	4b11      	ldr	r3, [pc, #68]	; (800a7ec <_svfiprintf_r+0x1ec>)
 800a7a8:	a904      	add	r1, sp, #16
 800a7aa:	4640      	mov	r0, r8
 800a7ac:	f3af 8000 	nop.w
 800a7b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a7b4:	4681      	mov	r9, r0
 800a7b6:	d1d6      	bne.n	800a766 <_svfiprintf_r+0x166>
 800a7b8:	89a3      	ldrh	r3, [r4, #12]
 800a7ba:	065b      	lsls	r3, r3, #25
 800a7bc:	f53f af35 	bmi.w	800a62a <_svfiprintf_r+0x2a>
 800a7c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7c2:	b01d      	add	sp, #116	; 0x74
 800a7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c8:	ab03      	add	r3, sp, #12
 800a7ca:	9300      	str	r3, [sp, #0]
 800a7cc:	4622      	mov	r2, r4
 800a7ce:	4b07      	ldr	r3, [pc, #28]	; (800a7ec <_svfiprintf_r+0x1ec>)
 800a7d0:	a904      	add	r1, sp, #16
 800a7d2:	4640      	mov	r0, r8
 800a7d4:	f000 f9c2 	bl	800ab5c <_printf_i>
 800a7d8:	e7ea      	b.n	800a7b0 <_svfiprintf_r+0x1b0>
 800a7da:	bf00      	nop
 800a7dc:	0800b816 	.word	0x0800b816
 800a7e0:	0800b81c 	.word	0x0800b81c
 800a7e4:	0800b820 	.word	0x0800b820
 800a7e8:	00000000 	.word	0x00000000
 800a7ec:	0800a54d 	.word	0x0800a54d

0800a7f0 <__sfputc_r>:
 800a7f0:	6893      	ldr	r3, [r2, #8]
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	b410      	push	{r4}
 800a7f8:	6093      	str	r3, [r2, #8]
 800a7fa:	da08      	bge.n	800a80e <__sfputc_r+0x1e>
 800a7fc:	6994      	ldr	r4, [r2, #24]
 800a7fe:	42a3      	cmp	r3, r4
 800a800:	db01      	blt.n	800a806 <__sfputc_r+0x16>
 800a802:	290a      	cmp	r1, #10
 800a804:	d103      	bne.n	800a80e <__sfputc_r+0x1e>
 800a806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a80a:	f7ff bbe9 	b.w	8009fe0 <__swbuf_r>
 800a80e:	6813      	ldr	r3, [r2, #0]
 800a810:	1c58      	adds	r0, r3, #1
 800a812:	6010      	str	r0, [r2, #0]
 800a814:	7019      	strb	r1, [r3, #0]
 800a816:	4608      	mov	r0, r1
 800a818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a81c:	4770      	bx	lr

0800a81e <__sfputs_r>:
 800a81e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a820:	4606      	mov	r6, r0
 800a822:	460f      	mov	r7, r1
 800a824:	4614      	mov	r4, r2
 800a826:	18d5      	adds	r5, r2, r3
 800a828:	42ac      	cmp	r4, r5
 800a82a:	d101      	bne.n	800a830 <__sfputs_r+0x12>
 800a82c:	2000      	movs	r0, #0
 800a82e:	e007      	b.n	800a840 <__sfputs_r+0x22>
 800a830:	463a      	mov	r2, r7
 800a832:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a836:	4630      	mov	r0, r6
 800a838:	f7ff ffda 	bl	800a7f0 <__sfputc_r>
 800a83c:	1c43      	adds	r3, r0, #1
 800a83e:	d1f3      	bne.n	800a828 <__sfputs_r+0xa>
 800a840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a844 <_vfiprintf_r>:
 800a844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a848:	460c      	mov	r4, r1
 800a84a:	b09d      	sub	sp, #116	; 0x74
 800a84c:	4617      	mov	r7, r2
 800a84e:	461d      	mov	r5, r3
 800a850:	4606      	mov	r6, r0
 800a852:	b118      	cbz	r0, 800a85c <_vfiprintf_r+0x18>
 800a854:	6983      	ldr	r3, [r0, #24]
 800a856:	b90b      	cbnz	r3, 800a85c <_vfiprintf_r+0x18>
 800a858:	f7ff fd72 	bl	800a340 <__sinit>
 800a85c:	4b7c      	ldr	r3, [pc, #496]	; (800aa50 <_vfiprintf_r+0x20c>)
 800a85e:	429c      	cmp	r4, r3
 800a860:	d158      	bne.n	800a914 <_vfiprintf_r+0xd0>
 800a862:	6874      	ldr	r4, [r6, #4]
 800a864:	89a3      	ldrh	r3, [r4, #12]
 800a866:	0718      	lsls	r0, r3, #28
 800a868:	d55e      	bpl.n	800a928 <_vfiprintf_r+0xe4>
 800a86a:	6923      	ldr	r3, [r4, #16]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d05b      	beq.n	800a928 <_vfiprintf_r+0xe4>
 800a870:	2300      	movs	r3, #0
 800a872:	9309      	str	r3, [sp, #36]	; 0x24
 800a874:	2320      	movs	r3, #32
 800a876:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a87a:	2330      	movs	r3, #48	; 0x30
 800a87c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a880:	9503      	str	r5, [sp, #12]
 800a882:	f04f 0b01 	mov.w	fp, #1
 800a886:	46b8      	mov	r8, r7
 800a888:	4645      	mov	r5, r8
 800a88a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a88e:	b10b      	cbz	r3, 800a894 <_vfiprintf_r+0x50>
 800a890:	2b25      	cmp	r3, #37	; 0x25
 800a892:	d154      	bne.n	800a93e <_vfiprintf_r+0xfa>
 800a894:	ebb8 0a07 	subs.w	sl, r8, r7
 800a898:	d00b      	beq.n	800a8b2 <_vfiprintf_r+0x6e>
 800a89a:	4653      	mov	r3, sl
 800a89c:	463a      	mov	r2, r7
 800a89e:	4621      	mov	r1, r4
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f7ff ffbc 	bl	800a81e <__sfputs_r>
 800a8a6:	3001      	adds	r0, #1
 800a8a8:	f000 80c2 	beq.w	800aa30 <_vfiprintf_r+0x1ec>
 800a8ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ae:	4453      	add	r3, sl
 800a8b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a8b2:	f898 3000 	ldrb.w	r3, [r8]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	f000 80ba 	beq.w	800aa30 <_vfiprintf_r+0x1ec>
 800a8bc:	2300      	movs	r3, #0
 800a8be:	f04f 32ff 	mov.w	r2, #4294967295
 800a8c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8c6:	9304      	str	r3, [sp, #16]
 800a8c8:	9307      	str	r3, [sp, #28]
 800a8ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a8ce:	931a      	str	r3, [sp, #104]	; 0x68
 800a8d0:	46a8      	mov	r8, r5
 800a8d2:	2205      	movs	r2, #5
 800a8d4:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a8d8:	485e      	ldr	r0, [pc, #376]	; (800aa54 <_vfiprintf_r+0x210>)
 800a8da:	f7f5 fc81 	bl	80001e0 <memchr>
 800a8de:	9b04      	ldr	r3, [sp, #16]
 800a8e0:	bb78      	cbnz	r0, 800a942 <_vfiprintf_r+0xfe>
 800a8e2:	06d9      	lsls	r1, r3, #27
 800a8e4:	bf44      	itt	mi
 800a8e6:	2220      	movmi	r2, #32
 800a8e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a8ec:	071a      	lsls	r2, r3, #28
 800a8ee:	bf44      	itt	mi
 800a8f0:	222b      	movmi	r2, #43	; 0x2b
 800a8f2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a8f6:	782a      	ldrb	r2, [r5, #0]
 800a8f8:	2a2a      	cmp	r2, #42	; 0x2a
 800a8fa:	d02a      	beq.n	800a952 <_vfiprintf_r+0x10e>
 800a8fc:	9a07      	ldr	r2, [sp, #28]
 800a8fe:	46a8      	mov	r8, r5
 800a900:	2000      	movs	r0, #0
 800a902:	250a      	movs	r5, #10
 800a904:	4641      	mov	r1, r8
 800a906:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a90a:	3b30      	subs	r3, #48	; 0x30
 800a90c:	2b09      	cmp	r3, #9
 800a90e:	d969      	bls.n	800a9e4 <_vfiprintf_r+0x1a0>
 800a910:	b360      	cbz	r0, 800a96c <_vfiprintf_r+0x128>
 800a912:	e024      	b.n	800a95e <_vfiprintf_r+0x11a>
 800a914:	4b50      	ldr	r3, [pc, #320]	; (800aa58 <_vfiprintf_r+0x214>)
 800a916:	429c      	cmp	r4, r3
 800a918:	d101      	bne.n	800a91e <_vfiprintf_r+0xda>
 800a91a:	68b4      	ldr	r4, [r6, #8]
 800a91c:	e7a2      	b.n	800a864 <_vfiprintf_r+0x20>
 800a91e:	4b4f      	ldr	r3, [pc, #316]	; (800aa5c <_vfiprintf_r+0x218>)
 800a920:	429c      	cmp	r4, r3
 800a922:	bf08      	it	eq
 800a924:	68f4      	ldreq	r4, [r6, #12]
 800a926:	e79d      	b.n	800a864 <_vfiprintf_r+0x20>
 800a928:	4621      	mov	r1, r4
 800a92a:	4630      	mov	r0, r6
 800a92c:	f7ff fbaa 	bl	800a084 <__swsetup_r>
 800a930:	2800      	cmp	r0, #0
 800a932:	d09d      	beq.n	800a870 <_vfiprintf_r+0x2c>
 800a934:	f04f 30ff 	mov.w	r0, #4294967295
 800a938:	b01d      	add	sp, #116	; 0x74
 800a93a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a93e:	46a8      	mov	r8, r5
 800a940:	e7a2      	b.n	800a888 <_vfiprintf_r+0x44>
 800a942:	4a44      	ldr	r2, [pc, #272]	; (800aa54 <_vfiprintf_r+0x210>)
 800a944:	1a80      	subs	r0, r0, r2
 800a946:	fa0b f000 	lsl.w	r0, fp, r0
 800a94a:	4318      	orrs	r0, r3
 800a94c:	9004      	str	r0, [sp, #16]
 800a94e:	4645      	mov	r5, r8
 800a950:	e7be      	b.n	800a8d0 <_vfiprintf_r+0x8c>
 800a952:	9a03      	ldr	r2, [sp, #12]
 800a954:	1d11      	adds	r1, r2, #4
 800a956:	6812      	ldr	r2, [r2, #0]
 800a958:	9103      	str	r1, [sp, #12]
 800a95a:	2a00      	cmp	r2, #0
 800a95c:	db01      	blt.n	800a962 <_vfiprintf_r+0x11e>
 800a95e:	9207      	str	r2, [sp, #28]
 800a960:	e004      	b.n	800a96c <_vfiprintf_r+0x128>
 800a962:	4252      	negs	r2, r2
 800a964:	f043 0302 	orr.w	r3, r3, #2
 800a968:	9207      	str	r2, [sp, #28]
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	f898 3000 	ldrb.w	r3, [r8]
 800a970:	2b2e      	cmp	r3, #46	; 0x2e
 800a972:	d10e      	bne.n	800a992 <_vfiprintf_r+0x14e>
 800a974:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a978:	2b2a      	cmp	r3, #42	; 0x2a
 800a97a:	d138      	bne.n	800a9ee <_vfiprintf_r+0x1aa>
 800a97c:	9b03      	ldr	r3, [sp, #12]
 800a97e:	1d1a      	adds	r2, r3, #4
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	9203      	str	r2, [sp, #12]
 800a984:	2b00      	cmp	r3, #0
 800a986:	bfb8      	it	lt
 800a988:	f04f 33ff 	movlt.w	r3, #4294967295
 800a98c:	f108 0802 	add.w	r8, r8, #2
 800a990:	9305      	str	r3, [sp, #20]
 800a992:	4d33      	ldr	r5, [pc, #204]	; (800aa60 <_vfiprintf_r+0x21c>)
 800a994:	f898 1000 	ldrb.w	r1, [r8]
 800a998:	2203      	movs	r2, #3
 800a99a:	4628      	mov	r0, r5
 800a99c:	f7f5 fc20 	bl	80001e0 <memchr>
 800a9a0:	b140      	cbz	r0, 800a9b4 <_vfiprintf_r+0x170>
 800a9a2:	2340      	movs	r3, #64	; 0x40
 800a9a4:	1b40      	subs	r0, r0, r5
 800a9a6:	fa03 f000 	lsl.w	r0, r3, r0
 800a9aa:	9b04      	ldr	r3, [sp, #16]
 800a9ac:	4303      	orrs	r3, r0
 800a9ae:	f108 0801 	add.w	r8, r8, #1
 800a9b2:	9304      	str	r3, [sp, #16]
 800a9b4:	f898 1000 	ldrb.w	r1, [r8]
 800a9b8:	482a      	ldr	r0, [pc, #168]	; (800aa64 <_vfiprintf_r+0x220>)
 800a9ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9be:	2206      	movs	r2, #6
 800a9c0:	f108 0701 	add.w	r7, r8, #1
 800a9c4:	f7f5 fc0c 	bl	80001e0 <memchr>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	d037      	beq.n	800aa3c <_vfiprintf_r+0x1f8>
 800a9cc:	4b26      	ldr	r3, [pc, #152]	; (800aa68 <_vfiprintf_r+0x224>)
 800a9ce:	bb1b      	cbnz	r3, 800aa18 <_vfiprintf_r+0x1d4>
 800a9d0:	9b03      	ldr	r3, [sp, #12]
 800a9d2:	3307      	adds	r3, #7
 800a9d4:	f023 0307 	bic.w	r3, r3, #7
 800a9d8:	3308      	adds	r3, #8
 800a9da:	9303      	str	r3, [sp, #12]
 800a9dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9de:	444b      	add	r3, r9
 800a9e0:	9309      	str	r3, [sp, #36]	; 0x24
 800a9e2:	e750      	b.n	800a886 <_vfiprintf_r+0x42>
 800a9e4:	fb05 3202 	mla	r2, r5, r2, r3
 800a9e8:	2001      	movs	r0, #1
 800a9ea:	4688      	mov	r8, r1
 800a9ec:	e78a      	b.n	800a904 <_vfiprintf_r+0xc0>
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	f108 0801 	add.w	r8, r8, #1
 800a9f4:	9305      	str	r3, [sp, #20]
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	250a      	movs	r5, #10
 800a9fa:	4640      	mov	r0, r8
 800a9fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa00:	3a30      	subs	r2, #48	; 0x30
 800aa02:	2a09      	cmp	r2, #9
 800aa04:	d903      	bls.n	800aa0e <_vfiprintf_r+0x1ca>
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d0c3      	beq.n	800a992 <_vfiprintf_r+0x14e>
 800aa0a:	9105      	str	r1, [sp, #20]
 800aa0c:	e7c1      	b.n	800a992 <_vfiprintf_r+0x14e>
 800aa0e:	fb05 2101 	mla	r1, r5, r1, r2
 800aa12:	2301      	movs	r3, #1
 800aa14:	4680      	mov	r8, r0
 800aa16:	e7f0      	b.n	800a9fa <_vfiprintf_r+0x1b6>
 800aa18:	ab03      	add	r3, sp, #12
 800aa1a:	9300      	str	r3, [sp, #0]
 800aa1c:	4622      	mov	r2, r4
 800aa1e:	4b13      	ldr	r3, [pc, #76]	; (800aa6c <_vfiprintf_r+0x228>)
 800aa20:	a904      	add	r1, sp, #16
 800aa22:	4630      	mov	r0, r6
 800aa24:	f3af 8000 	nop.w
 800aa28:	f1b0 3fff 	cmp.w	r0, #4294967295
 800aa2c:	4681      	mov	r9, r0
 800aa2e:	d1d5      	bne.n	800a9dc <_vfiprintf_r+0x198>
 800aa30:	89a3      	ldrh	r3, [r4, #12]
 800aa32:	065b      	lsls	r3, r3, #25
 800aa34:	f53f af7e 	bmi.w	800a934 <_vfiprintf_r+0xf0>
 800aa38:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa3a:	e77d      	b.n	800a938 <_vfiprintf_r+0xf4>
 800aa3c:	ab03      	add	r3, sp, #12
 800aa3e:	9300      	str	r3, [sp, #0]
 800aa40:	4622      	mov	r2, r4
 800aa42:	4b0a      	ldr	r3, [pc, #40]	; (800aa6c <_vfiprintf_r+0x228>)
 800aa44:	a904      	add	r1, sp, #16
 800aa46:	4630      	mov	r0, r6
 800aa48:	f000 f888 	bl	800ab5c <_printf_i>
 800aa4c:	e7ec      	b.n	800aa28 <_vfiprintf_r+0x1e4>
 800aa4e:	bf00      	nop
 800aa50:	0800b7cc 	.word	0x0800b7cc
 800aa54:	0800b816 	.word	0x0800b816
 800aa58:	0800b7ec 	.word	0x0800b7ec
 800aa5c:	0800b7ac 	.word	0x0800b7ac
 800aa60:	0800b81c 	.word	0x0800b81c
 800aa64:	0800b820 	.word	0x0800b820
 800aa68:	00000000 	.word	0x00000000
 800aa6c:	0800a81f 	.word	0x0800a81f

0800aa70 <_printf_common>:
 800aa70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa74:	4691      	mov	r9, r2
 800aa76:	461f      	mov	r7, r3
 800aa78:	688a      	ldr	r2, [r1, #8]
 800aa7a:	690b      	ldr	r3, [r1, #16]
 800aa7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aa80:	4293      	cmp	r3, r2
 800aa82:	bfb8      	it	lt
 800aa84:	4613      	movlt	r3, r2
 800aa86:	f8c9 3000 	str.w	r3, [r9]
 800aa8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aa8e:	4606      	mov	r6, r0
 800aa90:	460c      	mov	r4, r1
 800aa92:	b112      	cbz	r2, 800aa9a <_printf_common+0x2a>
 800aa94:	3301      	adds	r3, #1
 800aa96:	f8c9 3000 	str.w	r3, [r9]
 800aa9a:	6823      	ldr	r3, [r4, #0]
 800aa9c:	0699      	lsls	r1, r3, #26
 800aa9e:	bf42      	ittt	mi
 800aaa0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800aaa4:	3302      	addmi	r3, #2
 800aaa6:	f8c9 3000 	strmi.w	r3, [r9]
 800aaaa:	6825      	ldr	r5, [r4, #0]
 800aaac:	f015 0506 	ands.w	r5, r5, #6
 800aab0:	d107      	bne.n	800aac2 <_printf_common+0x52>
 800aab2:	f104 0a19 	add.w	sl, r4, #25
 800aab6:	68e3      	ldr	r3, [r4, #12]
 800aab8:	f8d9 2000 	ldr.w	r2, [r9]
 800aabc:	1a9b      	subs	r3, r3, r2
 800aabe:	42ab      	cmp	r3, r5
 800aac0:	dc28      	bgt.n	800ab14 <_printf_common+0xa4>
 800aac2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800aac6:	6822      	ldr	r2, [r4, #0]
 800aac8:	3300      	adds	r3, #0
 800aaca:	bf18      	it	ne
 800aacc:	2301      	movne	r3, #1
 800aace:	0692      	lsls	r2, r2, #26
 800aad0:	d42d      	bmi.n	800ab2e <_printf_common+0xbe>
 800aad2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aad6:	4639      	mov	r1, r7
 800aad8:	4630      	mov	r0, r6
 800aada:	47c0      	blx	r8
 800aadc:	3001      	adds	r0, #1
 800aade:	d020      	beq.n	800ab22 <_printf_common+0xb2>
 800aae0:	6823      	ldr	r3, [r4, #0]
 800aae2:	68e5      	ldr	r5, [r4, #12]
 800aae4:	f8d9 2000 	ldr.w	r2, [r9]
 800aae8:	f003 0306 	and.w	r3, r3, #6
 800aaec:	2b04      	cmp	r3, #4
 800aaee:	bf08      	it	eq
 800aaf0:	1aad      	subeq	r5, r5, r2
 800aaf2:	68a3      	ldr	r3, [r4, #8]
 800aaf4:	6922      	ldr	r2, [r4, #16]
 800aaf6:	bf0c      	ite	eq
 800aaf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aafc:	2500      	movne	r5, #0
 800aafe:	4293      	cmp	r3, r2
 800ab00:	bfc4      	itt	gt
 800ab02:	1a9b      	subgt	r3, r3, r2
 800ab04:	18ed      	addgt	r5, r5, r3
 800ab06:	f04f 0900 	mov.w	r9, #0
 800ab0a:	341a      	adds	r4, #26
 800ab0c:	454d      	cmp	r5, r9
 800ab0e:	d11a      	bne.n	800ab46 <_printf_common+0xd6>
 800ab10:	2000      	movs	r0, #0
 800ab12:	e008      	b.n	800ab26 <_printf_common+0xb6>
 800ab14:	2301      	movs	r3, #1
 800ab16:	4652      	mov	r2, sl
 800ab18:	4639      	mov	r1, r7
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	47c0      	blx	r8
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d103      	bne.n	800ab2a <_printf_common+0xba>
 800ab22:	f04f 30ff 	mov.w	r0, #4294967295
 800ab26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2a:	3501      	adds	r5, #1
 800ab2c:	e7c3      	b.n	800aab6 <_printf_common+0x46>
 800ab2e:	18e1      	adds	r1, r4, r3
 800ab30:	1c5a      	adds	r2, r3, #1
 800ab32:	2030      	movs	r0, #48	; 0x30
 800ab34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab38:	4422      	add	r2, r4
 800ab3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab3e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab42:	3302      	adds	r3, #2
 800ab44:	e7c5      	b.n	800aad2 <_printf_common+0x62>
 800ab46:	2301      	movs	r3, #1
 800ab48:	4622      	mov	r2, r4
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	47c0      	blx	r8
 800ab50:	3001      	adds	r0, #1
 800ab52:	d0e6      	beq.n	800ab22 <_printf_common+0xb2>
 800ab54:	f109 0901 	add.w	r9, r9, #1
 800ab58:	e7d8      	b.n	800ab0c <_printf_common+0x9c>
	...

0800ab5c <_printf_i>:
 800ab5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab60:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ab64:	460c      	mov	r4, r1
 800ab66:	7e09      	ldrb	r1, [r1, #24]
 800ab68:	b085      	sub	sp, #20
 800ab6a:	296e      	cmp	r1, #110	; 0x6e
 800ab6c:	4617      	mov	r7, r2
 800ab6e:	4606      	mov	r6, r0
 800ab70:	4698      	mov	r8, r3
 800ab72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab74:	f000 80b3 	beq.w	800acde <_printf_i+0x182>
 800ab78:	d822      	bhi.n	800abc0 <_printf_i+0x64>
 800ab7a:	2963      	cmp	r1, #99	; 0x63
 800ab7c:	d036      	beq.n	800abec <_printf_i+0x90>
 800ab7e:	d80a      	bhi.n	800ab96 <_printf_i+0x3a>
 800ab80:	2900      	cmp	r1, #0
 800ab82:	f000 80b9 	beq.w	800acf8 <_printf_i+0x19c>
 800ab86:	2958      	cmp	r1, #88	; 0x58
 800ab88:	f000 8083 	beq.w	800ac92 <_printf_i+0x136>
 800ab8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab90:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800ab94:	e032      	b.n	800abfc <_printf_i+0xa0>
 800ab96:	2964      	cmp	r1, #100	; 0x64
 800ab98:	d001      	beq.n	800ab9e <_printf_i+0x42>
 800ab9a:	2969      	cmp	r1, #105	; 0x69
 800ab9c:	d1f6      	bne.n	800ab8c <_printf_i+0x30>
 800ab9e:	6820      	ldr	r0, [r4, #0]
 800aba0:	6813      	ldr	r3, [r2, #0]
 800aba2:	0605      	lsls	r5, r0, #24
 800aba4:	f103 0104 	add.w	r1, r3, #4
 800aba8:	d52a      	bpl.n	800ac00 <_printf_i+0xa4>
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	6011      	str	r1, [r2, #0]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	da03      	bge.n	800abba <_printf_i+0x5e>
 800abb2:	222d      	movs	r2, #45	; 0x2d
 800abb4:	425b      	negs	r3, r3
 800abb6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800abba:	486f      	ldr	r0, [pc, #444]	; (800ad78 <_printf_i+0x21c>)
 800abbc:	220a      	movs	r2, #10
 800abbe:	e039      	b.n	800ac34 <_printf_i+0xd8>
 800abc0:	2973      	cmp	r1, #115	; 0x73
 800abc2:	f000 809d 	beq.w	800ad00 <_printf_i+0x1a4>
 800abc6:	d808      	bhi.n	800abda <_printf_i+0x7e>
 800abc8:	296f      	cmp	r1, #111	; 0x6f
 800abca:	d020      	beq.n	800ac0e <_printf_i+0xb2>
 800abcc:	2970      	cmp	r1, #112	; 0x70
 800abce:	d1dd      	bne.n	800ab8c <_printf_i+0x30>
 800abd0:	6823      	ldr	r3, [r4, #0]
 800abd2:	f043 0320 	orr.w	r3, r3, #32
 800abd6:	6023      	str	r3, [r4, #0]
 800abd8:	e003      	b.n	800abe2 <_printf_i+0x86>
 800abda:	2975      	cmp	r1, #117	; 0x75
 800abdc:	d017      	beq.n	800ac0e <_printf_i+0xb2>
 800abde:	2978      	cmp	r1, #120	; 0x78
 800abe0:	d1d4      	bne.n	800ab8c <_printf_i+0x30>
 800abe2:	2378      	movs	r3, #120	; 0x78
 800abe4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800abe8:	4864      	ldr	r0, [pc, #400]	; (800ad7c <_printf_i+0x220>)
 800abea:	e055      	b.n	800ac98 <_printf_i+0x13c>
 800abec:	6813      	ldr	r3, [r2, #0]
 800abee:	1d19      	adds	r1, r3, #4
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	6011      	str	r1, [r2, #0]
 800abf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abf8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800abfc:	2301      	movs	r3, #1
 800abfe:	e08c      	b.n	800ad1a <_printf_i+0x1be>
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	6011      	str	r1, [r2, #0]
 800ac04:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac08:	bf18      	it	ne
 800ac0a:	b21b      	sxthne	r3, r3
 800ac0c:	e7cf      	b.n	800abae <_printf_i+0x52>
 800ac0e:	6813      	ldr	r3, [r2, #0]
 800ac10:	6825      	ldr	r5, [r4, #0]
 800ac12:	1d18      	adds	r0, r3, #4
 800ac14:	6010      	str	r0, [r2, #0]
 800ac16:	0628      	lsls	r0, r5, #24
 800ac18:	d501      	bpl.n	800ac1e <_printf_i+0xc2>
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	e002      	b.n	800ac24 <_printf_i+0xc8>
 800ac1e:	0668      	lsls	r0, r5, #25
 800ac20:	d5fb      	bpl.n	800ac1a <_printf_i+0xbe>
 800ac22:	881b      	ldrh	r3, [r3, #0]
 800ac24:	4854      	ldr	r0, [pc, #336]	; (800ad78 <_printf_i+0x21c>)
 800ac26:	296f      	cmp	r1, #111	; 0x6f
 800ac28:	bf14      	ite	ne
 800ac2a:	220a      	movne	r2, #10
 800ac2c:	2208      	moveq	r2, #8
 800ac2e:	2100      	movs	r1, #0
 800ac30:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac34:	6865      	ldr	r5, [r4, #4]
 800ac36:	60a5      	str	r5, [r4, #8]
 800ac38:	2d00      	cmp	r5, #0
 800ac3a:	f2c0 8095 	blt.w	800ad68 <_printf_i+0x20c>
 800ac3e:	6821      	ldr	r1, [r4, #0]
 800ac40:	f021 0104 	bic.w	r1, r1, #4
 800ac44:	6021      	str	r1, [r4, #0]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d13d      	bne.n	800acc6 <_printf_i+0x16a>
 800ac4a:	2d00      	cmp	r5, #0
 800ac4c:	f040 808e 	bne.w	800ad6c <_printf_i+0x210>
 800ac50:	4665      	mov	r5, ip
 800ac52:	2a08      	cmp	r2, #8
 800ac54:	d10b      	bne.n	800ac6e <_printf_i+0x112>
 800ac56:	6823      	ldr	r3, [r4, #0]
 800ac58:	07db      	lsls	r3, r3, #31
 800ac5a:	d508      	bpl.n	800ac6e <_printf_i+0x112>
 800ac5c:	6923      	ldr	r3, [r4, #16]
 800ac5e:	6862      	ldr	r2, [r4, #4]
 800ac60:	429a      	cmp	r2, r3
 800ac62:	bfde      	ittt	le
 800ac64:	2330      	movle	r3, #48	; 0x30
 800ac66:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ac6a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ac6e:	ebac 0305 	sub.w	r3, ip, r5
 800ac72:	6123      	str	r3, [r4, #16]
 800ac74:	f8cd 8000 	str.w	r8, [sp]
 800ac78:	463b      	mov	r3, r7
 800ac7a:	aa03      	add	r2, sp, #12
 800ac7c:	4621      	mov	r1, r4
 800ac7e:	4630      	mov	r0, r6
 800ac80:	f7ff fef6 	bl	800aa70 <_printf_common>
 800ac84:	3001      	adds	r0, #1
 800ac86:	d14d      	bne.n	800ad24 <_printf_i+0x1c8>
 800ac88:	f04f 30ff 	mov.w	r0, #4294967295
 800ac8c:	b005      	add	sp, #20
 800ac8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac92:	4839      	ldr	r0, [pc, #228]	; (800ad78 <_printf_i+0x21c>)
 800ac94:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ac98:	6813      	ldr	r3, [r2, #0]
 800ac9a:	6821      	ldr	r1, [r4, #0]
 800ac9c:	1d1d      	adds	r5, r3, #4
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	6015      	str	r5, [r2, #0]
 800aca2:	060a      	lsls	r2, r1, #24
 800aca4:	d50b      	bpl.n	800acbe <_printf_i+0x162>
 800aca6:	07ca      	lsls	r2, r1, #31
 800aca8:	bf44      	itt	mi
 800acaa:	f041 0120 	orrmi.w	r1, r1, #32
 800acae:	6021      	strmi	r1, [r4, #0]
 800acb0:	b91b      	cbnz	r3, 800acba <_printf_i+0x15e>
 800acb2:	6822      	ldr	r2, [r4, #0]
 800acb4:	f022 0220 	bic.w	r2, r2, #32
 800acb8:	6022      	str	r2, [r4, #0]
 800acba:	2210      	movs	r2, #16
 800acbc:	e7b7      	b.n	800ac2e <_printf_i+0xd2>
 800acbe:	064d      	lsls	r5, r1, #25
 800acc0:	bf48      	it	mi
 800acc2:	b29b      	uxthmi	r3, r3
 800acc4:	e7ef      	b.n	800aca6 <_printf_i+0x14a>
 800acc6:	4665      	mov	r5, ip
 800acc8:	fbb3 f1f2 	udiv	r1, r3, r2
 800accc:	fb02 3311 	mls	r3, r2, r1, r3
 800acd0:	5cc3      	ldrb	r3, [r0, r3]
 800acd2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800acd6:	460b      	mov	r3, r1
 800acd8:	2900      	cmp	r1, #0
 800acda:	d1f5      	bne.n	800acc8 <_printf_i+0x16c>
 800acdc:	e7b9      	b.n	800ac52 <_printf_i+0xf6>
 800acde:	6813      	ldr	r3, [r2, #0]
 800ace0:	6825      	ldr	r5, [r4, #0]
 800ace2:	6961      	ldr	r1, [r4, #20]
 800ace4:	1d18      	adds	r0, r3, #4
 800ace6:	6010      	str	r0, [r2, #0]
 800ace8:	0628      	lsls	r0, r5, #24
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	d501      	bpl.n	800acf2 <_printf_i+0x196>
 800acee:	6019      	str	r1, [r3, #0]
 800acf0:	e002      	b.n	800acf8 <_printf_i+0x19c>
 800acf2:	066a      	lsls	r2, r5, #25
 800acf4:	d5fb      	bpl.n	800acee <_printf_i+0x192>
 800acf6:	8019      	strh	r1, [r3, #0]
 800acf8:	2300      	movs	r3, #0
 800acfa:	6123      	str	r3, [r4, #16]
 800acfc:	4665      	mov	r5, ip
 800acfe:	e7b9      	b.n	800ac74 <_printf_i+0x118>
 800ad00:	6813      	ldr	r3, [r2, #0]
 800ad02:	1d19      	adds	r1, r3, #4
 800ad04:	6011      	str	r1, [r2, #0]
 800ad06:	681d      	ldr	r5, [r3, #0]
 800ad08:	6862      	ldr	r2, [r4, #4]
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	4628      	mov	r0, r5
 800ad0e:	f7f5 fa67 	bl	80001e0 <memchr>
 800ad12:	b108      	cbz	r0, 800ad18 <_printf_i+0x1bc>
 800ad14:	1b40      	subs	r0, r0, r5
 800ad16:	6060      	str	r0, [r4, #4]
 800ad18:	6863      	ldr	r3, [r4, #4]
 800ad1a:	6123      	str	r3, [r4, #16]
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad22:	e7a7      	b.n	800ac74 <_printf_i+0x118>
 800ad24:	6923      	ldr	r3, [r4, #16]
 800ad26:	462a      	mov	r2, r5
 800ad28:	4639      	mov	r1, r7
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	47c0      	blx	r8
 800ad2e:	3001      	adds	r0, #1
 800ad30:	d0aa      	beq.n	800ac88 <_printf_i+0x12c>
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	079b      	lsls	r3, r3, #30
 800ad36:	d413      	bmi.n	800ad60 <_printf_i+0x204>
 800ad38:	68e0      	ldr	r0, [r4, #12]
 800ad3a:	9b03      	ldr	r3, [sp, #12]
 800ad3c:	4298      	cmp	r0, r3
 800ad3e:	bfb8      	it	lt
 800ad40:	4618      	movlt	r0, r3
 800ad42:	e7a3      	b.n	800ac8c <_printf_i+0x130>
 800ad44:	2301      	movs	r3, #1
 800ad46:	464a      	mov	r2, r9
 800ad48:	4639      	mov	r1, r7
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	47c0      	blx	r8
 800ad4e:	3001      	adds	r0, #1
 800ad50:	d09a      	beq.n	800ac88 <_printf_i+0x12c>
 800ad52:	3501      	adds	r5, #1
 800ad54:	68e3      	ldr	r3, [r4, #12]
 800ad56:	9a03      	ldr	r2, [sp, #12]
 800ad58:	1a9b      	subs	r3, r3, r2
 800ad5a:	42ab      	cmp	r3, r5
 800ad5c:	dcf2      	bgt.n	800ad44 <_printf_i+0x1e8>
 800ad5e:	e7eb      	b.n	800ad38 <_printf_i+0x1dc>
 800ad60:	2500      	movs	r5, #0
 800ad62:	f104 0919 	add.w	r9, r4, #25
 800ad66:	e7f5      	b.n	800ad54 <_printf_i+0x1f8>
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d1ac      	bne.n	800acc6 <_printf_i+0x16a>
 800ad6c:	7803      	ldrb	r3, [r0, #0]
 800ad6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ad72:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ad76:	e76c      	b.n	800ac52 <_printf_i+0xf6>
 800ad78:	0800b827 	.word	0x0800b827
 800ad7c:	0800b838 	.word	0x0800b838

0800ad80 <__sread>:
 800ad80:	b510      	push	{r4, lr}
 800ad82:	460c      	mov	r4, r1
 800ad84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad88:	f000 f8e0 	bl	800af4c <_read_r>
 800ad8c:	2800      	cmp	r0, #0
 800ad8e:	bfab      	itete	ge
 800ad90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ad92:	89a3      	ldrhlt	r3, [r4, #12]
 800ad94:	181b      	addge	r3, r3, r0
 800ad96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad9a:	bfac      	ite	ge
 800ad9c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad9e:	81a3      	strhlt	r3, [r4, #12]
 800ada0:	bd10      	pop	{r4, pc}

0800ada2 <__swrite>:
 800ada2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ada6:	461f      	mov	r7, r3
 800ada8:	898b      	ldrh	r3, [r1, #12]
 800adaa:	05db      	lsls	r3, r3, #23
 800adac:	4605      	mov	r5, r0
 800adae:	460c      	mov	r4, r1
 800adb0:	4616      	mov	r6, r2
 800adb2:	d505      	bpl.n	800adc0 <__swrite+0x1e>
 800adb4:	2302      	movs	r3, #2
 800adb6:	2200      	movs	r2, #0
 800adb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adbc:	f000 f874 	bl	800aea8 <_lseek_r>
 800adc0:	89a3      	ldrh	r3, [r4, #12]
 800adc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800adca:	81a3      	strh	r3, [r4, #12]
 800adcc:	4632      	mov	r2, r6
 800adce:	463b      	mov	r3, r7
 800add0:	4628      	mov	r0, r5
 800add2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800add6:	f000 b823 	b.w	800ae20 <_write_r>

0800adda <__sseek>:
 800adda:	b510      	push	{r4, lr}
 800addc:	460c      	mov	r4, r1
 800adde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ade2:	f000 f861 	bl	800aea8 <_lseek_r>
 800ade6:	1c43      	adds	r3, r0, #1
 800ade8:	89a3      	ldrh	r3, [r4, #12]
 800adea:	bf15      	itete	ne
 800adec:	6560      	strne	r0, [r4, #84]	; 0x54
 800adee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800adf2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800adf6:	81a3      	strheq	r3, [r4, #12]
 800adf8:	bf18      	it	ne
 800adfa:	81a3      	strhne	r3, [r4, #12]
 800adfc:	bd10      	pop	{r4, pc}

0800adfe <__sclose>:
 800adfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae02:	f000 b81f 	b.w	800ae44 <_close_r>

0800ae06 <__ascii_wctomb>:
 800ae06:	b149      	cbz	r1, 800ae1c <__ascii_wctomb+0x16>
 800ae08:	2aff      	cmp	r2, #255	; 0xff
 800ae0a:	bf85      	ittet	hi
 800ae0c:	238a      	movhi	r3, #138	; 0x8a
 800ae0e:	6003      	strhi	r3, [r0, #0]
 800ae10:	700a      	strbls	r2, [r1, #0]
 800ae12:	f04f 30ff 	movhi.w	r0, #4294967295
 800ae16:	bf98      	it	ls
 800ae18:	2001      	movls	r0, #1
 800ae1a:	4770      	bx	lr
 800ae1c:	4608      	mov	r0, r1
 800ae1e:	4770      	bx	lr

0800ae20 <_write_r>:
 800ae20:	b538      	push	{r3, r4, r5, lr}
 800ae22:	4c07      	ldr	r4, [pc, #28]	; (800ae40 <_write_r+0x20>)
 800ae24:	4605      	mov	r5, r0
 800ae26:	4608      	mov	r0, r1
 800ae28:	4611      	mov	r1, r2
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	6022      	str	r2, [r4, #0]
 800ae2e:	461a      	mov	r2, r3
 800ae30:	f7fc fefc 	bl	8007c2c <_write>
 800ae34:	1c43      	adds	r3, r0, #1
 800ae36:	d102      	bne.n	800ae3e <_write_r+0x1e>
 800ae38:	6823      	ldr	r3, [r4, #0]
 800ae3a:	b103      	cbz	r3, 800ae3e <_write_r+0x1e>
 800ae3c:	602b      	str	r3, [r5, #0]
 800ae3e:	bd38      	pop	{r3, r4, r5, pc}
 800ae40:	20000ce0 	.word	0x20000ce0

0800ae44 <_close_r>:
 800ae44:	b538      	push	{r3, r4, r5, lr}
 800ae46:	4c06      	ldr	r4, [pc, #24]	; (800ae60 <_close_r+0x1c>)
 800ae48:	2300      	movs	r3, #0
 800ae4a:	4605      	mov	r5, r0
 800ae4c:	4608      	mov	r0, r1
 800ae4e:	6023      	str	r3, [r4, #0]
 800ae50:	f7fc ff18 	bl	8007c84 <_close>
 800ae54:	1c43      	adds	r3, r0, #1
 800ae56:	d102      	bne.n	800ae5e <_close_r+0x1a>
 800ae58:	6823      	ldr	r3, [r4, #0]
 800ae5a:	b103      	cbz	r3, 800ae5e <_close_r+0x1a>
 800ae5c:	602b      	str	r3, [r5, #0]
 800ae5e:	bd38      	pop	{r3, r4, r5, pc}
 800ae60:	20000ce0 	.word	0x20000ce0

0800ae64 <_fstat_r>:
 800ae64:	b538      	push	{r3, r4, r5, lr}
 800ae66:	4c07      	ldr	r4, [pc, #28]	; (800ae84 <_fstat_r+0x20>)
 800ae68:	2300      	movs	r3, #0
 800ae6a:	4605      	mov	r5, r0
 800ae6c:	4608      	mov	r0, r1
 800ae6e:	4611      	mov	r1, r2
 800ae70:	6023      	str	r3, [r4, #0]
 800ae72:	f7fc ff57 	bl	8007d24 <_fstat>
 800ae76:	1c43      	adds	r3, r0, #1
 800ae78:	d102      	bne.n	800ae80 <_fstat_r+0x1c>
 800ae7a:	6823      	ldr	r3, [r4, #0]
 800ae7c:	b103      	cbz	r3, 800ae80 <_fstat_r+0x1c>
 800ae7e:	602b      	str	r3, [r5, #0]
 800ae80:	bd38      	pop	{r3, r4, r5, pc}
 800ae82:	bf00      	nop
 800ae84:	20000ce0 	.word	0x20000ce0

0800ae88 <_isatty_r>:
 800ae88:	b538      	push	{r3, r4, r5, lr}
 800ae8a:	4c06      	ldr	r4, [pc, #24]	; (800aea4 <_isatty_r+0x1c>)
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	4605      	mov	r5, r0
 800ae90:	4608      	mov	r0, r1
 800ae92:	6023      	str	r3, [r4, #0]
 800ae94:	f7fc feb4 	bl	8007c00 <_isatty>
 800ae98:	1c43      	adds	r3, r0, #1
 800ae9a:	d102      	bne.n	800aea2 <_isatty_r+0x1a>
 800ae9c:	6823      	ldr	r3, [r4, #0]
 800ae9e:	b103      	cbz	r3, 800aea2 <_isatty_r+0x1a>
 800aea0:	602b      	str	r3, [r5, #0]
 800aea2:	bd38      	pop	{r3, r4, r5, pc}
 800aea4:	20000ce0 	.word	0x20000ce0

0800aea8 <_lseek_r>:
 800aea8:	b538      	push	{r3, r4, r5, lr}
 800aeaa:	4c07      	ldr	r4, [pc, #28]	; (800aec8 <_lseek_r+0x20>)
 800aeac:	4605      	mov	r5, r0
 800aeae:	4608      	mov	r0, r1
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	6022      	str	r2, [r4, #0]
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	f7fc fefb 	bl	8007cb2 <_lseek>
 800aebc:	1c43      	adds	r3, r0, #1
 800aebe:	d102      	bne.n	800aec6 <_lseek_r+0x1e>
 800aec0:	6823      	ldr	r3, [r4, #0]
 800aec2:	b103      	cbz	r3, 800aec6 <_lseek_r+0x1e>
 800aec4:	602b      	str	r3, [r5, #0]
 800aec6:	bd38      	pop	{r3, r4, r5, pc}
 800aec8:	20000ce0 	.word	0x20000ce0

0800aecc <memmove>:
 800aecc:	4288      	cmp	r0, r1
 800aece:	b510      	push	{r4, lr}
 800aed0:	eb01 0302 	add.w	r3, r1, r2
 800aed4:	d807      	bhi.n	800aee6 <memmove+0x1a>
 800aed6:	1e42      	subs	r2, r0, #1
 800aed8:	4299      	cmp	r1, r3
 800aeda:	d00a      	beq.n	800aef2 <memmove+0x26>
 800aedc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aee0:	f802 4f01 	strb.w	r4, [r2, #1]!
 800aee4:	e7f8      	b.n	800aed8 <memmove+0xc>
 800aee6:	4283      	cmp	r3, r0
 800aee8:	d9f5      	bls.n	800aed6 <memmove+0xa>
 800aeea:	1881      	adds	r1, r0, r2
 800aeec:	1ad2      	subs	r2, r2, r3
 800aeee:	42d3      	cmn	r3, r2
 800aef0:	d100      	bne.n	800aef4 <memmove+0x28>
 800aef2:	bd10      	pop	{r4, pc}
 800aef4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aef8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800aefc:	e7f7      	b.n	800aeee <memmove+0x22>

0800aefe <_realloc_r>:
 800aefe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af00:	4607      	mov	r7, r0
 800af02:	4614      	mov	r4, r2
 800af04:	460e      	mov	r6, r1
 800af06:	b921      	cbnz	r1, 800af12 <_realloc_r+0x14>
 800af08:	4611      	mov	r1, r2
 800af0a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800af0e:	f7fe bdd3 	b.w	8009ab8 <_malloc_r>
 800af12:	b922      	cbnz	r2, 800af1e <_realloc_r+0x20>
 800af14:	f7fe fd82 	bl	8009a1c <_free_r>
 800af18:	4625      	mov	r5, r4
 800af1a:	4628      	mov	r0, r5
 800af1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af1e:	f000 f827 	bl	800af70 <_malloc_usable_size_r>
 800af22:	42a0      	cmp	r0, r4
 800af24:	d20f      	bcs.n	800af46 <_realloc_r+0x48>
 800af26:	4621      	mov	r1, r4
 800af28:	4638      	mov	r0, r7
 800af2a:	f7fe fdc5 	bl	8009ab8 <_malloc_r>
 800af2e:	4605      	mov	r5, r0
 800af30:	2800      	cmp	r0, #0
 800af32:	d0f2      	beq.n	800af1a <_realloc_r+0x1c>
 800af34:	4631      	mov	r1, r6
 800af36:	4622      	mov	r2, r4
 800af38:	f7fe fd5c 	bl	80099f4 <memcpy>
 800af3c:	4631      	mov	r1, r6
 800af3e:	4638      	mov	r0, r7
 800af40:	f7fe fd6c 	bl	8009a1c <_free_r>
 800af44:	e7e9      	b.n	800af1a <_realloc_r+0x1c>
 800af46:	4635      	mov	r5, r6
 800af48:	e7e7      	b.n	800af1a <_realloc_r+0x1c>
	...

0800af4c <_read_r>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	4c07      	ldr	r4, [pc, #28]	; (800af6c <_read_r+0x20>)
 800af50:	4605      	mov	r5, r0
 800af52:	4608      	mov	r0, r1
 800af54:	4611      	mov	r1, r2
 800af56:	2200      	movs	r2, #0
 800af58:	6022      	str	r2, [r4, #0]
 800af5a:	461a      	mov	r2, r3
 800af5c:	f7fc feba 	bl	8007cd4 <_read>
 800af60:	1c43      	adds	r3, r0, #1
 800af62:	d102      	bne.n	800af6a <_read_r+0x1e>
 800af64:	6823      	ldr	r3, [r4, #0]
 800af66:	b103      	cbz	r3, 800af6a <_read_r+0x1e>
 800af68:	602b      	str	r3, [r5, #0]
 800af6a:	bd38      	pop	{r3, r4, r5, pc}
 800af6c:	20000ce0 	.word	0x20000ce0

0800af70 <_malloc_usable_size_r>:
 800af70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af74:	1f18      	subs	r0, r3, #4
 800af76:	2b00      	cmp	r3, #0
 800af78:	bfbc      	itt	lt
 800af7a:	580b      	ldrlt	r3, [r1, r0]
 800af7c:	18c0      	addlt	r0, r0, r3
 800af7e:	4770      	bx	lr

0800af80 <_init>:
 800af80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af82:	bf00      	nop
 800af84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af86:	bc08      	pop	{r3}
 800af88:	469e      	mov	lr, r3
 800af8a:	4770      	bx	lr

0800af8c <_fini>:
 800af8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af8e:	bf00      	nop
 800af90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af92:	bc08      	pop	{r3}
 800af94:	469e      	mov	lr, r3
 800af96:	4770      	bx	lr
