

================================================================
== Vitis HLS Report for 'KernNv122bgr_0_6_9_2160_3840_1_1_1_5_9_Pipeline_VITIS_LOOP_4244_1'
================================================================
* Date:           Wed Jun 29 08:15:31 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.529 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3842|     3842|  12.805 us|  12.805 us|  3842|  3842|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4244_1  |     3840|     3840|         2|          1|          1|  3840|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      40|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      19|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      19|      85|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_66_p2               |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln4244_fu_60_p2       |      icmp|   0|  0|  13|          16|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  40|          34|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   16|         32|
    |i_fu_36                  |   9|          2|   16|         32|
    |uvStream_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_36                  |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_VITIS_LOOP_4244_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_VITIS_LOOP_4244_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_VITIS_LOOP_4244_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_VITIS_LOOP_4244_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_VITIS_LOOP_4244_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  KernNv122bgr<0, 6, 9, 2160, 3840, 1, 1, 1, 5, 9>_Pipeline_VITIS_LOOP_4244_1|  return value|
|uvStream_dout     |   in|   16|     ap_fifo|                                                                     uvStream|       pointer|
|uvStream_empty_n  |   in|    1|     ap_fifo|                                                                     uvStream|       pointer|
|uvStream_read     |  out|    1|     ap_fifo|                                                                     uvStream|       pointer|
|width             |   in|   16|     ap_none|                                                                        width|        scalar|
+------------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

