# Pipelined-CPU
4 Stage pipelined CPU in VHDL. Read the pdf description of the project to understand whats going on.
![image](https://user-images.githubusercontent.com/75323501/190009784-eec7870f-8846-40af-95fc-b274b60de722.png)
