Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Nov  4 11:29:27 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 99.60%
Constraint File     : C:/Users/Lenovo/Desktop/key34/key34/source_code/constraints/UDP.sdc;
Confidence          : Placed
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -6.713ns, STNS: -291.172ns
	HWNS: -0.111ns, HTNS: -1.449ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         1935   u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          677   u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk2:      125.000          643   phy1_rgmii_rx_clk
           clk3:      100.000          377   sd_card_clk
           clk4:       10.000          254   config_inst.jtck
           clk5:       25.000          180   video_clk
           clk6:      125.000           37   video_clk_5x
           clk7:       50.000            6   clk_in
           clk8:      125.000            2   u_clk_gen/u_pll_0/pll_inst.clkc[4]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                12.956          77.184           -1.239     -7.657           -0.011     -0.044            0.000             1935                7             no       no
       clk1           local            0.000      4.000                 8.000         125.000                 8.390         119.190           -0.293     -9.376            0.039      0.000            0.000              677                8             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 3.458         289.185            4.542      0.000           -0.011     -0.033            0.000              643                5             no       no
       clk3           local            0.000      5.000                10.000         100.000                16.195          61.747           -1.239     -7.915           -0.011     -0.022            0.000              377                7             no       no
       clk4           local            0.000     50.000               100.000          10.000                15.512          64.466           42.244      0.000           -0.111     -1.328            0.000              254               10             no       no
       clk5           local            0.000     20.000                40.000          25.000                33.245          30.080            1.351      0.000           -0.011     -0.022            0.000              180                8             no       no
       clk6           local            0.000      4.000                 8.000         125.000                 2.907         343.997            5.093      0.000            0.243      0.000            0.000               37                1             no       no
       clk7           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                6                0             no       no
       clk8           local            2.000      6.000                 8.000         125.000                34.852          28.693           -6.713   -266.224            6.086      0.000            0.000                2                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     6.799ns
Fmax           :     147.080MHz

Statistics:
Max            : SWNS      1.201ns, STNS      0.000ns,         0 Viol Endpoints,      6365 Total Endpoints,     46140 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.022ns,         2 Viol Endpoints,      6365 Total Endpoints,     46140 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.201ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[29]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.499ns (cell 1.349ns (20%), net 5.150ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.500          6.413          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[29]_syn_4.sr
reg                 x036y063z2          0.086    r     6.499               
--------------------------------------------------------------------  ---------------
Arrival                                                6.499               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[29]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.201               

Slack               : 1.251ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[22]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.449ns (cell 1.349ns (20%), net 5.100ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.450          6.363          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[22]_syn_4.sr
reg                 x036y062z3          0.086    r     6.449               
--------------------------------------------------------------------  ---------------
Arrival                                                6.449               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[22]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.251               

Slack               : 1.251ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[23]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.449ns (cell 1.349ns (20%), net 5.100ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.450          6.363          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[23]_syn_4.sr
reg                 x036y062z2          0.086    r     6.449               
--------------------------------------------------------------------  ---------------
Arrival                                                6.449               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[23]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.251               

Slack               : 1.251ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[27]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.449ns (cell 1.349ns (20%), net 5.100ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.450          6.363          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[27]_syn_4.sr
reg                 x036y062z0          0.086    r     6.449               
--------------------------------------------------------------------  ---------------
Arrival                                                6.449               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[27]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.251               

Slack               : 1.301ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[15]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.399ns (cell 1.349ns (21%), net 5.050ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.400          6.313          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[15]_syn_4.sr
reg                 x036y061z2          0.086    r     6.399               
--------------------------------------------------------------------  ---------------
Arrival                                                6.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[15]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.301               

Slack               : 1.301ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[16]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.399ns (cell 1.349ns (21%), net 5.050ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.400          6.313          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[16]_syn_4.sr
reg                 x036y061z3          0.086    r     6.399               
--------------------------------------------------------------------  ---------------
Arrival                                                6.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[16]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.301               

Slack               : 1.301ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[19]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.399ns (cell 1.349ns (21%), net 5.050ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.400          6.313          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[19]_syn_4.sr
reg                 x036y061z0          0.086    r     6.399               
--------------------------------------------------------------------  ---------------
Arrival                                                6.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[19]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.301               

Slack               : 1.301ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[25]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.399ns (cell 1.349ns (21%), net 5.050ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.400          6.313          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[25]_syn_4.sr
reg                 x036y061z1          0.086    r     6.399               
--------------------------------------------------------------------  ---------------
Arrival                                                6.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[25]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.301               

Slack               : 1.351ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[7]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.349ns (cell 1.349ns (21%), net 5.000ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.350          6.263          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[7]_syn_4.sr
reg                 x035y061z2          0.086    r     6.349               
--------------------------------------------------------------------  ---------------
Arrival                                                6.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.351               

Slack               : 1.351ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/IMG_FRAMSEQ_reg[18]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.349ns (cell 1.349ns (21%), net 5.000ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r     5.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.350          6.263          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[18]_syn_4.sr
reg                 x036y060z1          0.086    r     6.349               
--------------------------------------------------------------------  ---------------
Arrival                                                6.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/IMG_FRAMSEQ_reg[18]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.351               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.100          0.228          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr
reg                 x021y050z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : -0.011ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.100          0.228          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr
reg                 x022y041z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.sr
ADDER (reg)         x022y050z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr
reg                 x022y042z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr
reg                 x022y042z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.059ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u_frame_rw/write_buf/wr_addr[7],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr
reg                 x023y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr
reg                 x022y043z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x021y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x021y042z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     3.458ns
Fmax           :     289.185MHz

Statistics:
Max            : SWNS      4.542ns, STNS      0.000ns,         0 Viol Endpoints,      1609 Total Endpoints,      3021 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.033ns,         3 Viol Endpoints,      1609 Total Endpoints,      3021 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 4.542ns
Begin Point         : debug_hub_top/U_tap/u7_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_17.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.342ns (cell 2.292ns (68%), net 1.050ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=2 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y068z1          0.146    r     0.146          pin: debug_hub_top/U_tap/u7_syn_3.q[0]
net (fo=5)                              0.300          0.446          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_DuhVyho3[6],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.c[1]
LUT4                x003y069z2          0.348    f     0.794       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[12]_syn_4.f[1]
net (fo=1)                              0.200          0.994          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_7,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[2]_syn_4.a[0]
LUT4                x004y068z2          0.424    f     1.418       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[2]_syn_4.f[0]
net (fo=1)                              0.250          1.668          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_9,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.a[1]
LUT5                x002y067z2          0.424    f     2.092       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[1]
net (fo=1)                              0.100          2.192          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_11,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.a[0]
LUT5                x002y067z2          0.424    f     2.616       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[0]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          2.816          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_i1_syn_2,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_17.a[1]
LUT4 (reg)          x003y068z1          0.526    f     3.342       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.342               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_UpQ1qki5_reg_syn_17.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.542               

Slack               : 4.608ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_oG77PHfX_reg_syn_5.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.276ns (cell 2.276ns (69%), net 1.000ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y067z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.q[0]
net (fo=5)                              0.450          0.596          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.c[0]
LUT4                x003y063z3          0.348    f     0.944       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.200          1.144          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x005y063z3          0.424    f     1.568       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.150          1.718          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.a[1]
LUT4                x005y064z3          0.424    f     2.142       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_YbPVHfN6_reg_syn_5.f[1]
net (fo=1)                              0.100          2.242          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_AqC_VSXS,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_oG77PHfX_reg_syn_5.a[1]
LUT4                x005y064z1          0.408    f     2.650       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_oG77PHfX_reg_syn_5.f[1]
net (fo=1)                              0.100          2.750          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_8,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_oG77PHfX_reg_syn_5.a[0]
LUT4 (reg)          x005y064z1          0.526    f     3.276       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.276               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_oG77PHfX_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.608               

Slack               : 4.810ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 3.074ns (cell 2.074ns (67%), net 1.000ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=3  LUT5=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x006y067z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2]_syn_4.q[0]
net (fo=5)                              0.450          0.596          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.c[0]
LUT4                x003y063z3          0.348    f     0.944       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[0]
net (fo=1)                              0.200          1.144          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.a[1]
LUT4                x005y063z3          0.424    f     1.568       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[1]$al102_0W8IXuYR/al102_SCxeNf1R_reg[3]_syn_4.f[1]
net (fo=2)                              0.150          1.718          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_w9Ka3KrG_reg_syn_5.a[0]
LUT4                x005y064z2          0.424    f     2.142       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_w9Ka3KrG_reg_syn_5.f[0]
net (fo=3)                              0.200          2.342          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT_reg_syn_5.a[1]
LUT5 (reg)          x004y065z0          0.732    f     3.074       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.074               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_Uqh3HnUT_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  4.810               

Slack               : 5.053ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_17.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.831ns (cell 1.931ns (68%), net 0.900ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_17.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y061z1          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_uu8GINt8_reg_syn_17.q[0]
net (fo=7)                              0.350          0.496          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[7],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_22.d[1]
LUT4                x002y059z1          0.205    r     0.701       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[5]_syn_22.f[1]
net (fo=6)                              0.150          0.851          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_41,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.a[0]
LUT5                x003y059z2          0.424    f     1.275       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_8.f[0]
net (fo=1)                              0.200          1.475          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[2]_syn_4.a[0]
LUT4                x002y060z3          0.424    f     1.899       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[2]_syn_4.f[0]
net (fo=2)                              0.200          2.099          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_n2_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.a[1]
LUT5 (reg)          x002y062z1          0.732    f     2.831       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.831               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_tmlo38Di_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.053               

Slack               : 5.267ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[68]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[6]_syn_4.a[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.617ns (cell 1.717ns (65%), net 0.900ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[68]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y063z1          0.146    r     0.146          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[68]_syn_3.q[1]
net (fo=5)                              0.400          0.546          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/U_cwc_bus_top/CWC_BUS_DETECTOR[6]$BUS_DETECTOR$U_cwc_bus_det/bus_ctrl[20],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.a[0]
LUT4                x035y066z1          0.408    f     0.954       1  pin: debug_hub_top/U_0_register/ip_ctrl_reg[76]_syn_4.f[0]
net (fo=1)                              0.250          1.204          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en[6]_syn_6,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[70]_syn_4.b[0]
LUT5                x033y067z2          0.431    f     1.635       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[70]_syn_4.f[0]
net (fo=2)                              0.250          1.885          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en[6]_syn_16,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[6]_syn_4.a[1]
LUT5 (reg)          x031y066z0          0.732    f     2.617       3  net: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff[6],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.617               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_bus_en_ff_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.267               

Slack               : 5.292ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[15]_syn_4.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.592ns (cell 1.792ns (69%), net 0.800ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=3  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y061z0          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[27]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[2]_syn_4.c[1]
LUT4                x002y060z3          0.348    f     0.694       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[2]_syn_4.f[1]
net (fo=7)                              0.150          0.844          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/eq0_syn_38,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[5]_syn_4.c[1]
LUT4                x003y060z2          0.348    f     1.192       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_RnciEp4R_reg[5]_syn_4.f[1]
net (fo=6)                              0.250          1.442          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[13]_syn_3,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_14.a[1]
LUT3                x004y058z1          0.408    f     1.850       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_F3nxfdNo$al102_Ba3Y7fv8/al102_ofxvb7U3_reg_syn_14.f[1]
net (fo=2)                              0.200          2.050          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_b3[7]_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[15]_syn_4.a[0]
LUT4 (reg)          x003y059z3          0.542    f     2.592       4  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_8qEzNsyE[24],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.592               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_oXrqzjAP_reg[15]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.292               

Slack               : 5.303ns
Begin Point         : debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_20.ce (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.581ns (cell 0.581ns (22%), net 2.000ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 53
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y069z1          0.146    r     0.146          pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.q[1]
net (fo=2)                              0.150          0.296          net: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.c[0]
LUT2                x013y068z3          0.348    f     0.644       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_vld_bclk_reg_syn_5.f[0]
net (fo=53)                             1.850          2.494          net: debug_hub_top/U_0_handshake_sync_ctrl/req_sync_pos_bclk,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_20.ce
reg                 x037y057z3          0.087    r     2.581               
--------------------------------------------------------------------  ---------------
Arrival                                                2.581               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_20.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.303               

Slack               : 5.304ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[4]_syn_4.c[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.580ns (cell 1.880ns (72%), net 0.700ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y064z3          0.146    r     0.146          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.q[0]
net (fo=35)                             0.400          0.546          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_length[0],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_55.a[1]
ADDER               x025y067z2          0.881    r     1.427       1  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_55.fco
net (fo=1)                              0.000          1.427          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_48,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_56.fci
ADDER               x025y067z3          0.387    f     1.814       2  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_56.fx[0]
net (fo=1)                              0.300          2.114          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_b2[4],  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[4]_syn_4.c[1]
LUT3 (reg)          x027y069z2          0.466    f     2.580       3  net: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len[4],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.580               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.304               

Slack               : 5.323ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[3]_syn_4.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/client_rxc_en_int_reg_syn_20.a[0] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.561ns (cell 1.711ns (66%), net 0.850ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y062z2          0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_Ry6gj6k3_reg[3]_syn_4.q[0]
net (fo=6)                              0.250          0.396          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_idhI9aZL/al102_hWJwp1jT[4],  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_26.d[1]
LUT4                x004y061z0          0.205    r     0.601       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_26.f[1]
net (fo=2)                              0.150          0.751          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.d[1]
LUT4                x004y060z1          0.205    r     0.956       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_23.f[1]
net (fo=2)                              0.150          1.106          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_14,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/client_rxc_en_int_reg_syn_20.d[1]
LUT4                x005y060z1          0.205    r     1.311       3  pin: u4_trimac_block/client_rxc_en_int_reg_syn_20.f[1]
net (fo=3)                              0.150          1.461          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_n10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.a[1]
LUT5                x004y060z3          0.424    f     1.885       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_UkM0qNWm_reg_syn_5.f[1]
net (fo=1)                              0.150          2.035          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_3,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/client_rxc_en_int_reg_syn_20.a[0]
LUT4 (reg)          x005y060z1          0.526    f     2.561       5  net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5pG3Fxfg,  ../../al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.561               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/client_rxc_en_int_reg_syn_20.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.323               

Slack               : 5.328ns
Begin Point         : auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.c[1] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 2.556ns (cell 1.906ns (74%), net 0.650ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y064z3          0.146    r     0.146          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_logic_reg[1]_syn_3.q[0]
net (fo=35)                             0.400          0.546          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/trig_length[0],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_55.a[1]
ADDER               x025y067z2          0.881    r     1.427       1  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_55.fco
net (fo=1)                              0.000          1.427          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_48,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_56.fci
ADDER               x025y067z3          0.132    f     1.559          pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_56.fco
net (fo=1)                              0.000          1.559          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_52,  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_57.fci
ADDER               x025y068z2          0.387    f     1.946       2  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/sub1_syn_57.fx[0]
net (fo=1)                              0.250          2.196          net: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_b2[8],  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.c[1]
LUT3 (reg)          x027y069z0          0.360    r     2.556       3  net: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len[8],  E:\anlu\ip/apm/apm_cwc/apm_cwc.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.556               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/force_acq_len_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.328               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[27]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y058z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=8)                              0.100          0.228          net: cwc_slave_0_rst_dup_1,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[27]_syn_3.sr
reg                 x019y058z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[27]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[27]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y058z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=8)                              0.100          0.228          net: cwc_slave_0_rst_dup_1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[27]_syn_3.sr
reg                 x019y058z2          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[27]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : -0.011ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[55]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y058z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=8)                              0.100          0.228          net: cwc_slave_0_rst_dup_1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[55]_syn_3.sr
reg                 x019y058z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[55]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[21]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y062z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.q[0]
net (fo=19)                             0.150          0.278          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.sr
reg                 x026y063z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[21]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[48]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y057z2          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=28)                             0.150          0.278          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[48]_syn_3.sr
reg                 x014y058z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[48]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[50]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y057z2          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=28)                             0.150          0.278          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[50]_syn_3.sr
reg                 x014y056z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[50]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/slave_0_control_reg[65]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 35
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y064z3          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_12.q[0]
net (fo=35)                             0.150          0.278          net: cwc_slave_0_rst_dup_3,  NOFILE(0)
                                                                      pin: debug_hub_top/slave_0_control_reg[65]_syn_3.sr
reg                 x018y065z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_control_reg[65]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 19
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y062z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_14.q[0]
net (fo=19)                             0.150          0.278          net: cwc_slave_0_rst,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.sr
reg                 x027y062z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[21]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y058z1          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_16.q[0]
net (fo=8)                              0.150          0.278          net: cwc_slave_0_rst_dup_1,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_3.sr
reg                 x018y058z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[47]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_3.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x014y057z2          0.128    f     0.128          pin: debug_hub_top/slave_0_rst_sync2_reg_syn_10.q[0]
net (fo=28)                             0.150          0.278          net: cwc_slave_0_rst_dup_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_3.sr
reg                 x014y058z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                 x017y071            0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../import/UDP_Example_Top.v(41)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                x017y070z2          0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=643)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/bus_data_r_bclk_reg[48]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.345ns
Fmax           :     157.604MHz

Statistics:
Max            : SWNS      1.655ns, STNS      0.000ns,         0 Viol Endpoints,      1333 Total Endpoints,      3166 Paths Analyzed
Min            : HWNS      0.039ns, HTNS      0.000ns,         0 Viol Endpoints,      1333 Total Endpoints,      3166 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.655ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.229ns (cell 4.679ns (75%), net 1.550ns (25%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y043z3          0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/write_buf/shift_wraddr[1],  ../../import/afifo_16_32_256.v(58)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.a[0]
ADDER               x018y043z1          0.706    f     1.002       1  pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.002          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER               x018y044z0          0.073    f     1.075          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.075          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     1.148          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.148          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     1.503       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.500          2.003          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x015y040z2          0.836    f     2.839       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.839          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     2.971          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.971          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.132    f     3.103          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.103          net: u_frame_rw/frame_fifo_write_m0/add1_syn_124,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x015y041z3          0.387    f     3.490       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.300          3.790          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x017y043z0          0.539    f     4.329       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.329          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     4.473       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.300          4.773          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.a[1]
LUT3                x015y045z3          0.424    f     5.197       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[1]
net (fo=5)                              0.300          5.497          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.a[1]
LUT5 (reg)          x014y048z0          0.732    f     6.229       8  net: u_frame_rw/frame_fifo_read_m0/App_rd_en_r,  ../../import/frame_fifo_read.v(70)
--------------------------------------------------------------------  ---------------
Arrival                                                6.229               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_r_reg_syn_8.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.655               

Slack               : 1.655ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.229ns (cell 4.679ns (75%), net 1.550ns (25%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y043z3          0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/write_buf/shift_wraddr[1],  ../../import/afifo_16_32_256.v(58)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.a[0]
ADDER               x018y043z1          0.706    f     1.002       1  pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.002          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER               x018y044z0          0.073    f     1.075          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.075          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     1.148          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.148          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     1.503       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.500          2.003          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x015y040z2          0.836    f     2.839       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.839          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     2.971          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.971          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.132    f     3.103          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.103          net: u_frame_rw/frame_fifo_write_m0/add1_syn_124,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x015y041z3          0.387    f     3.490       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.300          3.790          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x017y043z0          0.539    f     4.329       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.329          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     4.473       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.300          4.773          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.a[1]
LUT3                x015y045z3          0.424    f     5.197       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[1]
net (fo=5)                              0.300          5.497          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x014y048z1          0.732    f     6.229       8  net: u_frame_rw/frame_fifo_read_m0/state_reg_syn_1[3],  ../../import/frame_fifo_read.v(183)
--------------------------------------------------------------------  ---------------
Arrival                                                6.229               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.655               

Slack               : 1.795ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/App_rd_en_d0_reg_syn_5.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.089ns (cell 4.489ns (73%), net 1.600ns (27%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT4=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y043z3          0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/write_buf/shift_wraddr[1],  ../../import/afifo_16_32_256.v(58)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.a[0]
ADDER               x018y043z1          0.706    f     1.002       1  pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.002          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER               x018y044z0          0.073    f     1.075          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.075          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     1.148          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.148          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     1.503       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.500          2.003          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x015y040z2          0.836    f     2.839       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.839          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     2.971          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.971          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.132    f     3.103          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.103          net: u_frame_rw/frame_fifo_write_m0/add1_syn_124,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x015y041z3          0.387    f     3.490       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.300          3.790          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x017y043z0          0.539    f     4.329       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.329          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     4.473       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.300          4.773          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.a[1]
LUT3                x015y045z3          0.424    f     5.197       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[1]
net (fo=5)                              0.350          5.547          net: u_frame_rw/frame_fifo_read_m0/sel2_syn_168,  ../../import/frame_fifo_read.v(198)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_d0_reg_syn_5.a[0]
LUT4 (reg)          x014y049z3          0.542    f     6.089       8  net: u_frame_rw/frame_fifo_read_m0/state_reg_syn_1[2],  ../../import/frame_fifo_read.v(183)
--------------------------------------------------------------------  ---------------
Arrival                                                6.089               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/App_rd_en_d0_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.795               

Slack               : 1.967ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/state_reg[2]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.917ns (cell 4.517ns (76%), net 1.400ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y043z3          0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/write_buf/shift_wraddr[1],  ../../import/afifo_16_32_256.v(58)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.a[0]
ADDER               x018y043z1          0.706    f     1.002       1  pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.002          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER               x018y044z0          0.073    f     1.075          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.075          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     1.148          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.148          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     1.503       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.500          2.003          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x015y040z2          0.836    f     2.839       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.839          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     2.971          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.971          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.132    f     3.103          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.103          net: u_frame_rw/frame_fifo_write_m0/add1_syn_124,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x015y041z3          0.387    f     3.490       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.300          3.790          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x017y043z0          0.539    f     4.329       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.329          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     4.473       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.300          4.773          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.d[0]
LUT3                x015y045z3          0.262    r     5.035       7  pin: u_frame_rw/frame_fifo_read_m0/sel2_syn_175.f[0]
net (fo=2)                              0.150          5.185          net: u_frame_rw/frame_fifo_write_m0/sel2_syn_162,  ../../import/frame_fifo_write.v(163)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[2]_syn_4.a[1]
LUT5 (reg)          x014y045z1          0.732    f     5.917       8  net: u_frame_rw/frame_fifo_write_m0/state_reg_syn_1[2],  ../../import/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.917               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.967               

Slack               : 2.379ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/state_reg[3]_syn_4.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.505ns (cell 4.255ns (77%), net 1.250ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y043z3          0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/write_buf/shift_wraddr[1],  ../../import/afifo_16_32_256.v(58)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.a[0]
ADDER               x018y043z1          0.706    f     1.002       1  pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.002          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER               x018y044z0          0.073    f     1.075          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.075          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     1.148          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.148          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     1.503       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.500          2.003          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x015y040z2          0.836    f     2.839       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.839          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     2.971          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.971          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.132    f     3.103          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.103          net: u_frame_rw/frame_fifo_write_m0/add1_syn_124,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x015y041z3          0.387    f     3.490       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.300          3.790          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x017y043z0          0.539    f     4.329       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.329          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     4.473       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.300          4.773          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[3]_syn_4.a[1]
LUT5 (reg)          x015y045z0          0.732    f     5.505       7  net: u_frame_rw/frame_fifo_write_m0/state_reg_syn_1[3],  ../../import/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                5.505               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/state_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.379               

Slack               : 2.429ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.455ns (cell 4.255ns (78%), net 1.200ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y043z3          0.146    r     0.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/write_buf/shift_wraddr[1],  ../../import/afifo_16_32_256.v(58)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_64.a[0]
ADDER               x018y043z1          0.706    f     1.002       1  pin: u_frame_rw/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.002          net: u_frame_rw/write_buf/sub1_syn_42,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_67.fci
ADDER               x018y044z0          0.073    f     1.075          pin: u_frame_rw/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.075          net: u_frame_rw/write_buf/sub1_syn_44,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_70.fci
ADDER               x018y044z1          0.073    f     1.148          pin: u_frame_rw/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.148          net: u_frame_rw/write_buf/sub1_syn_46,  ../../import/afifo_16_32_256.v(149)
                                                                      pin: u_frame_rw/write_buf/sub1_syn_73.fci
ADDER               x018y045z0          0.355    f     1.503       2  pin: u_frame_rw/write_buf/sub1_syn_73.f[1]
net (fo=8)                              0.500          2.003          net: u_frame_rw/frame_fifo_write_m0/rdusedw[8],  ../../import/frame_fifo_write.v(38)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.b[0]
ADDER               x015y040z2          0.836    f     2.839       3  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_129.fco
net (fo=1)                              0.000          2.839          net: u_frame_rw/frame_fifo_write_m0/add1_syn_116,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fci
ADDER               x015y040z3          0.132    f     2.971          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_130.fco
net (fo=1)                              0.000          2.971          net: u_frame_rw/frame_fifo_write_m0/add1_syn_120,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fci
ADDER               x015y041z2          0.132    f     3.103          pin: u_frame_rw/frame_fifo_write_m0/add1_syn_131.fco
net (fo=1)                              0.000          3.103          net: u_frame_rw/frame_fifo_write_m0/add1_syn_124,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fci
ADDER               x015y041z3          0.387    f     3.490       4  pin: u_frame_rw/frame_fifo_write_m0/add1_syn_132.fx[0]
net (fo=1)                              0.300          3.790          net: u_frame_rw/frame_fifo_write_m0/into_burst_b[20],  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.b[1]
ADDER               x017y043z0          0.539    f     4.329       5  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          4.329          net: u_frame_rw/frame_fifo_write_m0/lt2_syn_45,  ../../import/frame_fifo_write.v(70)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.fci
ADDER               x017y043z1          0.144    f     4.473       6  pin: u_frame_rw/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=6)                              0.250          4.723          net: u_frame_rw/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.a[1]
LUT5 (reg)          x015y044z1          0.732    f     5.455       7  net: u_frame_rw/frame_fifo_write_m0/App_wr_en_r,  ../../import/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                5.455               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/App_wr_en_r_reg_syn_11.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.429               

Slack               : 2.750ns
Begin Point         : u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.134ns (cell 0.884ns (17%), net 4.250ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y030z1          0.146    r     0.146          pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=2)                              0.950          1.096          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.d[1]
LUT3                x010y040z3          0.262    r     1.358       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.f[1]
net (fo=1)                              0.950          2.308          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.b[0]
LUT4                x017y030z1          0.333    f     2.641       2  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.350          4.991          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0]
reg                 x039y053z2          0.143    r     5.134          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_11,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.134               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.750               

Slack               : 2.950ns
Begin Point         : u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.934ns (cell 0.884ns (17%), net 4.050ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y030z1          0.146    r     0.146          pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=2)                              0.950          1.096          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.d[1]
LUT3                x010y040z3          0.262    r     1.358       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.f[1]
net (fo=1)                              0.950          2.308          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.b[0]
LUT4                x017y030z1          0.333    f     2.641       2  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.150          4.791          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.mi[0]
reg                 x039y011z1          0.143    r     4.934          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.950               

Slack               : 2.950ns
Begin Point         : u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.934ns (cell 0.884ns (17%), net 4.050ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y030z1          0.146    r     0.146          pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=2)                              0.950          1.096          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.d[1]
LUT3                x010y040z3          0.262    r     1.358       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.f[1]
net (fo=1)                              0.950          2.308          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.b[0]
LUT4                x017y030z1          0.333    f     2.641       2  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.150          4.791          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.mi[0]
reg                 x001y055z0          0.143    r     4.934          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_13,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.950               

Slack               : 3.000ns
Begin Point         : u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_37.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 4.884ns (cell 0.884ns (18%), net 4.000ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y030z1          0.146    r     0.146          pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.q[0]
net (fo=2)                              0.950          1.096          net: u_sdram/u2_ram/u2_wrrd/sdr_t,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.d[1]
LUT3                x010y040z3          0.262    r     1.358       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_4.f[1]
net (fo=1)                              0.950          2.308          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.b[0]
LUT4                x017y030z1          0.333    f     2.641       2  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.100          4.741          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_37.mi[1]
reg                 x001y006z2          0.143    r     4.884          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_20,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.884               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_37.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.000               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.039ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.128    f     0.128          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.150          0.278          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.sr
reg                 x022y039z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.086ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.378ns (cell 0.128ns (33%), net 0.250ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y069z1          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.250          0.378          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.378               
--------------------------------------------------------------------  ---------------
Arrival                                                0.378               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.086               

Slack               : 0.139ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/found_reg_syn_50.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.128    f     0.128          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.250          0.378          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/found_reg_syn_50.sr
reg                 x023y038z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/found_reg_syn_50.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_w_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 25
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/asy_w_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y048z0          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_w_rst1_reg_syn_4.q[1]
net (fo=25)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rsta,  ../../import/afifo_32_16_256.v(376)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.sr
reg                 x025y048z0          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.186ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.478ns (cell 0.128ns (26%), net 0.350ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y069z1          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.350          0.478          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)           x032y071            0.000    f     0.478               
--------------------------------------------------------------------  ---------------
Arrival                                                0.478               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.186               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_12.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[7]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y043z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_12.q[0]
net (fo=26)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_363,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[7]_syn_4.ce
reg                 x005y043z2          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_Dl_SEDTs[3]_reg[7]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_12.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[6]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x005y043z1          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_0zphc5uy/al102_ofxvb7U3_reg_syn_12.q[0]
net (fo=26)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_363,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[6]_syn_4.ce
reg                 x005y043z3          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[13]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y042z3          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.q[0]
net (fo=69)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_357,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[13]_syn_4.ce
reg                 x002y042z1          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[13]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.201ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[15]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.262ns (cell 0.162ns (61%), net 0.100ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 69
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y042z3          0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_24.q[0]
net (fo=69)                             0.100          0.209          net: u4_trimac_block/tx_clk_en_dup_357,  ../../import/temac_block.v(26)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[15]_syn_4.ce
reg                 x002y042z0          0.053    f     0.262               
--------------------------------------------------------------------  ---------------
Arrival                                                0.262               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_aSis0jQ9/al102_oXrqzjAP_reg[15]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.201               

Slack               : 0.209ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.rstb (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.459ns (cell 0.109ns (23%), net 0.350ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z1          0.109    f     0.109          pin: u_sd_card_bmp/bmp_read_m0/bmp_data_wr_en_n_syn_18.q[0]
net (fo=26)                             0.350          0.459          net: u_frame_rw/write_buf/ram_inst/rstb,  ../../import/afifo_16_32_256.v(383)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.rstb
EMB (reg)           x024y036            0.000    f     0.459               
--------------------------------------------------------------------  ---------------
Arrival                                                0.459               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.209               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     7.638ns
Fmax           :     130.924MHz

Statistics:
Max            : SWNS      2.362ns, STNS      0.000ns,         0 Viol Endpoints,       939 Total Endpoints,      6033 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,       939 Total Endpoints,      6033 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.362ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.522ns (cell 6.222ns (82%), net 1.300ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          1.268    r     5.877       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[1]
net (fo=1)                              0.150          6.027          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[1]
ADDER               x014y032z3          0.715    f     6.742       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000          6.742          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.387    f     7.129       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fx[0]
net (fo=1)                              0.250          7.379          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[8],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[1]
reg                 x013y035z2          0.143    r     7.522          net: u_sd_card_bmp/bmp_read_m0/total_pixels[26],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.522               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.362               

Slack               : 2.380ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.504ns (cell 6.354ns (84%), net 1.150ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          0.947    r     5.556       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fco
net (fo=1)                              0.000          5.556          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_299,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fci
ADDER               x015y033z2          0.453    f     6.009       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.150          6.159          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER               x014y033z2          0.715    f     6.874       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000          6.874          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER               x014y033z3          0.387    f     7.261       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fx[0]
net (fo=1)                              0.100          7.361          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[12],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[0]
reg                 x014y033z1          0.143    r     7.504          net: u_sd_card_bmp/bmp_read_m0/total_pixels[30],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.380               

Slack               : 2.403ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.481ns (cell 6.231ns (83%), net 1.250ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          0.947    r     5.556       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fco
net (fo=1)                              0.000          5.556          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_299,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fci
ADDER               x015y033z2          0.453    f     6.009       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.150          6.159          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER               x014y033z2          0.715    f     6.874       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000          6.874          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER               x014y033z3          0.264    r     7.138       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.f[1]
net (fo=1)                              0.200          7.338          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[13],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[0]
reg                 x013y034z3          0.143    r     7.481          net: u_sd_card_bmp/bmp_read_m0/total_pixels[31],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.481               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.403               

Slack               : 2.446ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.438ns (cell 6.288ns (84%), net 1.150ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          1.268    r     5.877       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[1]
net (fo=1)                              0.150          6.027          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[1]
ADDER               x014y032z3          0.715    f     6.742       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000          6.742          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.453    f     7.195       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fx[1]
net (fo=1)                              0.100          7.295          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.mi[1]
reg                 x014y033z1          0.143    r     7.438          net: u_sd_card_bmp/bmp_read_m0/total_pixels[28],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.438               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[28]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.446               

Slack               : 2.469ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.415ns (cell 6.165ns (83%), net 1.250ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( ADDER=4  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          0.947    r     5.556       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fco
net (fo=1)                              0.000          5.556          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_299,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fci
ADDER               x015y033z2          0.453    f     6.009       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_382.fx[1]
net (fo=1)                              0.150          6.159          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[10],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.e[1]
ADDER               x014y033z2          0.715    f     6.874       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fco
net (fo=1)                              0.000          6.874          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_376,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.fci
ADDER               x014y033z3          0.198    r     7.072       5  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_387.f[0]
net (fo=1)                              0.200          7.272          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[11],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.mi[1]
reg                 x013y034z3          0.143    r     7.415          net: u_sd_card_bmp/bmp_read_m0/total_pixels[29],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.415               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[29]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.469               

Slack               : 2.485ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.399ns (cell 6.099ns (82%), net 1.300ns (18%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          1.268    r     5.877       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[1]
net (fo=1)                              0.150          6.027          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[1]
ADDER               x014y032z3          0.715    f     6.742       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000          6.742          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.264    r     7.006       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.f[1]
net (fo=1)                              0.250          7.256          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[9],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.mi[0]
reg                 x013y035z2          0.143    r     7.399          net: u_sd_card_bmp/bmp_read_m0/total_pixels[27],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[26]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.485               

Slack               : 2.562ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.322ns (cell 6.122ns (83%), net 1.200ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y034z3          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.q[1]
net (fo=1)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/height[18],  ../../import/bmp_read.v(39)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.b[0]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER               x015y032z2          1.102    f     5.711       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.150          5.861          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER               x014y032z2          0.715    f     6.576       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fco
net (fo=1)                              0.000          6.576          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_368,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fci
ADDER               x014y032z3          0.453    f     7.029       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fx[1]
net (fo=1)                              0.150          7.179          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24]_syn_4.mi[0]
reg                 x014y033z0          0.143    r     7.322          net: u_sd_card_bmp/bmp_read_m0/total_pixels[24],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[24]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.562               

Slack               : 2.651ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[19]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.233ns (cell 6.033ns (83%), net 1.200ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y031z2          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/width_reg[20]_syn_3.q[0]
net (fo=3)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/width[20],  ../../import/bmp_read.v(38)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.a[2]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_201.p[3]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_6,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.a[0]
ADDER               x015y032z3          1.268    r     5.877       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_381.fx[1]
net (fo=1)                              0.150          6.027          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[6],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.e[1]
ADDER               x014y032z3          0.715    f     6.742       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fco
net (fo=1)                              0.000          6.742          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_372,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.fci
ADDER               x014y033z2          0.198    r     6.940       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_386.f[0]
net (fo=1)                              0.150          7.090          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[7],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[19]_syn_4.mi[0]
reg                 x013y033z3          0.143    r     7.233          net: u_sd_card_bmp/bmp_read_m0/total_pixels[25],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.233               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[19]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.651               

Slack               : 2.678ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.206ns (cell 6.056ns (84%), net 1.150ns (16%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y034z3          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.q[1]
net (fo=1)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/height[18],  ../../import/bmp_read.v(39)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.b[0]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER               x015y032z2          1.102    f     5.711       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.150          5.861          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER               x014y032z2          0.715    f     6.576       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fco
net (fo=1)                              0.000          6.576          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_368,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fci
ADDER               x014y032z3          0.387    f     6.963       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fx[0]
net (fo=1)                              0.100          7.063          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[4],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.mi[0]
reg                 x014y032z0          0.143    r     7.206          net: u_sd_card_bmp/bmp_read_m0/total_pixels[22],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.206               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[20]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.678               

Slack               : 2.801ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/total_pixels_reg[21]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 7.083ns (cell 5.933ns (83%), net 1.150ns (17%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( ADDER=3  MULT18=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y034z3          0.146    r     0.146          pin: u_sd_card_bmp/bmp_read_m0/height_reg[18]_syn_3.q[1]
net (fo=1)                              0.500          0.646          net: u_sd_card_bmp/bmp_read_m0/height[18],  ../../import/bmp_read.v(39)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.b[0]
MULT18              x016y027            3.563    f     4.209       1  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_202.p[0]
net (fo=1)                              0.400          4.609          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_102,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.e[0]
ADDER               x015y032z2          1.102    f     5.711       2  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_380.fx[1]
net (fo=1)                              0.150          5.861          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_205[2],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.e[1]
ADDER               x014y032z2          0.715    f     6.576       3  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_384.fco
net (fo=1)                              0.000          6.576          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_368,  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.fci
ADDER               x014y032z3          0.264    r     6.840       4  pin: u_sd_card_bmp/bmp_read_m0/mult0_syn_385.f[1]
net (fo=1)                              0.100          6.940          net: u_sd_card_bmp/bmp_read_m0/mult0_syn_220[5],  ../../import/bmp_read.v(137)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[21]_syn_3.mi[0]
reg                 x014y032z1          0.143    r     7.083          net: u_sd_card_bmp/bmp_read_m0/total_pixels[23],  ../../import/bmp_read.v(46)
--------------------------------------------------------------------  ---------------
Arrival                                                7.083               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/total_pixels_reg[21]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.801               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.100          0.228          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr
reg                 x022y041z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr
reg                 x022y042z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr
reg                 x022y042z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.059ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u_frame_rw/write_buf/wr_addr[7],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr
reg                 x023y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr
reg                 x022y043z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x021y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x021y042z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.sr
reg                 x022y043z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.250          0.378          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.sr
reg                 x022y044z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     3.483ns
Fmax           :     287.109MHz

Statistics:
Max            : SWNS     49.268ns, STNS      0.000ns,         0 Viol Endpoints,       803 Total Endpoints,      1682 Paths Analyzed
Min            : HWNS     -0.111ns, HTNS     -1.328ns,        48 Viol Endpoints,       804 Total Endpoints,      1739 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 49.268ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : recovery
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.432ns (cell 0.232ns (53%), net 0.200ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.146    r     0.146          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.200          0.346          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.sr
reg                 x006y067z0          0.086    r     0.432               
--------------------------------------------------------------------  ---------------
Arrival                                                0.432               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         49.700               
clock uncertainty                       0.000         49.700               
clock pessimism                         0.000         49.700               
--------------------------------------------------------------------  ---------------
Required                                              49.700               
--------------------------------------------------------------------  ---------------
Slack                                                 49.268               

Slack               : 49.395ns
Begin Point         : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z0          0.146    r     0.146          pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.q[0]
net (fo=2)                              0.200          0.346          net: debug_hub_top/U_tap/ctrl_flag,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.mi[0]
reg                 x006y067z0          0.143    r     0.489          net: debug_hub_top/U_tap/ctrl_flag_r,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/ctrl_flag_r_reg_syn_5.clk
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         49.884               
clock uncertainty                       0.000         49.884               
clock pessimism                         0.000         49.884               
--------------------------------------------------------------------  ---------------
Required                                              49.884               
--------------------------------------------------------------------  ---------------
Slack                                                 49.395               

Slack               : 96.517ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.367ns (cell 0.817ns (24%), net 2.550ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y067z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x011y067z1          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.200          0.747          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[0]
LUT3                x010y068z1          0.333    f     1.080       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.200          3.280          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.ce
reg                 x037y053z2          0.087    r     3.367               
--------------------------------------------------------------------  ---------------
Arrival                                                3.367               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.517               

Slack               : 96.517ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.367ns (cell 0.817ns (24%), net 2.550ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y067z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x011y067z1          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.200          0.747          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[0]
LUT3                x010y068z1          0.333    f     1.080       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.200          3.280          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.ce
reg                 x037y053z3          0.087    r     3.367               
--------------------------------------------------------------------  ---------------
Arrival                                                3.367               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.517               

Slack               : 96.648ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[10]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.236ns (cell 0.786ns (24%), net 2.450ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y069z3          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[1]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.d[0]
LUT2                x013y069z1          0.205    r     0.601       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.250          0.851          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     1.199       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             1.950          3.149          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[10]_syn_4.ce
reg                 x037y057z1          0.087    r     3.236               
--------------------------------------------------------------------  ---------------
Arrival                                                3.236               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[10]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.648               

Slack               : 96.667ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[6]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.217ns (cell 0.817ns (25%), net 2.400ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y067z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x011y067z1          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.200          0.747          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[0]
LUT3                x010y068z1          0.333    f     1.080       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.050          3.130          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[6]_syn_4.ce
reg                 x038y057z2          0.087    r     3.217               
--------------------------------------------------------------------  ---------------
Arrival                                                3.217               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[6]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.667               

Slack               : 96.667ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.217ns (cell 0.817ns (25%), net 2.400ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y067z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x011y067z1          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.200          0.747          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[0]
LUT3                x010y068z1          0.333    f     1.080       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.050          3.130          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce
reg                 x034y053z1          0.087    r     3.217               
--------------------------------------------------------------------  ---------------
Arrival                                                3.217               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.667               

Slack               : 96.698ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[8]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.186ns (cell 0.786ns (24%), net 2.400ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT2=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y069z3          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[1]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.d[0]
LUT2                x013y069z1          0.205    r     0.601       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.250          0.851          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.c[1]
LUT5                x011y068z3          0.348    f     1.199       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             1.900          3.099          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[8]_syn_4.ce
reg                 x036y057z2          0.087    r     3.186               
--------------------------------------------------------------------  ---------------
Arrival                                                3.186               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[8]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.698               

Slack               : 96.717ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.167ns (cell 0.817ns (25%), net 2.350ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y067z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x011y067z1          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.200          0.747          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[0]
LUT3                x010y068z1          0.333    f     1.080       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.000          3.080          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.ce
reg                 x035y055z2          0.087    r     3.167               
--------------------------------------------------------------------  ---------------
Arrival                                                3.167               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.717               

Slack               : 96.717ns
Begin Point         : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[8]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 100.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.167ns (cell 0.817ns (25%), net 2.350ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y067z1          0.146    r     0.146          pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.q[0]
net (fo=4)                              0.150          0.296          net: debug_hub_top/U_0_register/ctrl_sel_cnt[2],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.c[1]
LUT4                x011y067z1          0.251    r     0.547       1  pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.f[1]
net (fo=3)                              0.200          0.747          net: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[0]_syn_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[0]
LUT3                x010y068z1          0.333    f     1.080       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.000          3.080          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[8]_syn_4.ce
reg                 x037y057z0          0.087    r     3.167               
--------------------------------------------------------------------  ---------------
Arrival                                                3.167               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[8]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 96.717               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/update_0_d1_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.sr
reg                 x007y068z0          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.sr
reg                 x011y067z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_r_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.111ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/stat_sync_reg[0]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.100          0.228          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[0]_syn_4.sr
reg                 x007y068z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sync_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.111               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.sr
reg                 x011y068z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_12.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 46
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y067z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_12.q[0]
net (fo=46)                             0.150          0.278          net: debug_hub_top/U_0_register/rst,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_3.sr
reg                 x021y067z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_stat/bus_data_r_aclk_reg[16]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[1]_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[1]_syn_7.sr
reg                 x010y067z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[1]_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_10.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 28
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y067z0          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_10.q[0]
net (fo=28)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.sr
reg                 x010y067z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sel_cnt_reg[2]_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[60]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 96
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y063z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_7.q[0]
net (fo=96)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[60]_syn_3.sr
reg                 x019y063z1          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[60]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_9.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 37
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x013y063z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_9.q[0]
net (fo=37)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.sr
reg                 x013y062z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[61]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               

Slack               : -0.061ns
Begin Point         : debug_hub_top/U_tap/rst_reg_syn_11.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[2]_syn_4.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 16
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x007y068z1          0.128    f     0.128          pin: debug_hub_top/U_tap/rst_reg_syn_11.q[0]
net (fo=16)                             0.150          0.278          net: debug_hub_top/U_0_register/rst_dup_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[2]_syn_4.sr
reg                 x007y069z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.100          0.400               
clock pessimism                         0.000          0.400               
--------------------------------------------------------------------  ---------------
Required                                               0.400               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.061               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> video_clk
Type           :     Self
From Clock     :     video_clk
To Clock       :     video_clk
Min Period     :     4.747ns
Fmax           :     210.659MHz

Statistics:
Max            : SWNS     35.253ns, STNS      0.000ns,         0 Viol Endpoints,       356 Total Endpoints,      1147 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,       356 Total Endpoints,      1147 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 35.253ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.631ns (cell 2.881ns (62%), net 1.750ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=4  LUT2=2  LUT5=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y054z1          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.q[0]
net (fo=6)                              0.450          0.596          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.a[0]
LUT5                x025y058z2          0.424    f     1.020       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.f[0]
net (fo=8)                              0.150          1.170          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[4]_syn_4.a[0]
LUT4                x025y059z0          0.408    f     1.578       2  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[4]_syn_4.f[0]
net (fo=1)                              0.250          1.828          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.a[0]
LUT4                x023y058z3          0.424    f     2.252       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.f[0]
net (fo=2)                              0.250          2.502          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_18,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT2                x026y058z1          0.408    f     2.910       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=3)                              0.150          3.060          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_20,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.b[0]
LUT4                x025y058z0          0.333    f     3.393       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.250          3.643          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.a[0]
LUT4                x023y059z3          0.424    f     4.067       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[0]
net (fo=2)                              0.250          4.317          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.d[0]
LUT2 (reg)          x025y060z1          0.314    r     4.631       7  net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.631               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.253               

Slack               : 35.296ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.588ns (cell 2.938ns (64%), net 1.650ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=4  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x028y054z1          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0]_syn_3.q[0]
net (fo=6)                              0.450          0.596          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.a[0]
LUT5                x025y058z2          0.424    f     1.020       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_d_reg[3]_syn_4.f[0]
net (fo=8)                              0.150          1.170          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[4]_syn_4.a[0]
LUT4                x025y059z0          0.408    f     1.578       2  pin: auto_created_cwc1/wrapper_cwc_top/U_cwc/bus_control_reg[4]_syn_4.f[0]
net (fo=1)                              0.250          1.828          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16,  NOFILE(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.a[0]
LUT4                x023y058z3          0.424    f     2.252       3  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d7_reg[1]_syn_4.f[0]
net (fo=2)                              0.250          2.502          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_18,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a[1]
LUT2                x026y058z1          0.408    f     2.910       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.f[1]
net (fo=3)                              0.150          3.060          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_20,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.b[0]
LUT4                x025y058z0          0.333    f     3.393       5  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_reg[2]_syn_4.f[0]
net (fo=2)                              0.250          3.643          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.a[0]
LUT4                x023y059z3          0.424    f     4.067       6  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_32.f[0]
net (fo=2)                              0.150          4.217          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.d[1]
LUT3 (reg)          x022y059z2          0.371    r     4.588       7  net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.588               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.296               

Slack               : 35.718ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[1]
net (fo=2)                              0.550          3.795          net: frame_read_data[27],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[0]
LUT3 (reg)          x025y053z3          0.371    r     4.166       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[3],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.718               

Slack               : 35.718ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[0]
net (fo=2)                              0.550          3.795          net: frame_read_data[26],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.d[1]
LUT3 (reg)          x025y053z3          0.371    r     4.166       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[2],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[18]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.718               

Slack               : 35.718ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[22]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[2]
net (fo=2)                              0.550          3.795          net: frame_read_data[28],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[22]_syn_4.d[0]
LUT3 (reg)          x025y053z2          0.371    r     4.166       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[4],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[22]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.718               

Slack               : 35.718ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[22]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[4]
net (fo=2)                              0.550          3.795          net: frame_read_data[30],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[22]_syn_4.d[1]
LUT3 (reg)          x025y053z2          0.371    r     4.166       1  net: u_hdmi_tx/Inst_DVITransmitter/RED_I[6],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(16)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[22]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.718               

Slack               : 35.725ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.159ns (cell 3.559ns (85%), net 0.600ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[2]
net (fo=2)                              0.600          3.845          net: frame_read_data[19],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[0]
LUT3 (reg)          x027y052z1          0.314    r     4.159       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[3],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                                4.159               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.725               

Slack               : 35.725ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.159ns (cell 3.559ns (85%), net 0.600ns (15%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[1]
net (fo=2)                              0.600          3.845          net: frame_read_data[18],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.d[1]
LUT3 (reg)          x027y052z1          0.314    r     4.159       1  net: u_hdmi_tx/Inst_DVITransmitter/GREEN_I[2],  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(17)
--------------------------------------------------------------------  ---------------
Arrival                                                4.159               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/vout_data_r_reg[10]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.725               

Slack               : 35.746ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.138ns (cell 2.438ns (58%), net 1.700ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y057z0          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.300          0.446          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.d[0]
LUT2                x028y060z3          0.262    r     0.708       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.f[0]
net (fo=8)                              0.250          0.958          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[21]_syn_4.c[0]
LUT2                x029y062z2          0.348    f     1.306       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[21]_syn_4.f[0]
net (fo=4)                              0.150          1.456          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.a[1]
LUT5                x029y061z1          0.618    f     2.074       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.fx[0]
net (fo=1)                              0.200          2.274          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_13,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.d[1]
LUT2                x028y062z0          0.205    r     2.479       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.f[1]
net (fo=5)                              0.250          2.729          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_15,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_4.b[0]
LUT3                x028y059z0          0.333    f     3.062       5  pin: debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_4.f[0]
net (fo=9)                              0.550          3.612          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[0]
LUT4 (reg)          x033y055z0          0.526    f     4.138       6  net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.138               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.746               

Slack               : 35.746ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { video_clk rising@40.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.138ns (cell 2.438ns (58%), net 1.700ns (42%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y057z0          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[3]_syn_4.q[0]
net (fo=3)                              0.300          0.446          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../import/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.d[0]
LUT2                x028y060z3          0.262    r     0.708       1  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.f[0]
net (fo=8)                              0.250          0.958          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_4,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[21]_syn_4.c[0]
LUT2                x029y062z2          0.348    f     1.306       2  pin: debug_hub_top/U_0_register/ip_ctrl_reg[21]_syn_4.f[0]
net (fo=4)                              0.150          1.456          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_6,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.a[1]
LUT5                x029y061z1          0.618    f     2.074       3  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_40.fx[0]
net (fo=1)                              0.200          2.274          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_13,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.d[1]
LUT2                x028y062z0          0.205    r     2.479       4  pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_34.f[1]
net (fo=5)                              0.250          2.729          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_b1[4]_syn_15,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_4.b[0]
LUT3                x028y059z0          0.333    f     3.062       5  pin: debug_hub_top/U_0_register/ctrl_shift_reg[21]_syn_4.f[0]
net (fo=9)                              0.550          3.612          net: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_b1[8]_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.a[1]
LUT4 (reg)          x033y055z0          0.526    f     4.138       6  net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                4.138               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 35.746               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.100          0.228          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr
reg                 x021y050z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.sr
ADDER (reg)         x022y050z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.sr
reg                 x023y049z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.sr
reg                 x019y051z3          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.189ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.sr
reg                 x022y053z2          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr
reg                 x021y054z1          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.sr
reg                 x023y053z1          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.sr
reg                 x022y054z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.sr
reg                 x022y054z3          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr
reg                 x021y055z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.830ns
Fmax           :     146.413MHz

Statistics:
Max            : SWNS      1.170ns, STNS      0.000ns,         0 Viol Endpoints,       205 Total Endpoints,       763 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,       205 Total Endpoints,       763 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.170ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.714ns (cell 1.814ns (27%), net 4.900ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.350          6.571          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.mi[0]
reg                 x039y053z2          0.143    r     6.714          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_11,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.714               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_54.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.170               

Slack               : 1.370ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.514ns (cell 1.814ns (27%), net 4.700ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.150          6.371          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.mi[0]
reg                 x039y011z1          0.143    r     6.514          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.370               

Slack               : 1.370ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.514ns (cell 1.814ns (27%), net 4.700ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.150          6.371          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.mi[0]
reg                 x001y055z0          0.143    r     6.514          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_13,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.514               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_5d_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.370               

Slack               : 1.420ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_37.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.464ns (cell 1.814ns (28%), net 4.650ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.100          6.321          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_37.mi[1]
reg                 x001y006z2          0.143    r     6.464          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_20,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.464               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_37.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.420               

Slack               : 1.470ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.414ns (cell 1.814ns (28%), net 4.600ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.050          6.271          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.mi[0]
reg                 x039y047z2          0.143    r     6.414          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_12,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.414               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.470               

Slack               : 1.520ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.364ns (cell 1.814ns (28%), net 4.550ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             2.000          6.221          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.mi[0]
reg                 x039y014z2          0.143    r     6.364          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_8,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.520               

Slack               : 1.620ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.264ns (cell 1.814ns (28%), net 4.450ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             1.900          6.121          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.mi[0]
reg                 x039y044z0          0.143    r     6.264          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_14,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.264               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.620               

Slack               : 1.783ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_46.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.156ns (cell 1.206ns (19%), net 4.950ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             1.800          5.201          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u_hdmi_video_delay/hs_d_reg[12]_syn_4.d[0]
LUT3                x034y048z0          0.205    r     5.406       3  pin: u_hdmi_video_delay/hs_d_reg[12]_syn_4.f[0]
net (fo=16)                             0.750          6.156          net: u7_rx_fifo/wr_sreset_dup_109,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/sdram_syn_46.do[0]
PAD (reg)           x040y041            0.000    f     6.156          net: dm1,  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.156               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_46.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.783               

Slack               : 1.820ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.064ns (cell 1.814ns (29%), net 4.250ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=1  LUT3=1 )
Max Fanout          : 20
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             1.850          2.627          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.a[0]
LUT5                x015y026z2          0.424    f     3.051       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_12.f[0]
net (fo=5)                              0.300          3.351          net: soft_reset_cnt_b_n_dup_8,  NOFILE(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.d[0]
LUT3                x015y030z3          0.262    r     3.613       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_en_sft_reg[6]_syn_5.f[0]
net (fo=20)                             0.200          3.813          net: u7_rx_fifo/wr_sreset_dup_113,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.a[0]
LUT4                x017y030z1          0.408    f     4.221       4  pin: u_sdram/u2_ram/u1_init_ref/ad_reg[1]_syn_9.f[0]
net (fo=12)                             1.700          5.921          net: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.mi[0]
reg                 x039y020z0          0.143    r     6.064          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_16,  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.064               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.820               

Slack               : 1.862ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.022ns (cell 1.372ns (22%), net 4.650ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r     0.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200          0.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f     0.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200          2.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f     3.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250          5.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3 (reg)          x034y057z2          0.371    r     6.022       3  net: u4_trimac_block/reset_reg2[0],  ../../import/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                6.022               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.862               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x022y049z0          0.095    f     0.354          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x022y049z0          0.095    f     0.354          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y057z0          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x022y057z0          0.095    f     0.354          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z3          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x021y045z0          0.095    f     0.354          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x021y045z0          0.095    f     0.354          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_writer/state_reg[2]_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y044z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.mi[0]
reg                 x023y043z1          0.095    f     0.354          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y035z2          0.109    f     0.109          pin: u6_tx_fifo/wr_frame_in_fifo_reg1_syn_5.q[0]
net (fo=2)                              0.200          0.309          net: u6_tx_fifo/wr_frame_in_fifo,  ../../import/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.mi[0]
reg                 x001y037z2          0.095    f     0.404          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../import/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x022y057z1          0.095    f     0.404          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y044z1          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y045z2          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> video_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     video_clk
Min Period     :     33.245ns
Fmax           :     30.080MHz

Statistics:
Max            : SWNS      1.351ns, STNS      0.000ns,         0 Viol Endpoints,       175 Total Endpoints,       511 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,       175 Total Endpoints,       511 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.351ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/video_active_d0_reg_syn_5.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.349ns (cell 1.349ns (21%), net 5.000ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.350         38.263          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/video_active_d0_reg_syn_5.sr
reg                 x037y059z0          0.086    r    38.349               
--------------------------------------------------------------------  ---------------
Arrival                                               38.349               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/video_active_d0_reg_syn_5.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.351               

Slack               : 1.401ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/v_active_reg_syn_32.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.299ns (cell 1.349ns (21%), net 4.950ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.300         38.213          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/v_active_reg_syn_32.sr
reg                 x038y057z0          0.086    r    38.299               
--------------------------------------------------------------------  ---------------
Arrival                                               38.299               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/v_active_reg_syn_32.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.401               

Slack               : 1.401ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/h_cnt_reg[5]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.299ns (cell 1.349ns (21%), net 4.950ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.300         38.213          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_cnt_reg[5]_syn_4.sr
reg                 x038y057z1          0.086    r    38.299               
--------------------------------------------------------------------  ---------------
Arrival                                               38.299               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_cnt_reg[5]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.401               

Slack               : 1.501ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/video_de_d0_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.199ns (cell 1.349ns (21%), net 4.850ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.200         38.113          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/video_de_d0_reg_syn_4.sr
reg                 x035y058z3          0.086    r    38.199               
--------------------------------------------------------------------  ---------------
Arrival                                               38.199               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/video_de_d0_reg_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.501               

Slack               : 1.501ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/hs_reg_reg_syn_10.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.199ns (cell 1.349ns (21%), net 4.850ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.200         38.113          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/hs_reg_reg_syn_10.sr
reg                 x036y057z0          0.086    r    38.199               
--------------------------------------------------------------------  ---------------
Arrival                                               38.199               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/hs_reg_reg_syn_10.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.501               

Slack               : 1.507ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]_syn_4.d[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.377ns (cell 1.577ns (24%), net 4.800ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT3=2 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.150         38.063          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]_syn_4.d[0]
LUT3 (reg)          x034y056z1          0.314    r    38.377       4  net: u_hdmi_video_timing/de,  ../../import/video_timing_data.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               38.377               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.507               

Slack               : 1.551ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_27.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.149ns (cell 1.349ns (21%), net 4.800ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.250         37.651          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.d[0]
LUT3                x034y057z2          0.262    r    37.913       3  pin: u4_trimac_block/reset_reg2_reg[0]_syn_4.f[0]
net (fo=26)                             0.150         38.063          net: u7_rx_fifo/wr_sreset_dup_112,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_27.sr
reg                 x035y057z2          0.086    r    38.149               
--------------------------------------------------------------------  ---------------
Arrival                                               38.149               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_27.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.551               

Slack               : 1.558ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_25.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.142ns (cell 1.292ns (21%), net 4.850ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.050         37.451          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.d[0]
LUT3                x034y053z1          0.205    r    37.656       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.f[0]
net (fo=17)                             0.400         38.056          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_25.sr
reg                 x037y056z1          0.086    r    38.142               
--------------------------------------------------------------------  ---------------
Arrival                                               38.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_25.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.558               

Slack               : 1.558ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_27.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.142ns (cell 1.292ns (21%), net 4.850ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.050         37.451          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.d[0]
LUT3                x034y053z1          0.205    r    37.656       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.f[0]
net (fo=17)                             0.400         38.056          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_27.sr
reg                 x037y056z2          0.086    r    38.142               
--------------------------------------------------------------------  ---------------
Arrival                                               38.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_active_reg_syn_27.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.558               

Slack               : 1.558ns
Begin Point         : soft_reset_cnt_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/color_bar_m0/h_cnt_reg[11]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.142ns (cell 1.292ns (21%), net 4.850ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT3=1 )
Max Fanout          : 30
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: soft_reset_cnt_reg[0]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y003z0          0.146    r    32.146          pin: soft_reset_cnt_reg[0]_syn_4.q[0]
net (fo=16)                             0.200         32.346          net: soft_reset_cnt[1],  ../../import/UDP_Example_Top.v(217)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.b[1]
LUT5                x004y002z2          0.431    f    32.777       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_4.f[1]
net (fo=17)                             2.200         34.977          net: u_sdram/u2_ram/u1_init_ref/we_reg_syn_5,  ../../import/sdr_init_ref.enc.v(0)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.a[0]
LUT5                x019y029z2          0.424    f    35.401       2  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_4d_reg[16]_syn_9.f[0]
net (fo=30)                             2.050         37.451          net: soft_reset_cnt_b_n_dup_5,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.d[0]
LUT3                x034y053z1          0.205    r    37.656       3  pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.f[0]
net (fo=17)                             0.400         38.056          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_cnt_reg[11]_syn_4.sr
ADDER (reg)         x037y056z0          0.086    r    38.142               
--------------------------------------------------------------------  ---------------
Arrival                                               38.142               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/color_bar_m0/h_cnt_reg[11]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.558               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.100          0.228          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr
reg                 x021y050z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.sr
ADDER (reg)         x022y050z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.sr
reg                 x023y049z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.sr
reg                 x019y051z3          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.189ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.sr
reg                 x022y053z2          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr
reg                 x021y054z1          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.sr
reg                 x023y053z1          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.sr
reg                 x022y054z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.sr
reg                 x022y054z3          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr
reg                 x021y055z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     4.282ns
Fmax           :     233.536MHz

Statistics:
Max            : SWNS      3.718ns, STNS      0.000ns,         0 Viol Endpoints,        97 Total Endpoints,       154 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,        97 Total Endpoints,       154 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.718ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[26]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[1]
net (fo=2)                              0.550          3.795          net: frame_read_data[27],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[26]_syn_4.d[0]
LUT3 (reg)          x026y052z2          0.371    r     4.166       1  net: u_udp_simple_send/read_data_buf[27],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[26]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.718               

Slack               : 3.718ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[26]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.166ns (cell 3.616ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[0]
net (fo=2)                              0.550          3.795          net: frame_read_data[26],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[26]_syn_4.d[1]
LUT3 (reg)          x026y052z2          0.371    r     4.166       1  net: u_udp_simple_send/read_data_buf[26],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.166               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[26]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.718               

Slack               : 3.768ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[28]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.116ns (cell 3.616ns (87%), net 0.500ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[4]
net (fo=2)                              0.500          3.745          net: frame_read_data[30],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[28]_syn_4.d[0]
LUT3 (reg)          x025y052z3          0.371    r     4.116       1  net: u_udp_simple_send/read_data_buf[30],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.116               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[28]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.768               

Slack               : 3.768ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[28]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.116ns (cell 3.616ns (87%), net 0.500ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[2]
net (fo=2)                              0.500          3.745          net: frame_read_data[28],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[28]_syn_4.d[1]
LUT3 (reg)          x025y052z3          0.371    r     4.116       1  net: u_udp_simple_send/read_data_buf[28],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.116               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[28]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.768               

Slack               : 3.775ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.109ns (cell 3.559ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[5]
net (fo=2)                              0.550          3.795          net: frame_read_data[31],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[0]
LUT3 (reg)          x027y051z1          0.314    r     4.109       1  net: u_udp_simple_send/read_data_buf[31],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.109               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.775               

Slack               : 3.775ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.109ns (cell 3.559ns (86%), net 0.550ns (14%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_26.dob[3]
net (fo=2)                              0.550          3.795          net: frame_read_data[29],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.d[1]
LUT3 (reg)          x027y051z1          0.314    r     4.109       1  net: u_udp_simple_send/read_data_buf[29],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.109               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[29]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.775               

Slack               : 3.818ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.066ns (cell 3.616ns (88%), net 0.450ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[5]
net (fo=2)                              0.450          3.695          net: frame_read_data[22],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[0]
LUT3 (reg)          x026y050z3          0.371    r     4.066       1  net: u_udp_simple_send/read_data_buf[22],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.818               

Slack               : 3.818ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.066ns (cell 3.616ns (88%), net 0.450ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[4]
net (fo=2)                              0.450          3.695          net: frame_read_data[21],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.d[1]
LUT3 (reg)          x026y050z3          0.371    r     4.066       1  net: u_udp_simple_send/read_data_buf[21],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.066               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[21]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.818               

Slack               : 3.825ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[17]_syn_4.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.059ns (cell 3.559ns (87%), net 0.500ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[1]
net (fo=2)                              0.500          3.745          net: frame_read_data[18],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[17]_syn_4.d[0]
LUT3 (reg)          x027y050z0          0.314    r     4.059       1  net: u_udp_simple_send/read_data_buf[18],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.059               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[17]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.825               

Slack               : 3.825ns
Begin Point         : u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_udp_simple_send/read_data_buf_reg[17]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 4.059ns (cell 3.559ns (87%), net 0.500ns (13%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)         x024y045            3.245    f     3.245          pin: u_frame_rw/read_buf/ram_inst/ramread0_syn_7.dob[0]
net (fo=2)                              0.500          3.745          net: frame_read_data[17],  ../../import/UDP_Example_Top.v(369)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[17]_syn_4.d[1]
LUT3 (reg)          x027y050z0          0.314    r     4.059       1  net: u_udp_simple_send/read_data_buf[17],  ../../import/udp_simple_send.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                4.059               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_data_buf_reg[17]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  3.825               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.100          0.228          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.sr
reg                 x021y050z3          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.150          0.278          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.sr
ADDER (reg)         x022y050z0          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.sr
reg                 x023y049z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.139ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.250          0.378          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.sr
reg                 x019y051z3          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.189ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.sr
reg                 x022y053z2          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.189ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.189ns (38%), net 0.300ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.300          0.428          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.sr
reg                 x021y054z1          0.061    f     0.489               
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.189               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.sr
reg                 x023y053z1          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.sr
reg                 x022y054z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.sr
reg                 x022y054z3          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               

Slack               : 0.239ns
Begin Point         : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.189ns (35%), net 0.350ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 27
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y050z2          0.128    f     0.128          pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.q[1]
net (fo=27)                             0.350          0.478          net: u_frame_rw/read_buf/ram_inst/rstb,  ../../import/afifo_32_16_256.v(383)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.sr
reg                 x021y055z2          0.061    f     0.539               
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.239               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> sd_card_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     sd_card_clk
Min Period     :     16.195ns
Fmax           :     61.747MHz

Statistics:
Max            : SWNS     -1.239ns, STNS     -7.915ns,        11 Viol Endpoints,        82 Total Endpoints,       237 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,        82 Total Endpoints,       237 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.239ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.989ns (cell 2.039ns (68%), net 0.950ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.500         10.989          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f    10.989               
--------------------------------------------------------------------  ---------------
Arrival                                               10.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.750               
clock uncertainty                       0.000          9.750               
clock pessimism                         0.000          9.750               
--------------------------------------------------------------------  ---------------
Required                                               9.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.239               

Slack               : -0.989ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.739ns (cell 2.039ns (74%), net 0.700ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.250         10.739          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f    10.739               
--------------------------------------------------------------------  ---------------
Arrival                                               10.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          9.750               
clock uncertainty                       0.000          9.750               
clock pessimism                         0.000          9.750               
--------------------------------------------------------------------  ---------------
Required                                               9.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.989               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         10.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.087    r    10.776               
--------------------------------------------------------------------  ---------------
Arrival                                               10.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         10.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce
reg                 x022y044z1          0.087    r    10.776               
--------------------------------------------------------------------  ---------------
Arrival                                               10.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         10.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.087    r    10.776               
--------------------------------------------------------------------  ---------------
Arrival                                               10.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         10.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce
reg                 x021y043z1          0.087    r    10.776               
--------------------------------------------------------------------  ---------------
Arrival                                               10.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.842ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.726ns (cell 2.126ns (77%), net 0.600ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.150         10.639          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.087    r    10.726               
--------------------------------------------------------------------  ---------------
Arrival                                               10.726               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.842               

Slack               : -0.842ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.726ns (cell 2.126ns (77%), net 0.600ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150          8.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f     9.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000          9.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f     9.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000          9.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f     9.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000          9.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f     9.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200          9.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r     9.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         10.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    10.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.150         10.639          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.087    r    10.726               
--------------------------------------------------------------------  ---------------
Arrival                                               10.726               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.842               

Slack               : -0.179ns
Begin Point         : u_key_mode_ctrl/img_mode_reg_syn_30.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.063ns (cell 1.263ns (61%), net 0.800ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_key_mode_ctrl/img_mode_reg_syn_30.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y039z1          0.146    r     8.146          pin: u_key_mode_ctrl/img_mode_reg_syn_30.q[1]
net (fo=2)                              0.350          8.496          net: img_mode_dup_60,  ../../import/UDP_Example_Top.v(110)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.b[0]
LUT3                x021y039z3          0.431    f     8.927       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.250          9.177          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.b[1]
LUT5                x020y037z0          0.543    f     9.720       2  pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.fx[0]
net (fo=4)                              0.200          9.920          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[3],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.mi[1]
reg                 x020y035z1          0.143    r    10.063          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_dup_12,  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                               10.063               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.179               

Slack               : -0.177ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 2.061ns (cell 1.661ns (80%), net 0.400ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y043z3          0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.q[0]
net (fo=5)                              0.150          8.296          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[7],  ../../import/afifo_16_32_256.v(265)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.b[0]
LUT3                x021y042z3          0.431    f     8.727       1  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.f[0]
net (fo=3)                              0.100          8.827          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.a[1]
LUT5                x021y042z1          0.618    f     9.445       2  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.fx[0]
net (fo=1)                              0.150          9.595          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1]
LUT2 (reg)          x022y042z2          0.466    f    10.061       3  net: u_frame_rw/write_buf/shift_rdaddr[0],  ../../import/afifo_16_32_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                               10.061               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.177               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.100          0.228          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr
reg                 x022y041z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr
reg                 x022y042z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr
reg                 x022y042z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.059ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u_frame_rw/write_buf/wr_addr[7],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr
reg                 x023y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr
reg                 x022y043z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x021y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x021y042z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.sr
reg                 x022y043z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.250          0.378          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.sr
reg                 x022y044z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     12.956ns
Fmax           :     77.184MHz

Statistics:
Max            : SWNS     -1.239ns, STNS     -7.657ns,         9 Viol Endpoints,        77 Total Endpoints,       210 Paths Analyzed
Min            : HWNS     -0.011ns, HTNS     -0.011ns,         1 Viol Endpoints,        77 Total Endpoints,       210 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.239ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.989ns (cell 2.039ns (68%), net 0.950ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.500         32.989          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.cea
EMB (reg)           x024y036            0.000    f    32.989               
--------------------------------------------------------------------  ---------------
Arrival                                               32.989               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         31.750               
clock uncertainty                       0.000         31.750               
clock pessimism                         0.000         31.750               
--------------------------------------------------------------------  ---------------
Required                                              31.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.239               

Slack               : -0.989ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.739ns (cell 2.039ns (74%), net 0.700ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.250         32.739          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.cea
EMB (reg)           x024y045            0.000    f    32.739               
--------------------------------------------------------------------  ---------------
Arrival                                               32.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250         31.750               
clock uncertainty                       0.000         31.750               
clock pessimism                         0.000         31.750               
--------------------------------------------------------------------  ---------------
Required                                              31.750               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.989               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         32.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.ce
reg                 x022y042z3          0.087    r    32.776               
--------------------------------------------------------------------  ---------------
Arrival                                               32.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         32.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.ce
reg                 x022y044z1          0.087    r    32.776               
--------------------------------------------------------------------  ---------------
Arrival                                               32.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         32.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.ce
reg                 x023y045z1          0.087    r    32.776               
--------------------------------------------------------------------  ---------------
Arrival                                               32.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.892ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.776ns (cell 2.126ns (76%), net 0.650ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.200         32.689          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.ce
reg                 x021y043z1          0.087    r    32.776               
--------------------------------------------------------------------  ---------------
Arrival                                               32.776               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.892               

Slack               : -0.842ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.726ns (cell 2.126ns (77%), net 0.600ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.150         32.639          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.ce
reg                 x023y042z1          0.087    r    32.726               
--------------------------------------------------------------------  ---------------
Arrival                                               32.726               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.842               

Slack               : -0.842ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.726ns (cell 2.126ns (77%), net 0.600ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  ADDER=2 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.150         30.296          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_64.a[0]
ADDER               x022y042z1          0.706    f    31.002       1  pin: u_frame_rw/write_buf/sub0_syn_64.fco
net (fo=1)                              0.000         31.002          net: u_frame_rw/write_buf/sub0_syn_42,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_67.fci
ADDER               x022y043z0          0.073    f    31.075          pin: u_frame_rw/write_buf/sub0_syn_67.fco
net (fo=1)                              0.000         31.075          net: u_frame_rw/write_buf/sub0_syn_44,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_70.fci
ADDER               x022y043z1          0.073    f    31.148          pin: u_frame_rw/write_buf/sub0_syn_70.fco
net (fo=1)                              0.000         31.148          net: u_frame_rw/write_buf/sub0_syn_46,  ../../import/afifo_16_32_256.v(148)
                                                                      pin: u_frame_rw/write_buf/sub0_syn_73.fci
ADDER               x022y044z0          0.355    f    31.503       2  pin: u_frame_rw/write_buf/sub0_syn_73.f[1]
net (fo=1)                              0.200         31.703          net: u_frame_rw/write_buf/wrusedw[8],  ../../import/afifo_16_32_256.v(36)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.d[1]
LUT5                x023y043z3          0.262    r    31.965       3  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[1]
net (fo=1)                              0.100         32.065          net: u_frame_rw/write_buf/wr_en_s_syn_2,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.a[0]
LUT5                x023y043z3          0.424    f    32.489       4  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[17]_syn_4.f[0]
net (fo=8)                              0.150         32.639          net: u_frame_rw/write_buf/wr_en_s,  ../../import/afifo_16_32_256.v(55)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.ce
reg                 x022y043z2          0.087    r    32.726               
--------------------------------------------------------------------  ---------------
Arrival                                               32.726               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.842               

Slack               : -0.177ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 2.061ns (cell 1.661ns (80%), net 0.400ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y043z3          0.146    r    30.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.q[0]
net (fo=5)                              0.150         30.296          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[7],  ../../import/afifo_16_32_256.v(265)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.b[0]
LUT3                x021y042z3          0.431    f    30.727       1  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.f[0]
net (fo=3)                              0.100         30.827          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.a[1]
LUT5                x021y042z1          0.618    f    31.445       2  pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.fx[0]
net (fo=1)                              0.150         31.595          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.c[1]
LUT2 (reg)          x022y042z2          0.466    f    32.061       3  net: u_frame_rw/write_buf/shift_rdaddr[0],  ../../import/afifo_16_32_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                               32.061               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.177               

Slack               : 0.233ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.d[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 1.651ns (cell 1.201ns (72%), net 0.450ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 11
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y042z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.q[0]
net (fo=11)                             0.100         30.246          net: u_frame_rw/write_buf/wr_addr[1],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.b[0]
LUT3                x023y042z1          0.333    f    30.579       1  pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.f[0]
net (fo=3)                              0.250         30.829          net: u_frame_rw/write_buf/add0_syn_30,  ../../import/afifo_16_32_256.v(120)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.a[0]
LUT4                x021y043z1          0.408    f    31.237       2  pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.f[0]
net (fo=1)                              0.100         31.337          net: u_frame_rw/write_buf/wr_addr_b1[6],  NOFILE(0)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.d[1]
LUT4 (reg)          x021y043z1          0.314    r    31.651       3  net: u_frame_rw/write_buf/wr_addr[8],  ../../import/afifo_16_32_256.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               31.651               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[8]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.233               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.011ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.289ns (cell 0.189ns (65%), net 0.100ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.100          0.228          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.sr
reg                 x022y041z1          0.061    f     0.289               
--------------------------------------------------------------------  ---------------
Arrival                                                0.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.011               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.sr
reg                 x022y042z3          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.039ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.339ns (cell 0.189ns (55%), net 0.150ns (45%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.150          0.278          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.sr
reg                 x022y042z2          0.061    f     0.339               
--------------------------------------------------------------------  ---------------
Arrival                                                0.339               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.039               

Slack               : 0.059ns
Begin Point         : u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.259ns (cell 0.109ns (42%), net 0.150ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_addr_reg[7]_syn_4.q[0]
net (fo=7)                              0.150          0.259          net: u_frame_rw/write_buf/wr_addr[7],  ../../import/afifo_16_32_256.v(53)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.addra[11]
EMB (reg)           x024y045            0.000    f     0.259       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.259               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.059               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.sr
reg                 x023y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.sr
reg                 x022y043z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.sr
reg                 x021y042z1          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.sr
reg                 x021y042z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.089ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.200          0.328          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.sr
reg                 x022y043z3          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 26
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y041z3          0.128    f     0.128          pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.q[1]
net (fo=26)                             0.250          0.378          net: u_frame_rw/write_buf/ram_inst/rsta,  ../../import/afifo_16_32_256.v(376)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.sr
reg                 x022y044z1          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_addr_reg[4]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk_5x -> video_clk_5x
Type           :     Self
From Clock     :     video_clk_5x
To Clock       :     video_clk_5x
Min Period     :     2.907ns
Fmax           :     343.997MHz

Statistics:
Max            : SWNS      5.093ns, STNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
Min            : HWNS      0.243ns, HTNS      0.000ns,         0 Viol Endpoints,        58 Total Endpoints,        87 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.093ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.846ns (cell 0.146ns (5%), net 2.700ns (95%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y050z0          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.q[1]
net (fo=1)                              2.700          2.846          net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)           x040y002            0.000    f     2.846          net: HDMI_D2_PHDMI_D2_P,  ../../import/UDP_Example_Top.v(36)
--------------------------------------------------------------------  ---------------
Arrival                                                2.846               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  5.093               

Slack               : 5.493ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D0_P_syn_2.do[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.446ns (cell 0.146ns (5%), net 2.300ns (95%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y049z3          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.q[0]
net (fo=1)                              2.300          2.446          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[0]
PAD (reg)           x040y008            0.000    f     2.446          net: HDMI_D0_PHDMI_D0_P,  ../../import/UDP_Example_Top.v(38)
--------------------------------------------------------------------  ---------------
Arrival                                                2.446               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  5.493               

Slack               : 5.643ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 2.296ns (cell 0.146ns (6%), net 2.150ns (94%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y044z3          0.146    r     0.146          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              2.150          2.296          net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)           x040y005            0.000    f     2.296          net: HDMI_D1_PHDMI_D1_P,  ../../import/UDP_Example_Top.v(37)
--------------------------------------------------------------------  ---------------
Arrival                                                2.296               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          7.939               
clock uncertainty                       0.000          7.939               
clock pessimism                         0.000          7.939               
--------------------------------------------------------------------  ---------------
Required                                               7.939               
--------------------------------------------------------------------  ---------------
Slack                                                  5.643               

Slack               : 6.417ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.467ns (cell 0.517ns (35%), net 0.950ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.950          1.096          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[0]
LUT3 (reg)          x028y059z2          0.371    r     1.467       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.467               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.417               

Slack               : 6.417ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.467ns (cell 0.517ns (35%), net 0.950ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.950          1.096          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.d[1]
LUT3 (reg)          x028y059z2          0.371    r     1.467       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[7],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.467               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[7]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.417               

Slack               : 6.467ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.417ns (cell 0.517ns (36%), net 0.900ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.900          1.046          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[0]
LUT3 (reg)          x028y058z2          0.371    r     1.417       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[8],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.417               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.467               

Slack               : 6.467ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.417ns (cell 0.517ns (36%), net 0.900ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.900          1.046          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.d[1]
LUT3 (reg)          x028y058z2          0.371    r     1.417       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[6],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.417               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.467               

Slack               : 6.524ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.289ns (cell 0.289ns (22%), net 1.000ns (78%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             1.000          1.146          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.sr
reg                 x028y060z3          0.143    f     1.289               
--------------------------------------------------------------------  ---------------
Arrival                                                1.289               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  6.524               

Slack               : 6.524ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.360ns (cell 0.460ns (33%), net 0.900ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.900          1.046          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[0]
LUT3 (reg)          x028y058z0          0.314    r     1.360       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[4],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.524               

Slack               : 6.524ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk_5x rising@8.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 1.360ns (cell 0.460ns (33%), net 0.900ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.146    r     0.146          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.900          1.046          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.d[1]
LUT3 (reg)          x028y058z0          0.314    r     1.360       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[2],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.360               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.524               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.243ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z1          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.q[1]
net (fo=2)                              0.100          0.209          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.mi[0]
reg                 x037y050z0          0.095    f     0.304          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_qq,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.109    f     0.109          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[0]
net (fo=1)                              0.100          0.209          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.mi[1]
ADDER (reg)         x036y050z2          0.095    f     0.304          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y036z2          0.109    f     0.109          pin: u_sd_card_bmp/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[9]_syn_23.q[0]
net (fo=2)                              0.100          0.209          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.mi[1]
reg                 x036y036z3          0.095    f     0.304          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[9],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z0          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.q[1]
net (fo=1)                              0.150          0.259          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.mi[0]
ADDER (reg)         x036y050z2          0.095    f     0.354          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.312ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x038y032z0          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.q[1]
net (fo=1)                              0.200          0.309          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)           x040y032            0.000    f     0.309          net: HDMI_CLK_PHDMI_CLK_P,  ../../import/UDP_Example_Top.v(35)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.312               

Slack               : 0.343ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x036y048z0          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0]_syn_3.q[0]
net (fo=1)                              0.200          0.309          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.mi[0]
reg                 x037y049z3          0.095    f     0.404          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y033z1          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[0]
reg                 x038y032z0          0.095    f     0.404          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y033z1          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.mi[1]
reg                 x038y032z0          0.095    f     0.404          net: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../import/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.364ns
Begin Point         : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.d[1] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x037y050z1          0.109    f     0.109          pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg_syn_5.q[1]
net (fo=2)                              0.100          0.209          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.d[1]
LUT2 (reg)          x037y050z0          0.216    f     0.425       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               

Slack               : 0.364ns
Begin Point         : u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.d[0] (rising edge triggered by clock video_clk_5x  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk_5x rising@0.000ns - video_clk_5x rising@0.000ns }
Data Path Delay     : 0.425ns (cell 0.325ns (76%), net 0.100ns (24%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 32
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x036y050z2          0.109    f     0.109          pin: u_sd_card_bmp/ax_debounce_m0/add0_syn_194.q[1]
net (fo=32)                             0.100          0.209          net: u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.d[0]
LUT3 (reg)          x036y050z0          0.216    f     0.425       1  net: u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[6],  ../../import/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.425               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[1]
net (fo=37)                             0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.364               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     2.175ns
Fmax           :     459.770MHz

Statistics:
Max            : SWNS      5.825ns, STNS      0.000ns,         0 Viol Endpoints,        36 Total Endpoints,        34 Paths Analyzed
Min            : HWNS      0.089ns, HTNS      0.000ns,         0 Viol Endpoints,        36 Total Endpoints,        34 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.825ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_simple_send/read_req_reg_syn_16.a[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.059ns (cell 1.309ns (63%), net 0.750ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.146    r     0.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.650          0.796          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_udp_simple_send/start_send_d2_reg_syn_5.b[0]
LUT4                x028y052z3          0.431    f     1.227       1  pin: u_udp_simple_send/start_send_d2_reg_syn_5.f[0]
net (fo=2)                              0.100          1.327          net: u_udp_simple_send/read_req_reg_syn_5,  ../../import/udp_simple_send.v(87)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_16.a[0]
LUT5 (reg)          x028y052z0          0.732    f     2.059       2  net: u_udp_simple_send/read_req,  ../../import/udp_simple_send.v(11)
--------------------------------------------------------------------  ---------------
Arrival                                                2.059               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_udp_simple_send/read_req_reg_syn_16.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.825               

Slack               : 5.926ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_writer/write_data_b[15]_syn_7.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.958ns (cell 1.258ns (64%), net 0.700ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     0.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.300          0.446          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.a[0]
LUT4                x023y041z0          0.408    f     0.854       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[20]_syn_4.f[0]
net (fo=1)                              0.250          1.104          net: u_hdmi_writer/write_req_reg_syn_5,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_req_reg_syn_14.b[1]
LUT4                x021y040z1          0.333    f     1.437       2  pin: u_hdmi_writer/write_req_reg_syn_14.f[1]
net (fo=1)                              0.150          1.587          net: u_hdmi_writer/write_req_reg_syn_7,  ../../import/udp_packet_to_sdram.v(103)
                                                                      pin: u_hdmi_writer/write_data_b[15]_syn_7.d[0]
LUT3 (reg)          x021y041z2          0.371    r     1.958       3  net: u_hdmi_writer/write_req,  ../../import/udp_packet_to_sdram.v(23)
--------------------------------------------------------------------  ---------------
Arrival                                                1.958               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_writer/write_data_b[15]_syn_7.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.926               

Slack               : 7.145ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.739ns (cell 0.289ns (39%), net 0.450ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.450          0.596          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x025y054z0          0.143    r     0.739          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.145               

Slack               : 7.195ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x025y054z0          0.143    r     0.689          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.195ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y037z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[11]_syn_4.q[0]
net (fo=1)                              0.400          0.546          net: u6_tx_fifo/rd_addr_txfer[11],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[1]
reg                 x003y032z2          0.143    r     0.689          net: u6_tx_fifo/wr_rd_addr[11],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.195ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0]
reg                 x026y053z0          0.143    r     0.689          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.218ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.482ns (cell 0.232ns (48%), net 0.250ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     0.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.250          0.396          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.086    r     0.482               
--------------------------------------------------------------------  ---------------
Arrival                                                0.482               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  7.218               

Slack               : 7.268ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.432ns (cell 0.232ns (53%), net 0.200ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.146    r     0.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.346          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.086    r     0.432               
--------------------------------------------------------------------  ---------------
Arrival                                                0.432               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  7.268               

Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[0]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[0]
reg                 x004y032z0          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z2          0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0]_syn_3.q[1]
net (fo=1)                              0.300          0.446          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.mi[1]
reg                 x004y032z0          0.143    r     0.589          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.089ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.128    f     0.128          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.328          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.139ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.128    f     0.128          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.250          0.378          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.243ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[0]
ADDER (reg)         x022y050z0          0.095    f     0.304          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y032z1          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[0]
net (fo=1)                              0.100          0.209          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.mi[0]
reg                 x003y032z2          0.095    f     0.304          net: u6_tx_fifo/wr_rd_addr[8],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[11]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.243ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x020y042z3          0.095    f     0.304          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x002y039z3          0.109    f     0.109          pin: u6_tx_fifo/rd_tran_frame_tog_reg1_syn_8.q[1]
net (fo=2)                              0.150          0.259          net: u6_tx_fifo/rd_tran_frame_tog,  ../../import/tx_client_fifo.v(114)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.mi[1]
reg                 x002y040z2          0.095    f     0.354          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../import/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y032z1          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[3]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.mi[1]
reg                 x003y033z2          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x003y037z2          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[7]_syn_3.q[1]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[0]
reg                 x003y036z2          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[7],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x004y036z3          0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.mi[1]
reg                 x003y036z2          0.095    f     0.354          net: u6_tx_fifo/wr_rd_addr[5],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y057z0          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x023y057z0          0.095    f     0.354          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1880)                           0.000          0.000          net: udp_clk,  ../../import/UDP_Example_Top.v(201)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.b[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> sd_card_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     sd_card_clk
Min Period     :     8.800ns
Fmax           :     113.636MHz

Statistics:
Max            : SWNS      0.240ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.139ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.240ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.644ns (cell 1.094ns (66%), net 0.550ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.100          8.246          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.d[0]
LUT3                x021y039z3          0.262    r     8.508       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.250          8.758          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.b[1]
LUT5                x020y037z0          0.543    f     9.301       2  pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.fx[0]
net (fo=4)                              0.200          9.501          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[3],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.mi[1]
reg                 x020y035z1          0.143    r     9.644          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_dup_12,  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                                9.644               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_13.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.240               

Slack               : 0.340ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.544ns (cell 1.094ns (70%), net 0.450ns (30%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.100          8.246          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.d[0]
LUT3                x021y039z3          0.262    r     8.508       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.250          8.758          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.b[1]
LUT5                x020y037z0          0.543    f     9.301       2  pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.fx[0]
net (fo=4)                              0.100          9.401          net: u_sd_card_bmp/bmp_read_m0/mux64_syn_1[3],  ../../import/bmp_read.v(291)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.mi[1]
reg                 x020y037z0          0.143    r     9.544          net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_dup_13,  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                                9.544               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[3]_syn_10.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.340               

Slack               : 0.441ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/state_reg[2]_syn_4.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.443ns (cell 0.893ns (61%), net 0.550ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.350          8.496          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.d[0]
LUT3                x025y040z1          0.205    r     8.701       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_din_1d_reg[18]_syn_4.f[0]
net (fo=1)                              0.200          8.901          net: u_sd_card_bmp/bmp_read_m0/sel3_syn_88,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[2]_syn_4.a[0]
LUT4 (reg)          x023y040z2          0.542    f     9.443       2  net: u_sd_card_bmp/bmp_read_m0/state_reg_syn_1[2],  ../../import/bmp_read.v(283)
--------------------------------------------------------------------  ---------------
Arrival                                                9.443               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/state_reg[2]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.441               

Slack               : 0.684ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.a[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.200ns (cell 0.950ns (79%), net 0.250ns (21%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.100          8.246          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.d[0]
LUT3                x021y039z3          0.262    r     8.508       1  pin: u_sdram/u2_ram/u2_wrrd/app_wr_addr_1d_reg[15]_syn_4.f[0]
net (fo=3)                              0.150          8.658          net: u_sd_card_bmp/bmp_read_m0/sel1_syn_29,  ../../import/bmp_read.v(296)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.a[0]
LUT5 (reg)          x022y039z3          0.542    f     9.200       2  net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                                9.200               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 1.218ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.482ns (cell 0.232ns (48%), net 0.250ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.146    r     8.146          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.250          8.396          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.086    r     8.482               
--------------------------------------------------------------------  ---------------
Arrival                                                8.482               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.218               

Slack               : 1.295ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.300          8.446          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x020y044z1          0.143    r     8.589          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.295               

Slack               : 1.345ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          8.396          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x022y041z1          0.143    r     8.539          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.345ns
Begin Point         : u_hdmi_writer/lt2_syn_80.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/lt2_syn_80.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x017y046z0          0.146    r     8.146          pin: u_hdmi_writer/lt2_syn_80.q[0]
net (fo=1)                              0.250          8.396          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0]
reg                 x019y045z1          0.143    r     8.539          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.345               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y044z2          0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.200          8.346          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x020y043z2          0.143    r     8.489          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.146    r     8.146          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          8.346          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0]
reg                 x020y046z1          0.143    r     8.489          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.139ns
Begin Point         : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.189ns (43%), net 0.250ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y039z1          0.128    f     0.128          pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.q[0]
net (fo=7)                              0.250          0.378          net: u_frame_rw/frame_fifo_write_m0/fifo_aclr,  ../../import/frame_fifo_write.v(37)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.sr
reg                 x022y041z3          0.061    f     0.439               
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/asy_w_rst1_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.139               

Slack               : 0.243ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x020y042z3          0.095    f     0.304          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y043z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[1]
reg                 x020y043z2          0.095    f     0.354          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y044z2          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.mi[0]
reg                 x020y043z2          0.095    f     0.404          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[0]
reg                 x020y046z1          0.095    f     0.404          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y046z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.mi[1]
reg                 x020y046z1          0.095    f     0.404          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x018y046z2          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[1]
reg                 x019y045z1          0.095    f     0.404          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y042z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.250          0.359          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x022y041z1          0.095    f     0.454          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_hdmi_writer/lt2_syn_80.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/lt2_syn_80.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)       x017y046z0          0.109    f     0.109          pin: u_hdmi_writer/lt2_syn_80.q[0]
net (fo=1)                              0.250          0.359          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.mi[0]
reg                 x019y045z1          0.095    f     0.454          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.443ns
Begin Point         : u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y047z1          0.109    f     0.109          pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.300          0.409          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.mi[1]
reg                 x020y044z1          0.095    f     0.504          net: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> video_clk
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     video_clk
Min Period     :     7.220ns
Fmax           :     138.504MHz

Statistics:
Max            : SWNS      6.556ns, STNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.089ns, HTNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.556ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_hdmi_video_timing/read_req_reg_syn_8.a[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.328ns (cell 0.878ns (66%), net 0.450ns (34%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.146    r    32.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.450         32.596          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.a[0]
LUT5 (reg)          x026y048z0          0.732    f    33.328       1  net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               33.328               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.556               

Slack               : 7.145ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.739ns (cell 0.289ns (39%), net 0.450ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.450         32.596          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x025y054z0          0.143    r    32.739          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.739               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.145               

Slack               : 7.195ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.400         32.546          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x025y054z0          0.143    r    32.689          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.195ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.400         32.546          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0]
reg                 x026y053z0          0.143    r    32.689          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.268ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.432ns (cell 0.232ns (53%), net 0.200ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.146    r    32.146          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200         32.346          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.086    r    32.432               
--------------------------------------------------------------------  ---------------
Arrival                                               32.432               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  7.268               

Slack               : 7.345ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.250         32.396          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y050z3          0.143    r    32.539          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.345ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y054z0          0.146    r    32.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.250         32.396          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x023y056z1          0.143    r    32.539          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[0]
net (fo=1)                              0.200         32.346          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[1]
ADDER (reg)         x022y050z0          0.143    r    32.489          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.395ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y054z1          0.146    r    32.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.200         32.346          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x023y056z1          0.143    r    32.489          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.445ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { video_clk rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y057z0          0.146    r    32.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.150         32.296          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x023y057z0          0.143    r    32.439          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.089ns
Begin Point         : u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.389ns (cell 0.189ns (48%), net 0.200ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x020y049z1          0.128    f     0.128          pin: u_frame_rw/frame_fifo_read_m0/fifo_aclr_reg_syn_8.q[0]
net (fo=6)                              0.200          0.328          net: u_frame_rw/frame_fifo_read_m0/fifo_aclr,  ../../import/frame_fifo_read.v(39)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.sr
reg                 x021y050z2          0.061    f     0.389               
--------------------------------------------------------------------  ---------------
Arrival                                                0.389               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/asy_r_rst1_reg_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.089               

Slack               : 0.243ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.304ns (cell 0.204ns (67%), net 0.100ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[0]
net (fo=1)                              0.100          0.209          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[0]
ADDER (reg)         x022y050z0          0.095    f     0.304          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.304               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.243               

Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y057z0          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x023y057z0          0.095    f     0.354          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub0_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.mi[1]
ADDER (reg)         x022y050z0          0.095    f     0.404          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub0_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y054z1          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x023y056z1          0.095    f     0.404          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y051z1          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5]_syn_4.q[1]
net (fo=1)                              0.250          0.359          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y050z3          0.095    f     0.454          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.393ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y054z0          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[7]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.mi[0]
reg                 x023y056z1          0.095    f     0.454          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.543ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.400          0.509          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[0]
ADDER (reg)         x025y054z0          0.095    f     0.604          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.543ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y051z3          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.400          0.509          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.mi[0]
reg                 x026y053z0          0.095    f     0.604          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.593ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_frame_rw/read_buf/sub1_syn_61.mi[1] (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.654ns (cell 0.204ns (31%), net 0.450ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y050z3          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1]_syn_4.q[1]
net (fo=1)                              0.450          0.559          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.mi[1]
ADDER (reg)         x025y054z0          0.095    f     0.654          net: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.654               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/sub1_syn_61.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.593               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sd_card_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     3.088ns
Fmax           :     323.834MHz

Statistics:
Max            : SWNS      1.228ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.228ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.656ns (cell 0.506ns (77%), net 0.150ns (23%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z3          0.146    r    30.146          pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.q[0]
net (fo=2)                              0.150         30.296          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1]
LUT3 (reg)          x021y039z1          0.360    r    30.656       1  net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               30.656               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.228               

Slack               : 1.295ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.300         30.446          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y044z1          0.143    r    30.589          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.295               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.200         30.346          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y044z1          0.143    r    30.489          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200         30.346          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y045z2          0.143    r    30.489          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200         30.346          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x021y045z2          0.143    r    30.489          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.200         30.346          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0]
reg                 x021y046z2          0.143    r    30.489          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[0]
net (fo=1)                              0.200         30.346          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x021y046z2          0.143    r    30.489          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.445ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z3          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.150         30.296          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x021y045z0          0.143    r    30.439          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.445               

Slack               : 1.445ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150         30.296          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x021y045z0          0.143    r    30.439          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.445               

Slack               : 1.445ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_hdmi_writer/state_reg[2]_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y044z1          0.146    r    30.146          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.150         30.296          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.mi[0]
reg                 x023y043z1          0.143    r    30.439          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.445               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x021y044z3          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[0]
reg                 x021y045z0          0.095    f     0.354          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[3],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.mi[1]
reg                 x021y045z0          0.095    f     0.354          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[2],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_hdmi_writer/state_reg[2]_syn_50.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y044z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.mi[0]
reg                 x023y043z1          0.095    f     0.354          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[0],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_hdmi_writer/state_reg[2]_syn_50.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y045z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[1]
reg                 x021y044z1          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[1],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[0]
reg                 x021y045z2          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[4],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y046z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.mi[1]
reg                 x021y045z2          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[5],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[0]
reg                 x021y046z2          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[7],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.343ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z0          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7]_syn_4.q[0]
net (fo=1)                              0.200          0.309          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.mi[1]
reg                 x021y046z2          0.095    f     0.404          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[6],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.439ns
Begin Point         : u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.500ns (cell 0.350ns (69%), net 0.150ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y039z3          0.109    f     0.109          pin: u_sd_card_bmp/bmp_read_m0/bmp_len_cnt_tmp_reg[1]_syn_8.q[0]
net (fo=2)                              0.150          0.259          net: u_sd_card_bmp/bmp_read_m0/write_req,  ../../import/bmp_read.v(14)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.c[1]
LUT3 (reg)          x021y039z1          0.241    f     0.500       1  net: u_frame_rw/frame_fifo_write_m0/write_req_d0,  ../../import/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                0.500               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_write_m0/write_req_d0_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.439               

Slack               : 0.443ns
Begin Point         : u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_sys_pll/pll_inst.refclk
PLL                 x000y071            0.000          0.000          pin: u_sys_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_sys_pll/clk0_buf,  ../../import/sys_pll.v(38)
                                                                      pin: u_sys_pll/bufg_feedback.clki
GCLK                x001y070z2          0.000          0.000          pin: u_sys_pll/bufg_feedback.clko
net (fo=350)                            0.000          0.000          net: u_sd_card_bmp/bmp_read_m0/clk,  ../../import/bmp_read.v(3)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[0]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[0]
net (fo=1)                              0.000          0.000          net: u_frame_rw/write_clk,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/write_clk_syn_3.clko
net (fo=29)                             0.000          0.000          net: u_frame_rw/write_clk_syn_4,  ../../import/frame_read_write.v(58)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y047z1          0.109    f     0.109          pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8]_syn_3.q[0]
net (fo=1)                              0.300          0.409          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_16_32_256.v(263)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.mi[0]
reg                 x021y044z1          0.095    f     0.504          net: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1[8],  ../../import/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               


----------------------------------------------------------------------------------------------------
Path Group     :     video_clk -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     video_clk
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.124ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.293ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.124ns
Begin Point         : u_hdmi_video_timing/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.760ns (cell 0.460ns (60%), net 0.300ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y048z0          0.146    r     0.146          pin: u_hdmi_video_timing/read_req_reg_syn_8.q[0]
net (fo=3)                              0.300          0.446          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x022y048z1          0.314    r     0.760       1  net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.760               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.124               

Slack               : 7.195ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.689ns (cell 0.289ns (41%), net 0.400ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y053z0          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.400          0.546          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y048z0          0.143    r     0.689          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.689               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.195               

Slack               : 7.245ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.639ns (cell 0.289ns (45%), net 0.350ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y056z1          0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.q[0]
net (fo=1)                              0.350          0.496          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x022y054z1          0.143    r     0.639          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.639               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.245               

Slack               : 7.295ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.300          0.446          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x021y049z2          0.143    r     0.589          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.295ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.589ns (cell 0.289ns (49%), net 0.300ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.300          0.446          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0]
reg                 x021y049z0          0.143    r     0.589          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.589               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.295               

Slack               : 7.345ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.539ns (cell 0.289ns (53%), net 0.250ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.250          0.396          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0]
reg                 x020y054z3          0.143    r     0.539          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.539               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.345               

Slack               : 7.395ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.489ns (cell 0.289ns (59%), net 0.200ns (41%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.346          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x022y057z1          0.143    r     0.489          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.489               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.395               

Slack               : 7.445ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150          0.296          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x022y049z0          0.143    r     0.439          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               

Slack               : 7.445ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.146    r     0.146          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x022y049z0          0.143    r     0.439          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               

Slack               : 7.445ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - video_clk rising@0.000ns }
Data Path Delay     : 0.439ns (cell 0.289ns (65%), net 0.150ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y057z0          0.146    r     0.146          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.150          0.296          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x022y057z0          0.143    r     0.439          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.439               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.445               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[1]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[0]
reg                 x022y049z0          0.095    f     0.354          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y049z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2]_syn_4.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.mi[1]
reg                 x022y049z0          0.095    f     0.354          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.293ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.354ns (cell 0.204ns (57%), net 0.150ns (43%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x023y057z0          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8]_syn_3.q[0]
net (fo=1)                              0.150          0.259          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.mi[1]
reg                 x022y057z0          0.095    f     0.354          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[8],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.354               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.293               

Slack               : 0.343ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.404ns (cell 0.204ns (50%), net 0.200ns (50%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[1]
net (fo=1)                              0.200          0.309          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.mi[1]
reg                 x022y057z1          0.095    f     0.404          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.404               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.343               

Slack               : 0.393ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.454ns (cell 0.204ns (44%), net 0.250ns (56%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x022y055z1          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6]_syn_4.q[0]
net (fo=1)                              0.250          0.359          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.mi[0]
reg                 x020y054z3          0.095    f     0.454          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.454               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.393               

Slack               : 0.443ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[0]
net (fo=1)                              0.300          0.409          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.mi[0]
reg                 x021y049z2          0.095    f     0.504          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.443ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.504ns (cell 0.204ns (40%), net 0.300ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x019y051z3          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3]_syn_4.q[1]
net (fo=1)                              0.300          0.409          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.mi[0]
reg                 x021y049z0          0.095    f     0.504          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.504               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.443               

Slack               : 0.493ns
Begin Point         : u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.554ns (cell 0.204ns (36%), net 0.350ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x025y056z1          0.109    f     0.109          pin: u_frame_rw/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[2]_syn_4.q[0]
net (fo=1)                              0.350          0.459          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.mi[0]
reg                 x022y054z1          0.095    f     0.554          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[7],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.554               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.493               

Slack               : 0.543ns
Begin Point         : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.604ns (cell 0.204ns (33%), net 0.400ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.c[1]
LUT3                x028y050z3          0.000          0.000          pin: u_hdmi_video_delay/de_d_reg[18]_syn_4.f[1]
net (fo=1)                              0.000          0.000          net: u_frame_rw/read_clk,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_clk_syn_3.clki
GCLK                x028y050z2          0.000          0.000          pin: u_frame_rw/read_clk_syn_3.clko
net (fo=28)                             0.000          0.000          net: u_frame_rw/read_clk_syn_4,  ../../import/frame_read_write.v(32)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y053z0          0.109    f     0.109          pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0]_syn_4.q[1]
net (fo=1)                              0.400          0.509          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../import/afifo_32_16_256.v(263)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.mi[0]
reg                 x025y048z0          0.095    f     0.604          net: u_frame_rw/read_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../import/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.604               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0]_syn_3.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.543               

Slack               : 0.564ns
Begin Point         : u_hdmi_video_timing/read_req_reg_syn_8.clk (rising edge triggered by clock video_clk  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_clk rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.625ns (cell 0.325ns (51%), net 0.300ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x040y071            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_video_pll/pll_inst.refclk
PLL                 x040y071            0.000          0.000          pin: u_video_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_pll/clk0_buf,  ../../import/video_pll.v(35)
                                                                      pin: u_video_pll/bufg_feedback.clki
GCLK                x039y070z2          0.000          0.000          pin: u_video_pll/bufg_feedback.clko
net (fo=154)                            0.000          0.000          net: u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../import/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_hdmi_video_timing/read_req_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x026y048z0          0.109    f     0.109          pin: u_hdmi_video_timing/read_req_reg_syn_8.q[0]
net (fo=3)                              0.300          0.409          net: u_hdmi_video_timing/read_req,  ../../import/video_timing_data.v(8)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.d[0]
LUT3 (reg)          x022y048z1          0.216    f     0.625       1  net: u_frame_rw/frame_fifo_read_m0/read_req_d0,  ../../import/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.625               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_frame_rw/frame_fifo_read_m0/read_req_d0_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.564               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     1.628ns
Fmax           :     614.251MHz

Statistics:
Max            : SWNS      1.593ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.086ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.593ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.346ns (cell 0.146ns (42%), net 0.200ns (58%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z1          0.146    r     0.146          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.200          0.346          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.346          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../import/UDP_Example_Top.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.346               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.593               

Slack               : 1.634ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.396ns (cell 0.146ns (36%), net 0.250ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y069z1          0.146    r     0.146          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.250          0.396          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.396               
--------------------------------------------------------------------  ---------------
Arrival                                                0.396               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.634               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.086ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1]_syn_3.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.378ns (cell 0.128ns (33%), net 0.250ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x029y069z1          0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1]_syn_3.q[0]
net (fo=8)                              0.250          0.378          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)           x028y071            0.000    f     0.378               
--------------------------------------------------------------------  ---------------
Arrival                                                0.378               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.086               

Slack               : 6.312ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.309ns (cell 0.109ns (35%), net 0.200ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x027y070z1          0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg_syn_8.q[0]
net (fo=1)                              0.200          0.309          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)           x028y071            0.000    f     0.309          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../import/UDP_Example_Top.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.309               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.312               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_CONFIG
------------------------------

Timing details for config_inst
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     11.868ns
Fmax           :     84.260MHz

Statistics:
Max            : SWNS     44.066ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
Min            : HWNS     51.210ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 44.066ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.934ns (cell 4.684ns (78%), net 1.250ns (22%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y069z3          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[1]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.d[0]
LUT2                x013y069z1          0.205    r     0.601       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.250          0.851          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.b[0]
LUT3                x012y067z0          0.333    f     1.184       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.f[0]
net (fo=1)          x000y068            0.750          1.934          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                1.934               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                       0.000         46.000               
clock pessimism                         0.000         46.000               
--------------------------------------------------------------------  ---------------
Required                                              46.000               
--------------------------------------------------------------------  ---------------
Slack                                                 44.066               

Slack               : 44.166ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 5.834ns (cell 4.684ns (80%), net 1.150ns (20%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x010y069z3          0.146    r     0.146          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[0]_syn_7.q[1]
net (fo=2)                              0.250          0.396          net: debug_hub_top/U_0_register/cwc_vpi_sel[0],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.d[0]
LUT2                x013y069z1          0.205    r     0.601       1  pin: debug_hub_top/U_0_handshake_sync_ctrl/U_handshake_sync/req_sync_bclk_reg_syn_5.f[0]
net (fo=8)                              0.300          0.901          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.b[1]
LUT3                x010y068z1          0.333    f     1.234       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=1)          x000y068            0.600          1.834          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                1.834               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                           50.000    f    50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068           -4.000         46.000               
clock uncertainty                       0.000         46.000               
clock pessimism                         0.000         46.000               
--------------------------------------------------------------------  ---------------
Required                                              46.000               
--------------------------------------------------------------------  ---------------
Slack                                                 44.166               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 51.210ns
Begin Point         : debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[1] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.310ns (cell 0.260ns (19%), net 1.050ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x017y068z3          0.109    f     0.109          pin: debug_hub_top/U_0_register/stat_shift_reg[0]_syn_4.q[1]
net (fo=1)                              0.450          0.559          net: debug_hub_top/U_0_register/jtdo[1],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.c[1]
LUT3                x010y068z1          0.151    f     0.710       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[1]
net (fo=1)          x000y068            0.600          1.310          net: cwc_jtdo1,  NOFILE(0)
                                                                      pin: config_inst.jtdo[1]
--------------------------------------------------------------------  ---------------
Arrival                                                1.310               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.100        -49.900               
clock pessimism                         0.000        -49.900               
--------------------------------------------------------------------  ---------------
Required                                             -49.900               
--------------------------------------------------------------------  ---------------
Slack                                                 51.210               

Slack               : 51.361ns
Begin Point         : debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : config_inst.jtdo[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : fast
Budget              : 50.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck falling@-50.000ns }
Data Path Delay     : 1.461ns (cell 0.361ns (24%), net 1.100ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=2 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x011y069z3          0.109    f     0.109          pin: debug_hub_top/U_0_register/cwc_vpi_sel_reg[1]_syn_7.q[0]
net (fo=2)                              0.150          0.259          net: debug_hub_top/U_0_register/cwc_vpi_sel[5],  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_5.d[1]
LUT3                x012y069z1          0.126    f     0.385       1  pin: debug_hub_top/U_0_register/stat_sel_up_d1_reg_syn_5.f[1]
net (fo=8)                              0.200          0.585          net: debug_hub_top/U_0_handshake_sync_stat/U_handshake_sync/req_aclk_reg_syn_6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.d[0]
LUT3                x012y067z0          0.126    f     0.711       2  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[19]_syn_4.f[0]
net (fo=1)          x000y068            0.750          1.461          net: cwc_jtdo0,  NOFILE(0)
                                                                      pin: config_inst.jtdo[0]
--------------------------------------------------------------------  ---------------
Arrival                                                1.461               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
capture edge                          -50.000    f   -50.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x000y068            0.000        -50.000               
clock uncertainty                       0.100        -49.900               
clock pessimism                         0.000        -49.900               
--------------------------------------------------------------------  ---------------
Required                                             -49.900               
--------------------------------------------------------------------  ---------------
Slack                                                 51.361               


----------------------------------------------------------------------------------------------------
Path Group     :     config_inst.jtck -> config_inst.jtck
Type           :     Self
From Clock     :     config_inst.jtck
To Clock       :     config_inst.jtck
Min Period     :     15.512ns
Fmax           :     64.466MHz

Statistics:
Max            : SWNS     42.244ns, STNS      0.000ns,         0 Viol Endpoints,       194 Total Endpoints,       113 Paths Analyzed
Min            : HWNS      2.715ns, HTNS      0.000ns,         0 Viol Endpoints,       137 Total Endpoints,        56 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 42.244ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.640ns (cell 4.640ns (60%), net 3.000ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.200         57.553          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.ce
reg                 x037y053z2          0.087    r    57.640               
--------------------------------------------------------------------  ---------------
Arrival                                               57.640               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_sd_card_bmp/ax_debounce_m0/q_reg_reg[0]_syn_28.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.244               

Slack               : 42.244ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.640ns (cell 4.640ns (60%), net 3.000ns (40%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.200         57.553          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.ce
reg                 x037y053z3          0.087    r    57.640               
--------------------------------------------------------------------  ---------------
Arrival                                               57.640               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[13]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.244               

Slack               : 42.394ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[6]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.490ns (cell 4.640ns (61%), net 2.850ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.050         57.403          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[6]_syn_4.ce
reg                 x038y057z2          0.087    r    57.490               
--------------------------------------------------------------------  ---------------
Arrival                                               57.490               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[6]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.394               

Slack               : 42.394ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.490ns (cell 4.640ns (61%), net 2.850ns (39%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.050         57.403          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.ce
reg                 x034y053z1          0.087    r    57.490               
--------------------------------------------------------------------  ---------------
Arrival                                               57.490               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[15]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.394               

Slack               : 42.444ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.440ns (cell 4.640ns (62%), net 2.800ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.000         57.353          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.ce
reg                 x035y055z2          0.087    r    57.440               
--------------------------------------------------------------------  ---------------
Arrival                                               57.440               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.444               

Slack               : 42.444ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[8]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.440ns (cell 4.640ns (62%), net 2.800ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             2.000         57.353          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[8]_syn_4.ce
reg                 x037y057z0          0.087    r    57.440               
--------------------------------------------------------------------  ---------------
Arrival                                               57.440               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[8]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.444               

Slack               : 42.461ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[10]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.423ns (cell 4.723ns (63%), net 2.700ns (37%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.450         54.450          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.655       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.300         54.955          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.386       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             1.950         57.336          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[10]_syn_4.ce
reg                 x037y057z1          0.087    r    57.423               
--------------------------------------------------------------------  ---------------
Arrival                                               57.423               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[10]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.461               

Slack               : 42.494ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.390ns (cell 4.640ns (62%), net 2.750ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             1.950         57.303          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_4.ce
reg                 x037y058z3          0.087    r    57.390               
--------------------------------------------------------------------  ---------------
Arrival                                               57.390               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[9]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.494               

Slack               : 42.494ns
Begin Point         : config_inst.jshift (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_3.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.390ns (cell 4.640ns (62%), net 2.750ns (38%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT3=1  LUT2=1 )
Max Fanout          : 65
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jshift
net (fo=4)                              0.600         54.600          net: cwc_jshift,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.c[0]
LUT2                x009y069z2          0.348    f    54.948       1  pin: debug_hub_top/U_0_register/shift_0_r_reg_syn_5.f[0]
net (fo=2)                              0.200         55.148          net: debug_hub_top/U_0_register/shift_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.d[0]
LUT3                x010y068z1          0.205    r    55.353       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_dndRbdz8_reg[6]_syn_4.f[0]
net (fo=65)                             1.950         57.303          net: debug_hub_top/U_0_register/ctrl_shift_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_3.ce
reg                 x038y059z0          0.087    r    57.390               
--------------------------------------------------------------------  ---------------
Arrival                                               57.390               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_shift_reg[89]_syn_3.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.494               

Slack               : 42.511ns
Begin Point         : config_inst.jupdate (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ip_ctrl_reg[8]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : setup
Process             : slow
Budget              : 50.000ns { config_inst.jtck rising@100.000ns - config_inst.jtck falling@50.000ns }
Data Path Delay     : 7.373ns (cell 4.723ns (64%), net 2.650ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 56
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            4.000         54.000          pin: config_inst.jupdate
net (fo=2)                              0.450         54.450          net: cwc_jupdate,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.d[1]
LUT3                x007y068z0          0.205    r    54.655       1  pin: debug_hub_top/U_0_register/update_0_d1_reg_syn_5.f[1]
net (fo=1)                              0.300         54.955          net: debug_hub_top/U_0_register/update_0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.b[1]
LUT5                x011y068z3          0.431    f    55.386       2  pin: debug_hub_top/U_0_register/jtdi_r_reg_2_syn_5.f[1]
net (fo=56)                             1.900         57.286          net: debug_hub_top/U_0_register/ip_ctrl_b_n,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[8]_syn_4.ce
reg                 x036y057z2          0.087    r    57.373               
--------------------------------------------------------------------  ---------------
Arrival                                               57.373               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ip_ctrl_reg[8]_syn_4.clk
capture edge                          100.000    r   100.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         99.884               
clock uncertainty                       0.000         99.884               
clock pessimism                         0.000         99.884               
--------------------------------------------------------------------  ---------------
Required                                              99.884               
--------------------------------------------------------------------  ---------------
Slack                                                 42.511               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.715ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_5.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.068ns (cell 1.418ns (46%), net 1.650ns (54%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.100          3.016          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.sr
reg                 x005y070z1          0.052    f     3.068               
--------------------------------------------------------------------  ---------------
Arrival                                                3.068               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.715               

Slack               : 2.915ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_11.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.268ns (cell 1.418ns (43%), net 1.850ns (57%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.300          3.216          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.sr
reg                 x007y068z1          0.052    f     3.268               
--------------------------------------------------------------------  ---------------
Arrival                                                3.268               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_11.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  2.915               

Slack               : 3.165ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_6.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.518ns (cell 1.418ns (40%), net 2.100ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.550          3.466          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.sr
reg                 x007y063z1          0.052    f     3.518               
--------------------------------------------------------------------  ---------------
Arrival                                                3.518               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_6.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.165               

Slack               : 3.165ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_10.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.518ns (cell 1.418ns (40%), net 2.100ns (60%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.550          3.466          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.sr
reg                 x011y067z0          0.052    f     3.518               
--------------------------------------------------------------------  ---------------
Arrival                                                3.518               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_10.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.165               

Slack               : 3.465ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_9.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.818ns (cell 1.418ns (37%), net 2.400ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.850          3.766          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.sr
reg                 x013y063z1          0.052    f     3.818               
--------------------------------------------------------------------  ---------------
Arrival                                                3.818               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_9.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.465               

Slack               : 3.515ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_8.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.868ns (cell 1.418ns (36%), net 2.450ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              0.900          3.816          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.sr
reg                 x017y066z1          0.052    f     3.868               
--------------------------------------------------------------------  ---------------
Arrival                                                3.868               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_8.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.515               

Slack               : 3.615ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_12.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 3.968ns (cell 1.418ns (35%), net 2.550ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              1.000          3.916          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.sr
reg                 x020y067z1          0.052    f     3.968               
--------------------------------------------------------------------  ---------------
Arrival                                                3.968               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_12.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.615               

Slack               : 3.815ns
Begin Point         : config_inst.jrstn (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_tap/rst_reg_syn_7.sr (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { config_inst.jtck rising@0.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 4.168ns (cell 1.418ns (34%), net 2.750ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 10 ( LUT1=5  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000          0.000          pin: config_inst.jrstn
net (fo=1)                              0.150          0.150          net: cwc_jrstn,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.d[0]
LUT1                x001y068z3          0.179    f     0.329       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_NWvBaxDl$al102_nDUUxN4p[2]$al102_0W8IXuYR/al102_SCxeNf1R_reg[0]_syn_4.f[0]
net (fo=1)                              0.200          0.529          net: debug_hub_top/U_tap/jrst_buf0,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.d[1]
LUT3                x002y069z3          0.179    f     0.708       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[9]_syn_4.f[1]
net (fo=1)                              0.150          0.858          net: debug_hub_top/U_tap/jrst_buf1,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.d[1]
LUT3                x003y069z1          0.126    f     0.984       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/addr_filter_top/al102_hxcEIhDE$dynamic_config/al102_WxgbUB8r_reg[3]_syn_4.f[1]
net (fo=1)                              0.150          1.134          net: debug_hub_top/U_tap/jrst_buf2,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.d[1]
LUT4                x004y069z0          0.126    f     1.260       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_lk2HZ7Qj_reg[0]_syn_4.f[1]
net (fo=1)                              0.200          1.460          net: debug_hub_top/U_tap/jrst_buf3,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[0]
LUT1                x005y068z0          0.126    f     1.586       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[0]
net (fo=1)                              0.100          1.686          net: debug_hub_top/U_tap/jrst_buf4,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.d[1]
LUT1                x005y068z0          0.126    f     1.812       6  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg_syn_5.f[1]
net (fo=1)                              0.100          1.912          net: debug_hub_top/U_tap/jrst_buf5,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u6_syn_3.d[1]
LUT4                x005y068z1          0.126    f     2.038       7  pin: debug_hub_top/U_tap/u6_syn_3.f[1]
net (fo=1)                              0.150          2.188          net: debug_hub_top/U_tap/jrst_buf6,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/u7_syn_3.d[1]
LUT2                x006y068z1          0.126    f     2.314       8  pin: debug_hub_top/U_tap/u7_syn_3.f[1]
net (fo=1)                              0.200          2.514          net: debug_hub_top/U_tap/jrst_buf7,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.d[0]
LUT1                x005y069z1          0.126    f     2.640       9  pin: auto_created_cwc1/wrapper_cwc_top/watch_pipe/data_in_d1_reg[15]_syn_4.f[0]
net (fo=8)                              0.150          2.790          net: debug_hub_top/U_tap/jrst_buf8,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_5.d[0]
LUT1                x005y070z1          0.126    f     2.916      10  pin: debug_hub_top/U_tap/rst_reg_syn_5.f[0]
net (fo=8)                              1.200          4.116          net: debug_hub_top/U_tap/jrst_buf9,  E:/anlu/ip/apm/apm_cwc\apm_debughub.sv(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.sr
reg                 x020y063z1          0.052    f     4.168               
--------------------------------------------------------------------  ---------------
Arrival                                                4.168               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_tap/rst_reg_syn_7.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.100          0.353               
clock pessimism                         0.000          0.353               
--------------------------------------------------------------------  ---------------
Required                                               0.353               
--------------------------------------------------------------------  ---------------
Slack                                                  3.815               

Slack               : 50.289ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[0]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.463ns (cell 0.063ns (13%), net 0.400ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[0]
net (fo=7)                              0.400         50.400          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[0]_syn_4.ce
reg                 x005y069z2          0.063    f    50.463               
--------------------------------------------------------------------  ---------------
Arrival                                               50.463               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[0]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.074          0.074               
clock uncertainty                       0.100          0.174               
clock pessimism                         0.000          0.174               
--------------------------------------------------------------------  ---------------
Required                                               0.174               
--------------------------------------------------------------------  ---------------
Slack                                                 50.289               

Slack               : 50.289ns
Begin Point         : config_inst.jscanen[0] (falling edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
End Point           : debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_4.ce (rising edge triggered by clock config_inst.jtck  { rise@0.000000ns  fall@50.000000ns  period=100.000000 })
Check Type          : hold
Process             : slow
Budget              : 50.000ns { config_inst.jtck falling@50.000ns - config_inst.jtck rising@0.000ns }
Data Path Delay     : 0.463ns (cell 0.063ns (13%), net 0.400ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 7
Clock Uncertainty   : 0.100ns (sdc uncertainty: 0.100ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
launch edge                            50.000    f    50.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x000y068            0.000         50.000          pin: config_inst.jscanen[0]
net (fo=7)                              0.400         50.400          net: cwc_jscan0,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_4.ce
reg                 x006y068z3          0.063    f    50.463               
--------------------------------------------------------------------  ---------------
Arrival                                               50.463               

source latency                          0.000          0.000               
CONFIG              x000y068            0.000          0.000          pin: config_inst.jtck
net (fo=1)                              0.000          0.000          net: cwc_jtck,  NOFILE(0)
                                                                      pin: cwc_jtck_syn_1.clki
GCLK                x001y068z0          0.000          0.000          pin: cwc_jtck_syn_1.clko
net (fo=254)                            0.000          0.000          net: cwc_jtck_syn_2,  NOFILE(0)
                                                                      pin: debug_hub_top/U_0_register/ctrl_sync_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.074          0.074               
clock uncertainty                       0.100          0.174               
clock pessimism                         0.000          0.174               
--------------------------------------------------------------------  ---------------
Required                                               0.174               
--------------------------------------------------------------------  ---------------
Slack                                                 50.289               





Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for u_sdram/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     34.852ns
Fmax           :     28.693MHz

Statistics:
Max            : SWNS     -6.713ns, STNS   -266.224ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      9.183ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_1.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.713    f     3.713          pin: u_sdram/sdram_syn_1.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_2.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.713    f     3.713          pin: u_sdram/sdram_syn_2.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_3.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y050            3.713    f     3.713          pin: u_sdram/sdram_syn_3.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_7.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y059            3.713    f     3.713          pin: u_sdram/sdram_syn_7.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_18.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_18.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y020            3.713    f     3.713          pin: u_sdram/sdram_syn_18.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_19.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_19.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y017            3.713    f     3.713          pin: u_sdram/sdram_syn_19.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_20.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_20.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y014            3.713    f     3.713          pin: u_sdram/sdram_syn_20.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_21.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_21.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y014            3.713    f     3.713          pin: u_sdram/sdram_syn_21.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_22.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_22.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y008            3.713    f     3.713          pin: u_sdram/sdram_syn_22.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               

Slack               : -6.713ns
Begin Point         : u_sdram/sdram_syn_23.osclk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.713ns (cell 8.713ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_23.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)         x000y008            3.713    f     3.713          pin: u_sdram/sdram_syn_23.bpad
net (fo=0)          x020y036            0.000          3.713          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                3.713               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -6.713               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[27] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y011z1          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_62.q[0]
net (fo=5)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_7,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_31.ts
PAD                 x040y011            1.924    r     2.183       1  pin: u_sdram/sdram_syn_31.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[27],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[27]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[26] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y014z2          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_60.q[0]
net (fo=1)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_8,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_32.ts
PAD                 x040y014            1.924    r     2.183       1  pin: u_sdram/sdram_syn_32.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[26],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[26]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[25] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y020z0          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.q[0]
net (fo=2)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_16,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_33.ts
PAD                 x040y020            1.924    r     2.183       1  pin: u_sdram/sdram_syn_33.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[25],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[25]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[24] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y020z0          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_48.q[0]
net (fo=2)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_16,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_34.ts
PAD                 x040y020            1.924    r     2.183       1  pin: u_sdram/sdram_syn_34.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[24],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[24]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z0          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.q[0]
net (fo=2)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_14,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_47.ts
PAD                 x040y044            1.924    r     2.183       1  pin: u_sdram/sdram_syn_47.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[8],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[9] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y044z0          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_50.q[0]
net (fo=2)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_14,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_48.ts
PAD                 x040y044            1.924    r     2.183       1  pin: u_sdram/sdram_syn_48.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[9],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[10] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y047z2          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.q[0]
net (fo=2)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_12,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_50.ts
PAD                 x040y047            1.924    r     2.183       1  pin: u_sdram/sdram_syn_50.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[10],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[10]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.183ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[11] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.183ns (cell 3.033ns (95%), net 0.150ns (5%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x039y047z2          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_52.q[0]
net (fo=2)                              0.150          0.259          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_12,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_51.ts
PAD                 x040y047            1.924    r     2.183       1  pin: u_sdram/sdram_syn_51.bpad
net (fo=0)          x020y036            0.000          2.183          net: dq[11],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[11]
--------------------------------------------------------------------  ---------------
Arrival                                                2.183               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.183               

Slack               : 9.233ns
Begin Point         : u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[4]_syn_11.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.233ns (cell 3.033ns (93%), net 0.200ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[4]_syn_11.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y021z2          0.109    f     0.109          pin: u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_b[4]_syn_11.q[0]
net (fo=1)                              0.200          0.309          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_5,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_18.ts
PAD                 x000y020            1.924    r     2.233       1  pin: u_sdram/sdram_syn_18.bpad
net (fo=0)          x020y036            0.000          2.233          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                2.233               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.233               

Slack               : 9.233ns
Begin Point         : u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 3.233ns (cell 3.033ns (93%), net 0.200ns (7%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_64.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
clk2q               x001y016z0          0.109    f     0.109          pin: u_sdram/u2_ram/u2_wrrd/sdr_t_reg_syn_64.q[0]
net (fo=1)                              0.200          0.309          net: u_sdram/u2_ram/u2_wrrd/sdr_t_dup_6,  ../../import/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram/sdram_syn_19.ts
PAD                 x000y017            1.924    r     2.233       1  pin: u_sdram/sdram_syn_19.bpad
net (fo=0)          x020y036            0.000          2.233          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                2.233               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)    x020y036           -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.233               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[4] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     8.390ns
Fmax           :     119.190MHz

Statistics:
Max            : SWNS     -0.293ns, STNS     -9.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      3.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[0]
net (fo=0)                              0.000          7.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_1.bpad
PAD (reg)           x000y059            1.453    f     8.453               
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_2.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[6]
net (fo=0)                              0.000          7.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_2.bpad
PAD (reg)           x000y050            1.453    f     8.453               
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_3.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[7]
net (fo=0)                              0.000          7.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_3.bpad
PAD (reg)           x000y050            1.453    f     8.453               
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_7.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[1]
net (fo=0)                              0.000          7.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_7.bpad
PAD (reg)           x000y059            1.453    f     8.453               
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_18.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[23]
net (fo=0)                              0.000          7.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_18.bpad
PAD (reg)           x000y020            1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_19.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[22]
net (fo=0)                              0.000          7.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_19.bpad
PAD (reg)           x000y017            1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_20.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[21]
net (fo=0)                              0.000          7.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_20.bpad
PAD (reg)           x000y014            1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_21.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[20]
net (fo=0)                              0.000          7.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_21.bpad
PAD (reg)           x000y014            1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_22.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[19]
net (fo=0)                              0.000          7.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_22.bpad
PAD (reg)           x000y008            1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_23.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            5.000          7.000          pin: u_sdram/sdram.dq[18]
net (fo=0)                              0.000          7.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_23.bpad
PAD (reg)           x000y008            1.453    f     8.453          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_1.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[0]
net (fo=0)                              0.000          3.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_1.bpad
PAD (reg)           x000y059            0.978    r     3.978               
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[6] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_2.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[6]
net (fo=0)                              0.000          3.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_2.bpad
PAD (reg)           x000y050            0.978    r     3.978               
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_3.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[7]
net (fo=0)                              0.000          3.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_3.bpad
PAD (reg)           x000y050            0.978    r     3.978               
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[1] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_7.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[1]
net (fo=0)                              0.000          3.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_7.bpad
PAD (reg)           x000y059            0.978    r     3.978               
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[23] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_18.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[23]
net (fo=0)                              0.000          3.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_18.bpad
PAD (reg)           x000y020            0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[23],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[22] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_19.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[22]
net (fo=0)                              0.000          3.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_19.bpad
PAD (reg)           x000y017            0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[22],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[21] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_20.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[21]
net (fo=0)                              0.000          3.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_20.bpad
PAD (reg)           x000y014            0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[21],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[20] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_21.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[20]
net (fo=0)                              0.000          3.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_21.bpad
PAD (reg)           x000y014            0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[20],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[19] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_22.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[19]
net (fo=0)                              0.000          3.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_22.bpad
PAD (reg)           x000y008            0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[19],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram/sdram.dq[18] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram/sdram_syn_23.bpad (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=2)                              0.000          0.000          net: u_sdram/u2_ram/SDRAM_CLK,  ../../import/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram/sdram_syn_45.do[0]
PAD                 x040y041            0.000          0.000          pin: u_sdram/sdram_syn_45.opad
net (fo=1)          x020y036            0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)     x020y036            1.000          3.000          pin: u_sdram/sdram.dq[18]
net (fo=0)                              0.000          3.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram/sdram_syn_23.bpad
PAD (reg)           x000y008            0.978    r     3.978          net: u_sdram/u2_ram/u2_wrrd/Sdr_rd_dout[18],  ../../import/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                 x020y071            0.000          0.000          pin: clk_50_syn_2.di
net (fo=3)          x000y000            0.000          0.000          net: clk_50_dup_1,  ../../import/UDP_Example_Top.v(26)
                                                                      pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                 x000y000            0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                x001y001z2          0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=678)                            0.000          0.000          net: temac_clk,  ../../import/UDP_Example_Top.v(200)
                                                                      pin: u_sdram/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               




