Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Jul 23 17:43:16 2020
| Host         : xilinx-vivado running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |             102 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              94 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart1/os_count0            |                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart1/rx_count0            | uart1/rx_count[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart1/tx_count[3]_i_1_n_0  |                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                            | uart1/count_os[6]_i_1_n_0    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | tx_ena23_out               |                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart1/rx_data0             |                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart1/E[0]                 |                              |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart1/rx_buffer0           |                              |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | uart1/tx_buffer[9]_i_1_n_0 |                              |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                            | uart1/count_baud[10]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | tdina                      |                              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | addra[7]_i_2_n_0           | addra[7]_i_1_n_0             |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG |                            |                              |               13 |             31 |         2.38 |
|  clk_IBUF_BUFG | counter[0]_i_2_n_0         | counter[0]_i_1_n_0           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | uart1/readed_reg[0]        | reset_transmision_reg_n_0    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | counter_R[0]_i_1_n_0       |                              |                8 |             32 |         4.00 |
+----------------+----------------------------+------------------------------+------------------+----------------+--------------+


