Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'AluContrlD' [D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/1_CPUCore_src/RV32Core.v:139]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/1_CPUCore_src/RV32Core.v:201]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 30 for port 'addra' [D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/1_CPUCore_src/MWSegReg.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionRam
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecisionMaking
Compiling module xil_defaultlib.DataRam
Compiling module xil_defaultlib.MWSegReg
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/2_Simulation/testBench.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/2_Simulation/testBench.v" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/2_Simulation/testBench.v" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/lixinqi/code/ComputerStructure_hw2/1_PipelineLab/2_Simulation/testBench.v" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
