$date
	Tue Jan 11 15:58:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_sreg_rotator $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_sreg_rotator $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_sreg_rotator $end
$scope module U0 $end
$var wire 1 # load $end
$upscope $end
$upscope $end
$scope module tb_sreg_rotator $end
$scope module U0 $end
$var wire 2 $ en [1:0] $end
$upscope $end
$upscope $end
$scope module tb_sreg_rotator $end
$scope module U0 $end
$var wire 8 % D [7:0] $end
$upscope $end
$upscope $end
$scope module tb_sreg_rotator $end
$scope module U0 $end
$var reg 8 & Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b1101101 %
b0 $
0#
0"
0!
$end
#5
1!
#10
0!
#15
1!
#20
b1 $
1#
1"
0!
#25
b1101101 &
0#
1!
#30
0!
#35
b10110110 &
1!
#40
0!
#45
b1011011 &
1!
#50
0!
#55
b10101101 &
1!
#60
0!
#65
b11010110 &
1!
#70
0!
#75
b10 $
b1101011 &
1!
#80
0!
#85
b11010110 &
1!
#90
0!
#95
b10101101 &
1!
#100
0!
#105
b1011011 &
1!
#110
0!
#115
b10110110 &
1!
#120
0!
#125
b1101101 &
b11 $
1!
