
*** Running vivado
    with args -log nlms_hw_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nlms_hw_system_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/Vivado_2/Vivado/2022.2/scripts/Vivado_init.tcl'
source nlms_hw_system_wrapper.tcl -notrace
Command: open_checkpoint D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper.dcp
WARNING: [Board 49-151] The current board 'digilentinc.com::cora-z7-07s:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [Device 21-403] Loading part xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 801.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1454.992 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1454.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1454.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: e7254d9b
----- Checksum: PlaceDB: 401615bb ShapeSum: a70f37e0 RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1454.992 ; gain = 1116.156
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/fpga_projects/SDUP/projekt/nlms_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1467.395 ; gain = 12.402

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15e39b509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.414 . Memory (MB): peak = 1496.750 ; gain = 29.355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 10 inverter(s) to 78 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 90a94eec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.465 . Memory (MB): peak = 1820.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 30 cells and removed 66 cells
INFO: [Opt 31-1021] In phase Retarget, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: ef845549

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.592 . Memory (MB): peak = 1820.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 73 cells and removed 159 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: c9a7132b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1820.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 430 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c9a7132b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.930 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c9a7132b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 107d41c11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.930 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              30  |              66  |                                             16  |
|  Constant propagation         |              73  |             159  |                                             20  |
|  Sweep                        |               0  |             430  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1820.930 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16ae42c66

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.930 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1671c0291

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1932.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1671c0291

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 111.520

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1671c0291

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1932.449 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1932.449 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: daf66071

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.449 ; gain = 477.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nlms_hw_system_wrapper_drc_opted.rpt -pb nlms_hw_system_wrapper_drc_opted.pb -rpx nlms_hw_system_wrapper_drc_opted.rpx
Command: report_drc -file nlms_hw_system_wrapper_drc_opted.rpt -pb nlms_hw_system_wrapper_drc_opted.pb -rpx nlms_hw_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8553e397

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1932.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5f611dc7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1417a677a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1417a677a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1417a677a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7dfc4269

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13264fe3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13264fe3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22552576b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 357 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 143 nets or LUTs. Breaked 0 LUT, combined 143 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1932.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            143  |                   143  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            143  |                   143  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fd61d5ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2bc2a3d98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2bc2a3d98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc2fad80

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2215e7cc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 198c83067

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2325fdfb2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17ea2d548

Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15b1218cd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f039caa4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f039caa4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16cb65f41

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.306 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b3bdd96f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Place 46-33] Processed net nlms_hw_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10bd8079d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16cb65f41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.306. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cfa95cd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: cfa95cd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cfa95cd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cfa95cd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: cfa95cd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1932.449 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 96454986

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000
Ending Placer Task | Checksum: 7cd17773

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.684 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nlms_hw_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nlms_hw_system_wrapper_utilization_placed.rpt -pb nlms_hw_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nlms_hw_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1932.449 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.823 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e9b02ac ConstDB: 0 ShapeSum: 6e3674c7 RouteDB: 0
Post Restoration Checksum: NetGraph: f77ea61d NumContArr: 83202196 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17a9ec7b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17a9ec7b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.449 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17a9ec7b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1932.449 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bf3cc850

Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1932.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.308 | TNS=0.000  | WHS=-2.299 | THS=-308.218|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182995 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4497
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4497
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a1972b06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a1972b06

Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1934.461 ; gain = 2.012
Phase 3 Initial Routing | Checksum: 216290146

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.935  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 141d660e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.935  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: deb20e06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.461 ; gain = 2.012
Phase 4 Rip-up And Reroute | Checksum: deb20e06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: deb20e06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: deb20e06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.461 ; gain = 2.012
Phase 5 Delay and Skew Optimization | Checksum: deb20e06

Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cbca8f02

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.461 ; gain = 2.012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.935  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1abea09b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.461 ; gain = 2.012
Phase 6 Post Hold Fix | Checksum: 1abea09b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.13499 %
  Global Horizontal Routing Utilization  = 3.05055 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184946e6b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184946e6b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d965edf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1934.461 ; gain = 2.012

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.935  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d965edf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.461 ; gain = 2.012
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1934.461 ; gain = 2.012

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1934.461 ; gain = 2.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.758 . Memory (MB): peak = 1953.031 ; gain = 18.570
INFO: [Common 17-1381] The checkpoint 'D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nlms_hw_system_wrapper_drc_routed.rpt -pb nlms_hw_system_wrapper_drc_routed.pb -rpx nlms_hw_system_wrapper_drc_routed.rpx
Command: report_drc -file nlms_hw_system_wrapper_drc_routed.rpt -pb nlms_hw_system_wrapper_drc_routed.pb -rpx nlms_hw_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nlms_hw_system_wrapper_methodology_drc_routed.rpt -pb nlms_hw_system_wrapper_methodology_drc_routed.pb -rpx nlms_hw_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nlms_hw_system_wrapper_methodology_drc_routed.rpt -pb nlms_hw_system_wrapper_methodology_drc_routed.pb -rpx nlms_hw_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/fpga_projects/SDUP/projekt/nlms_acc_hw/nlms_acc_hw.runs/impl_1/nlms_hw_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nlms_hw_system_wrapper_power_routed.rpt -pb nlms_hw_system_wrapper_power_summary_routed.pb -rpx nlms_hw_system_wrapper_power_routed.rpx
Command: report_power -file nlms_hw_system_wrapper_power_routed.rpt -pb nlms_hw_system_wrapper_power_summary_routed.pb -rpx nlms_hw_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nlms_hw_system_wrapper_route_status.rpt -pb nlms_hw_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file nlms_hw_system_wrapper_timing_summary_routed.rpt -pb nlms_hw_system_wrapper_timing_summary_routed.pb -rpx nlms_hw_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nlms_hw_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nlms_hw_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nlms_hw_system_wrapper_bus_skew_routed.rpt -pb nlms_hw_system_wrapper_bus_skew_routed.pb -rpx nlms_hw_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:32:25 2023...

*** Running vivado
    with args -log nlms_hw_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nlms_hw_system_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'D:/Vivado_2/Vivado/2022.2/scripts/Vivado_init.tcl'
source nlms_hw_system_wrapper.tcl -notrace
Command: open_checkpoint nlms_hw_system_wrapper_routed.dcp
WARNING: [Board 49-151] The current board 'digilentinc.com::cora-z7-07s:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [Device 21-403] Loading part xc7z007sclg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 798.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1468.398 ; gain = 3.941
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1468.398 ; gain = 3.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1468.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 24 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 8e72b1fa
----- Checksum: PlaceDB: 11e54b49 ShapeSum: 6e3674c7 RouteDB: 0e56f1ea 
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.398 ; gain = 1128.305
INFO: [Memdata 28-167] Found XPM memory block nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nlms_hw_system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force nlms_hw_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/prod_raw_sign_nxt_c/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/prod_raw_sign_nxt_c/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/prod_raw_sign_nxt_c/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/prod_raw_sign_nxt_c/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_0/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_0/prod_raw_sign_nxt_c/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_0/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_0/prod_raw_sign_nxt_c/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/prod_raw_sign_nxt_c/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/prod_raw_sign_nxt_c input nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/prod_raw_sign_nxt_c/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/prod_raw_sign_nxt_c multiplier stage nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[2].mul_n/prod_raw_sign_nxt_c/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/prod_raw_sign_nxt_c multiplier stage nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/MUL_N_GEN[3].mul_n/prod_raw_sign_nxt_c/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_0/prod_raw_sign_nxt_c multiplier stage nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_0/prod_raw_sign_nxt_c/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/prod_raw_sign_nxt_c multiplier stage nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_datapath_INST/multipliers_INST/mul_1/prod_raw_sign_nxt_c/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RBOR-1] RAMB output registers: RAMB nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg output DOB (16) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC RBOR-1] RAMB output registers: RAMB nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg output DOA (32) DOB (32) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRARDADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_0[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_fetch_manager_INST/h_buff_raddr_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRARDADDR[6] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_0[0]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_fetch_manager_INST/h_buff_raddr_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRARDADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_0[1]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_fetch_manager_INST/h_buff_raddr_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRARDADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_0[2]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_fetch_manager_INST/h_buff_raddr_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRARDADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_0[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_fetch_manager_INST/h_buff_raddr_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/busy_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_write_manager_INST/written_blocks_cnt_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_waddr_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[6] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[0]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/busy_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[6] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[0]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_write_manager_INST/written_blocks_cnt_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[6] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[0]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_waddr_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[1]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/busy_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[1]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_write_manager_INST/written_blocks_cnt_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[1]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_waddr_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[2]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/busy_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[2]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_write_manager_INST/written_blocks_cnt_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[2]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_waddr_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_flow_control_INST/busy_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/nlms_h_write_manager_INST/written_blocks_cnt_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg/ADDRBWRADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/h_buff_bram_INST/mem_content_reg_1[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_system_write_INST/h_buff_waddr_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[6]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[4] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[0]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[5] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[1]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[6] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[2]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg_1[5]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/mem_content_reg/ENBWREN (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/d_buff_bram_ping_INST/d_buff_re) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/x_d_re_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[6]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[4] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[0]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[5] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[1]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[6] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[2]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ADDRARDADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg_1[5]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_waddr_r_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/mem_content_reg/ENARDEN (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/out_buff_bram_ping_INST/out_buff_we) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/out_buff_manager_INST/out_buff_we_r_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[10] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg_1[6]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[7] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg_1[3]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[8] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg_1[4]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg has an input control pin nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg/ADDRBWRADDR[9] (net: nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buffers_INST/x_buff_bram_ping_INST/mem_content_reg_1[5]) which is driven by a register (nlms_hw_system_i/nlms_top_0/inst/DUT/nlms_int_buff_control_INST/x_fifo_buff_INST/curr_x_d_sample_addr_r_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 56 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nlms_hw_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1959.004 ; gain = 478.945
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:35:40 2023...
