# Verilog_examples

This repository contains all code from CAPP Lab(snu) about hardware acceleration with FPGA

## Introduction

## Environment

Vivado version:

FPGA Board: Nexy A7

## Content

1. HDL Computing Units (mul, MAC, conv)

## Module modeling style

1. Structural style
2. Dataflow style
3. Behavioral or algorithmic style
4. Mixed style

[![Hits](https://hits.seeyoufarm.com/api/count/incr/badge.svg?url=https%3A%2F%2Fgithub.com%2Fchamchiking%2Fverilog_examples&count_bg=%2379C83D&title_bg=%23555555&icon=&icon_color=%23E7E7E7&title=hits&edge_flat=false)](https://hits.seeyoufarm.com)