

================================================================
== Vitis HLS Report for 'mergeKipad_32_64_256_64_Pipeline_VITIS_LOOP_162_2'
================================================================
* Date:           Sat Nov  1 16:09:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  4.956 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.162 us|  0.162 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_162_2  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     31|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     520|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     520|     85|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_7_fu_90_p2                    |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln162_fu_84_p2             |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  31|          12|          10|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    5|         10|
    |i_fu_54                  |   9|          2|    5|         10|
    |kipad_1_fu_50            |   9|          2|  512|       1024|
    |mergeKipadStrm_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  525|       1050|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_54                  |    5|   0|    5|          0|
    |kipad_1_fu_50            |  512|   0|  512|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  520|   0|  520|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2|  return value|
|mergeKipadStrm_din             |  out|   32|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_full_n          |   in|    1|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_write           |  out|    1|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_num_data_valid  |   in|   32|     ap_fifo|                                         mergeKipadStrm|       pointer|
|mergeKipadStrm_fifo_cap        |   in|   32|     ap_fifo|                                         mergeKipadStrm|       pointer|
|kipad                          |   in|  512|     ap_none|                                                  kipad|        scalar|
+-------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kipad_1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 5 'alloca' 'kipad_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kipad_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %kipad" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:143]   --->   Operation 9 'read' 'kipad_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln162 = store i5 0, i5 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 10 'store' 'store_ln162' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln160 = store i512 %kipad_read, i512 %kipad_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 11 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 13 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%icmp_ln162 = icmp_eq  i5 %i_6, i5 16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 14 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i_6, i5 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 15 'add' 'i_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %for.inc.split, void %VITIS_LOOP_171_3.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 16 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln162 = store i5 %i_7, i5 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 17 'store' 'store_ln162' <Predicate = (!icmp_ln162)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln162)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%kipad_1_load = load i512 %kipad_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:166]   --->   Operation 18 'load' 'kipad_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:163]   --->   Operation 19 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln162 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 21 'specloopname' 'specloopname_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_0 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32, i512 %kipad_1_load, i32 480" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:165]   --->   Operation 22 'partselect' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] ( I:3.52ns O:3.52ns )   --->   "%write_ln165 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm, i32 %p_0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:165]   --->   Operation 23 'write' 'write_ln165' <Predicate = true> <Delay = 3.52> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%kipad_2 = shl i512 %kipad_1_load, i512 32" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:166]   --->   Operation 24 'shl' 'kipad_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln160 = store i512 %kipad_2, i512 %kipad_1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:160]   --->   Operation 25 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln162 = br void %for.inc" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:162]   --->   Operation 26 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kipad]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mergeKipadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kipad_1                 (alloca           ) [ 011]
i                       (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
kipad_read              (read             ) [ 000]
store_ln162             (store            ) [ 000]
store_ln160             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_6                     (load             ) [ 000]
icmp_ln162              (icmp             ) [ 010]
i_7                     (add              ) [ 000]
br_ln162                (br               ) [ 000]
store_ln162             (store            ) [ 000]
kipad_1_load            (load             ) [ 000]
specpipeline_ln163      (specpipeline     ) [ 000]
speclooptripcount_ln160 (speclooptripcount) [ 000]
specloopname_ln162      (specloopname     ) [ 000]
p_0                     (partselect       ) [ 000]
write_ln165             (write            ) [ 000]
kipad_2                 (shl              ) [ 000]
store_ln160             (store            ) [ 000]
br_ln162                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kipad">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kipad"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mergeKipadStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipadStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="kipad_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kipad_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="kipad_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="512" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kipad_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln165_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln165/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln162_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="5" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln160_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="512" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_6_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln162_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="0" index="1" bw="5" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_7_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln162_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln162/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="kipad_1_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="512" slack="1"/>
<pin id="103" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kipad_1_load/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="512" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="kipad_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="512" slack="0"/>
<pin id="115" dir="0" index="1" bw="7" slack="0"/>
<pin id="116" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="kipad_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln160_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="512" slack="0"/>
<pin id="121" dir="0" index="1" bw="512" slack="1"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="kipad_1_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="512" slack="0"/>
<pin id="126" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="kipad_1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="101" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="117"><net_src comp="101" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="50" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="134"><net_src comp="54" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="96" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mergeKipadStrm | {2 }
 - Input state : 
	Port: mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2 : kipad | {1 }
	Port: mergeKipad<32, 64, 256, 64>_Pipeline_VITIS_LOOP_162_2 : mergeKipadStrm | {}
  - Chain level:
	State 1
		store_ln162 : 1
		i_6 : 1
		icmp_ln162 : 2
		i_7 : 2
		br_ln162 : 3
		store_ln162 : 3
	State 2
		p_0 : 1
		write_ln165 : 2
		kipad_2 : 1
		store_ln160 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln162_fu_84    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |        i_7_fu_90        |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |  kipad_read_read_fu_58  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln165_write_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        p_0_fu_104       |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |      kipad_2_fu_113     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    26   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|   i_reg_131   |    5   |
|kipad_1_reg_124|   512  |
+---------------+--------+
|     Total     |   517  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   517  |    -   |
+-----------+--------+--------+
|   Total   |   517  |   26   |
+-----------+--------+--------+
