============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 12:19:24 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1192)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.794746s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (100.1%)

RUN-1004 : used memory is 291 MB, reserved memory is 267 MB, peak memory is 296 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14089 instances
RUN-0007 : 7995 luts, 4540 seqs, 1064 mslices, 322 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15348 nets
RUN-1001 : 9250 nets have 2 pins
RUN-1001 : 4121 nets have [3 - 5] pins
RUN-1001 : 1380 nets have [6 - 10] pins
RUN-1001 : 355 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1734     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14085 instances, 7995 luts, 4540 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Huge net cpuresetn with 1426 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63803, tnet num: 15300, tinst num: 14085, tnode num: 76518, tedge num: 102303.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.297159s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (100.0%)

RUN-1004 : used memory is 436 MB, reserved memory is 417 MB, peak memory is 436 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.777624s wall, 1.734375s user + 0.046875s system = 1.781250s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.51809e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14085.
PHY-3001 : Level 1 #clusters 1885.
PHY-3001 : End clustering;  0.085393s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (146.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.05032e+06, overlap = 485.25
PHY-3002 : Step(2): len = 875725, overlap = 629.406
PHY-3002 : Step(3): len = 625123, overlap = 726.875
PHY-3002 : Step(4): len = 552908, overlap = 794.75
PHY-3002 : Step(5): len = 444662, overlap = 886.906
PHY-3002 : Step(6): len = 388446, overlap = 952.469
PHY-3002 : Step(7): len = 325022, overlap = 1016.47
PHY-3002 : Step(8): len = 295037, overlap = 1053.75
PHY-3002 : Step(9): len = 259030, overlap = 1092.31
PHY-3002 : Step(10): len = 238842, overlap = 1132.09
PHY-3002 : Step(11): len = 218464, overlap = 1150.06
PHY-3002 : Step(12): len = 204517, overlap = 1167.66
PHY-3002 : Step(13): len = 192183, overlap = 1183.03
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.22155e-06
PHY-3002 : Step(14): len = 202955, overlap = 1088.66
PHY-3002 : Step(15): len = 243522, overlap = 1014.31
PHY-3002 : Step(16): len = 254477, overlap = 974.719
PHY-3002 : Step(17): len = 258258, overlap = 919.25
PHY-3002 : Step(18): len = 247944, overlap = 912.438
PHY-3002 : Step(19): len = 238214, overlap = 884.125
PHY-3002 : Step(20): len = 228384, overlap = 873.812
PHY-3002 : Step(21): len = 221496, overlap = 872.219
PHY-3002 : Step(22): len = 216877, overlap = 896.125
PHY-3002 : Step(23): len = 212950, overlap = 895.844
PHY-3002 : Step(24): len = 210472, overlap = 907.094
PHY-3002 : Step(25): len = 208089, overlap = 910.969
PHY-3002 : Step(26): len = 206910, overlap = 925.469
PHY-3002 : Step(27): len = 206225, overlap = 932.438
PHY-3002 : Step(28): len = 205847, overlap = 935.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.4431e-06
PHY-3002 : Step(29): len = 216770, overlap = 908.156
PHY-3002 : Step(30): len = 232908, overlap = 856.25
PHY-3002 : Step(31): len = 240056, overlap = 792.844
PHY-3002 : Step(32): len = 245805, overlap = 782.719
PHY-3002 : Step(33): len = 246278, overlap = 781.156
PHY-3002 : Step(34): len = 245408, overlap = 790.062
PHY-3002 : Step(35): len = 242847, overlap = 797.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.88621e-06
PHY-3002 : Step(36): len = 259110, overlap = 760.688
PHY-3002 : Step(37): len = 276271, overlap = 721.125
PHY-3002 : Step(38): len = 284970, overlap = 716.906
PHY-3002 : Step(39): len = 288547, overlap = 693.688
PHY-3002 : Step(40): len = 286679, overlap = 673.562
PHY-3002 : Step(41): len = 286094, overlap = 665.281
PHY-3002 : Step(42): len = 284431, overlap = 663.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.77724e-05
PHY-3002 : Step(43): len = 303177, overlap = 619.062
PHY-3002 : Step(44): len = 322216, overlap = 585.812
PHY-3002 : Step(45): len = 333634, overlap = 565.906
PHY-3002 : Step(46): len = 337940, overlap = 546.156
PHY-3002 : Step(47): len = 337988, overlap = 532.438
PHY-3002 : Step(48): len = 338570, overlap = 531.75
PHY-3002 : Step(49): len = 337536, overlap = 546.469
PHY-3002 : Step(50): len = 336196, overlap = 542.938
PHY-3002 : Step(51): len = 335252, overlap = 516.062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.55448e-05
PHY-3002 : Step(52): len = 355538, overlap = 468.031
PHY-3002 : Step(53): len = 374868, overlap = 437.719
PHY-3002 : Step(54): len = 381333, overlap = 408.344
PHY-3002 : Step(55): len = 384458, overlap = 407.594
PHY-3002 : Step(56): len = 386916, overlap = 378.938
PHY-3002 : Step(57): len = 388314, overlap = 381.719
PHY-3002 : Step(58): len = 385678, overlap = 389.562
PHY-3002 : Step(59): len = 384968, overlap = 391.594
PHY-3002 : Step(60): len = 384435, overlap = 386.438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.10897e-05
PHY-3002 : Step(61): len = 402146, overlap = 354.125
PHY-3002 : Step(62): len = 417496, overlap = 337.344
PHY-3002 : Step(63): len = 423371, overlap = 324.781
PHY-3002 : Step(64): len = 425796, overlap = 313.938
PHY-3002 : Step(65): len = 427587, overlap = 313.312
PHY-3002 : Step(66): len = 429208, overlap = 299.062
PHY-3002 : Step(67): len = 427733, overlap = 299.5
PHY-3002 : Step(68): len = 427862, overlap = 309.844
PHY-3002 : Step(69): len = 428320, overlap = 293.656
PHY-3002 : Step(70): len = 428599, overlap = 292
PHY-3002 : Step(71): len = 427041, overlap = 277.344
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000142179
PHY-3002 : Step(72): len = 442063, overlap = 243.469
PHY-3002 : Step(73): len = 452255, overlap = 242.188
PHY-3002 : Step(74): len = 453866, overlap = 244.094
PHY-3002 : Step(75): len = 454929, overlap = 237.281
PHY-3002 : Step(76): len = 456956, overlap = 233.719
PHY-3002 : Step(77): len = 459222, overlap = 232.188
PHY-3002 : Step(78): len = 459368, overlap = 233.938
PHY-3002 : Step(79): len = 459573, overlap = 242.062
PHY-3002 : Step(80): len = 461042, overlap = 237.375
PHY-3002 : Step(81): len = 462088, overlap = 226
PHY-3002 : Step(82): len = 460266, overlap = 222.188
PHY-3002 : Step(83): len = 459452, overlap = 222.781
PHY-3002 : Step(84): len = 459786, overlap = 224.969
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000284359
PHY-3002 : Step(85): len = 470519, overlap = 210.656
PHY-3002 : Step(86): len = 477936, overlap = 207.5
PHY-3002 : Step(87): len = 479195, overlap = 188.688
PHY-3002 : Step(88): len = 480863, overlap = 186.156
PHY-3002 : Step(89): len = 483631, overlap = 193.906
PHY-3002 : Step(90): len = 484899, overlap = 194.312
PHY-3002 : Step(91): len = 483440, overlap = 186.094
PHY-3002 : Step(92): len = 483352, overlap = 181.469
PHY-3002 : Step(93): len = 484951, overlap = 174.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000568717
PHY-3002 : Step(94): len = 493047, overlap = 179.688
PHY-3002 : Step(95): len = 500588, overlap = 168.938
PHY-3002 : Step(96): len = 502461, overlap = 148.875
PHY-3002 : Step(97): len = 503273, overlap = 151.094
PHY-3002 : Step(98): len = 504587, overlap = 147.875
PHY-3002 : Step(99): len = 506126, overlap = 145.719
PHY-3002 : Step(100): len = 506334, overlap = 137.906
PHY-3002 : Step(101): len = 506635, overlap = 135.719
PHY-3002 : Step(102): len = 506811, overlap = 140.031
PHY-3002 : Step(103): len = 506793, overlap = 140
PHY-3002 : Step(104): len = 505820, overlap = 134.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00108127
PHY-3002 : Step(105): len = 509571, overlap = 139.656
PHY-3002 : Step(106): len = 513396, overlap = 123.25
PHY-3002 : Step(107): len = 514562, overlap = 117.781
PHY-3002 : Step(108): len = 514889, overlap = 110.562
PHY-3002 : Step(109): len = 515552, overlap = 113.594
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00182494
PHY-3002 : Step(110): len = 517973, overlap = 109.969
PHY-3002 : Step(111): len = 520170, overlap = 102.062
PHY-3002 : Step(112): len = 521013, overlap = 101.812
PHY-3002 : Step(113): len = 521816, overlap = 104.812
PHY-3002 : Step(114): len = 523249, overlap = 104.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023942s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (130.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15348.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 662024, over cnt = 1722(4%), over = 8889, worst = 27
PHY-1001 : End global iterations;  0.659293s wall, 1.000000s user + 0.109375s system = 1.109375s CPU (168.3%)

PHY-1001 : Congestion index: top1 = 93.15, top5 = 70.06, top10 = 58.52, top15 = 51.35.
PHY-3001 : End congestion estimation;  0.864839s wall, 1.203125s user + 0.125000s system = 1.328125s CPU (153.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.554391s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000169619
PHY-3002 : Step(115): len = 561767, overlap = 84.4375
PHY-3002 : Step(116): len = 562149, overlap = 86.4688
PHY-3002 : Step(117): len = 560637, overlap = 85.2188
PHY-3002 : Step(118): len = 560593, overlap = 80.6875
PHY-3002 : Step(119): len = 559894, overlap = 66.25
PHY-3002 : Step(120): len = 558108, overlap = 64.1875
PHY-3002 : Step(121): len = 556216, overlap = 58.4688
PHY-3002 : Step(122): len = 553532, overlap = 58.9688
PHY-3002 : Step(123): len = 551079, overlap = 52.9688
PHY-3002 : Step(124): len = 548573, overlap = 55.3438
PHY-3002 : Step(125): len = 545196, overlap = 56.3438
PHY-3002 : Step(126): len = 541051, overlap = 52
PHY-3002 : Step(127): len = 536923, overlap = 52.0625
PHY-3002 : Step(128): len = 534301, overlap = 56.8438
PHY-3002 : Step(129): len = 532099, overlap = 56.7812
PHY-3002 : Step(130): len = 529643, overlap = 57.875
PHY-3002 : Step(131): len = 526811, overlap = 59.5938
PHY-3002 : Step(132): len = 524494, overlap = 61.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000339238
PHY-3002 : Step(133): len = 525783, overlap = 57.2812
PHY-3002 : Step(134): len = 528041, overlap = 56.8125
PHY-3002 : Step(135): len = 527967, overlap = 62.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000642171
PHY-3002 : Step(136): len = 533830, overlap = 56.9375
PHY-3002 : Step(137): len = 541515, overlap = 52.6562
PHY-3002 : Step(138): len = 548310, overlap = 55.6875
PHY-3002 : Step(139): len = 550950, overlap = 55.5
PHY-3002 : Step(140): len = 550536, overlap = 55.6875
PHY-3002 : Step(141): len = 547675, overlap = 57.4688
PHY-3002 : Step(142): len = 544732, overlap = 57.3125
PHY-3002 : Step(143): len = 541790, overlap = 60.4688
PHY-3002 : Step(144): len = 537292, overlap = 57.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00128434
PHY-3002 : Step(145): len = 538489, overlap = 56.7812
PHY-3002 : Step(146): len = 539418, overlap = 57.1875
PHY-3002 : Step(147): len = 540586, overlap = 56.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00256868
PHY-3002 : Step(148): len = 541399, overlap = 55.5312
PHY-3002 : Step(149): len = 544046, overlap = 54.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 108/15348.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 648368, over cnt = 2344(6%), over = 10242, worst = 39
PHY-1001 : End global iterations;  0.863196s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (190.1%)

PHY-1001 : Congestion index: top1 = 83.12, top5 = 63.70, top10 = 54.95, top15 = 49.93.
PHY-3001 : End congestion estimation;  1.062266s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (172.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.559060s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000270007
PHY-3002 : Step(150): len = 551384, overlap = 227.344
PHY-3002 : Step(151): len = 551158, overlap = 200.969
PHY-3002 : Step(152): len = 549542, overlap = 182.688
PHY-3002 : Step(153): len = 548312, overlap = 170.406
PHY-3002 : Step(154): len = 546972, overlap = 164.562
PHY-3002 : Step(155): len = 546873, overlap = 155.781
PHY-3002 : Step(156): len = 546416, overlap = 156
PHY-3002 : Step(157): len = 545458, overlap = 159.312
PHY-3002 : Step(158): len = 543208, overlap = 157.75
PHY-3002 : Step(159): len = 540537, overlap = 163.438
PHY-3002 : Step(160): len = 538378, overlap = 158.531
PHY-3002 : Step(161): len = 535321, overlap = 161.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000540015
PHY-3002 : Step(162): len = 539507, overlap = 159.938
PHY-3002 : Step(163): len = 544628, overlap = 151.5
PHY-3002 : Step(164): len = 547410, overlap = 141
PHY-3002 : Step(165): len = 548416, overlap = 140.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00108003
PHY-3002 : Step(166): len = 551268, overlap = 140.062
PHY-3002 : Step(167): len = 555104, overlap = 133.688
PHY-3002 : Step(168): len = 561383, overlap = 124.625
PHY-3002 : Step(169): len = 564757, overlap = 119.875
PHY-3002 : Step(170): len = 566587, overlap = 118.188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63803, tnet num: 15300, tinst num: 14085, tnode num: 76518, tedge num: 102303.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.485294s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (99.9%)

RUN-1004 : used memory is 482 MB, reserved memory is 467 MB, peak memory is 572 MB
OPT-1001 : Total overflow 493.31 peak overflow 4.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 616/15348.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 683872, over cnt = 2728(7%), over = 9968, worst = 28
PHY-1001 : End global iterations;  0.916936s wall, 1.671875s user + 0.031250s system = 1.703125s CPU (185.7%)

PHY-1001 : Congestion index: top1 = 73.62, top5 = 59.10, top10 = 52.23, top15 = 48.21.
PHY-1001 : End incremental global routing;  1.102964s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (171.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15300 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.587972s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (101.0%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13955 has valid locations, 75 needs to be replaced
PHY-3001 : design contains 14155 instances, 7998 luts, 4607 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 572268
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12777/15418.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 687848, over cnt = 2735(7%), over = 9991, worst = 28
PHY-1001 : End global iterations;  0.123274s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (139.4%)

PHY-1001 : Congestion index: top1 = 73.60, top5 = 59.09, top10 = 52.29, top15 = 48.26.
PHY-3001 : End congestion estimation;  0.320276s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (112.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 64080, tnet num: 15370, tinst num: 14155, tnode num: 76996, tedge num: 102717.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.507156s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (100.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 506 MB, peak memory is 580 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.119031s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(171): len = 572156, overlap = 2.25
PHY-3002 : Step(172): len = 572099, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000972356
PHY-3002 : Step(173): len = 572036, overlap = 2.25
PHY-3002 : Step(174): len = 572044, overlap = 2.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00194471
PHY-3002 : Step(175): len = 572022, overlap = 2.25
PHY-3002 : Step(176): len = 572022, overlap = 2.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12799/15418.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 687672, over cnt = 2735(7%), over = 10005, worst = 28
PHY-1001 : End global iterations;  0.119128s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 73.69, top5 = 59.14, top10 = 52.32, top15 = 48.31.
PHY-3001 : End congestion estimation;  0.320032s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.595336s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00114136
PHY-3002 : Step(177): len = 572008, overlap = 118.625
PHY-3002 : Step(178): len = 572008, overlap = 118.625
PHY-3001 : Final: Len = 572008, Over = 118.625
PHY-3001 : End incremental placement;  3.906195s wall, 4.125000s user + 0.203125s system = 4.328125s CPU (110.8%)

OPT-1001 : Total overflow 494.59 peak overflow 4.44
OPT-1001 : End high-fanout net optimization;  5.960903s wall, 7.093750s user + 0.234375s system = 7.328125s CPU (122.9%)

OPT-1001 : Current memory(MB): used = 576, reserve = 565, peak = 589.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12832/15418.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 687592, over cnt = 2736(7%), over = 9955, worst = 28
PHY-1002 : len = 733328, over cnt = 1891(5%), over = 5374, worst = 19
PHY-1002 : len = 781120, over cnt = 621(1%), over = 1501, worst = 19
PHY-1002 : len = 792216, over cnt = 277(0%), over = 677, worst = 17
PHY-1002 : len = 801624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.385449s wall, 2.078125s user + 0.031250s system = 2.109375s CPU (152.3%)

PHY-1001 : Congestion index: top1 = 59.53, top5 = 52.05, top10 = 48.06, top15 = 45.34.
OPT-1001 : End congestion update;  1.587919s wall, 2.281250s user + 0.031250s system = 2.312500s CPU (145.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15370 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.478161s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.0%)

OPT-0007 : Start: WNS 2412 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2512 TNS 0 NUM_FEPS 0 with 27 cells processed and 1100 slack improved
OPT-0007 : Iter 2: improved WNS 2512 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.087463s wall, 2.781250s user + 0.031250s system = 2.812500s CPU (134.7%)

OPT-1001 : Current memory(MB): used = 577, reserve = 566, peak = 589.
OPT-1001 : End physical optimization;  9.834255s wall, 11.625000s user + 0.328125s system = 11.953125s CPU (121.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7998 LUT to BLE ...
SYN-4008 : Packed 7998 LUT and 2488 SEQ to BLE.
SYN-4003 : Packing 2119 remaining SEQ's ...
SYN-4005 : Packed 1626 SEQ with LUT/SLICE
SYN-4006 : 4125 single LUT's are left
SYN-4006 : 493 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8491/10203 primitive instances ...
PHY-3001 : End packing;  0.903044s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6147 instances
RUN-1001 : 2990 mslices, 2989 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13196 nets
RUN-1001 : 6921 nets have 2 pins
RUN-1001 : 4150 nets have [3 - 5] pins
RUN-1001 : 1462 nets have [6 - 10] pins
RUN-1001 : 386 nets have [11 - 20] pins
RUN-1001 : 271 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6143 instances, 5979 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 584724, Over = 228
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6388/13196.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 763736, over cnt = 1724(4%), over = 2829, worst = 7
PHY-1002 : len = 769848, over cnt = 1008(2%), over = 1443, worst = 6
PHY-1002 : len = 782744, over cnt = 295(0%), over = 385, worst = 5
PHY-1002 : len = 786296, over cnt = 111(0%), over = 137, worst = 4
PHY-1002 : len = 789640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.461601s wall, 2.218750s user + 0.078125s system = 2.296875s CPU (157.1%)

PHY-1001 : Congestion index: top1 = 60.93, top5 = 52.98, top10 = 48.70, top15 = 45.65.
PHY-3001 : End congestion estimation;  1.728820s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (148.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57790, tnet num: 13148, tinst num: 6143, tnode num: 68017, tedge num: 96980.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.795437s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (100.1%)

RUN-1004 : used memory is 521 MB, reserved memory is 520 MB, peak memory is 589 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.374122s wall, 2.312500s user + 0.062500s system = 2.375000s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.04115e-05
PHY-3002 : Step(179): len = 568060, overlap = 241.5
PHY-3002 : Step(180): len = 558893, overlap = 272.25
PHY-3002 : Step(181): len = 554040, overlap = 273.25
PHY-3002 : Step(182): len = 550812, overlap = 271.25
PHY-3002 : Step(183): len = 547627, overlap = 274.5
PHY-3002 : Step(184): len = 545644, overlap = 282
PHY-3002 : Step(185): len = 544350, overlap = 285.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120823
PHY-3002 : Step(186): len = 553993, overlap = 266.25
PHY-3002 : Step(187): len = 561228, overlap = 245
PHY-3002 : Step(188): len = 564112, overlap = 242.75
PHY-3002 : Step(189): len = 567338, overlap = 236.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000241646
PHY-3002 : Step(190): len = 575752, overlap = 227.75
PHY-3002 : Step(191): len = 583502, overlap = 212.5
PHY-3002 : Step(192): len = 590066, overlap = 195
PHY-3002 : Step(193): len = 594557, overlap = 185.5
PHY-3002 : Step(194): len = 596284, overlap = 180.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.925801s wall, 0.953125s user + 1.468750s system = 2.421875s CPU (261.6%)

PHY-3001 : Trial Legalized: Len = 656165
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 516/13196.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 795640, over cnt = 2295(6%), over = 3900, worst = 9
PHY-1002 : len = 812400, over cnt = 1352(3%), over = 1940, worst = 6
PHY-1002 : len = 828432, over cnt = 522(1%), over = 682, worst = 4
PHY-1002 : len = 835136, over cnt = 193(0%), over = 230, worst = 4
PHY-1002 : len = 838976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.790199s wall, 3.218750s user + 0.046875s system = 3.265625s CPU (182.4%)

PHY-1001 : Congestion index: top1 = 57.74, top5 = 52.11, top10 = 48.46, top15 = 45.82.
PHY-3001 : End congestion estimation;  2.090577s wall, 3.531250s user + 0.046875s system = 3.578125s CPU (171.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.565803s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000174064
PHY-3002 : Step(195): len = 634961, overlap = 27.75
PHY-3002 : Step(196): len = 624607, overlap = 48.25
PHY-3002 : Step(197): len = 615882, overlap = 69
PHY-3002 : Step(198): len = 611493, overlap = 83.25
PHY-3002 : Step(199): len = 608613, overlap = 95
PHY-3002 : Step(200): len = 607161, overlap = 98.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021369s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.1%)

PHY-3001 : Legalized: Len = 629248, Over = 0
PHY-3001 : Spreading special nets. 125 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049052s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.6%)

PHY-3001 : 179 instances has been re-located, deltaX = 38, deltaY = 109, maxDist = 2.
PHY-3001 : Final: Len = 632348, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57790, tnet num: 13148, tinst num: 6144, tnode num: 68017, tedge num: 96980.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.974563s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (99.7%)

RUN-1004 : used memory is 518 MB, reserved memory is 506 MB, peak memory is 596 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4489/13196.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 791408, over cnt = 2155(6%), over = 3423, worst = 7
PHY-1002 : len = 804440, over cnt = 1231(3%), over = 1656, worst = 5
PHY-1002 : len = 814368, over cnt = 574(1%), over = 756, worst = 5
PHY-1002 : len = 823736, over cnt = 216(0%), over = 268, worst = 5
PHY-1002 : len = 827904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.751726s wall, 2.765625s user + 0.125000s system = 2.890625s CPU (165.0%)

PHY-1001 : Congestion index: top1 = 58.30, top5 = 52.22, top10 = 48.60, top15 = 45.95.
PHY-1001 : End incremental global routing;  2.020868s wall, 3.031250s user + 0.125000s system = 3.156250s CPU (156.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.680741s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (101.0%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6016 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 6152 instances, 5987 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 633220
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12009/13207.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 829080, over cnt = 49(0%), over = 65, worst = 5
PHY-1002 : len = 829040, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 829232, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 829416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.476027s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 58.32, top5 = 52.26, top10 = 48.66, top15 = 46.02.
PHY-3001 : End congestion estimation;  0.718581s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57878, tnet num: 13159, tinst num: 6152, tnode num: 68119, tedge num: 97120.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.943329s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (99.7%)

RUN-1004 : used memory is 545 MB, reserved memory is 538 MB, peak memory is 600 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.532901s wall, 2.468750s user + 0.046875s system = 2.515625s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 632941, overlap = 0
PHY-3002 : Step(202): len = 632816, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12008/13207.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 828728, over cnt = 29(0%), over = 39, worst = 5
PHY-1002 : len = 828832, over cnt = 12(0%), over = 14, worst = 2
PHY-1002 : len = 828920, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 828936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.464305s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (117.8%)

PHY-1001 : Congestion index: top1 = 57.89, top5 = 52.13, top10 = 48.61, top15 = 45.98.
PHY-3001 : End congestion estimation;  0.711559s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (112.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.570009s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00024345
PHY-3002 : Step(203): len = 632823, overlap = 0
PHY-3002 : Step(204): len = 632834, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (227.3%)

PHY-3001 : Legalized: Len = 632855, Over = 0
PHY-3001 : End spreading;  0.036910s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.0%)

PHY-3001 : Final: Len = 632855, Over = 0
PHY-3001 : End incremental placement;  4.945193s wall, 4.843750s user + 0.250000s system = 5.093750s CPU (103.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  8.016254s wall, 9.109375s user + 0.375000s system = 9.484375s CPU (118.3%)

OPT-1001 : Current memory(MB): used = 607, reserve = 602, peak = 609.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12010/13207.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 828920, over cnt = 17(0%), over = 23, worst = 4
PHY-1002 : len = 828896, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 828984, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 829120, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.452424s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 58.02, top5 = 52.11, top10 = 48.61, top15 = 45.95.
OPT-1001 : End congestion update;  0.695767s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (98.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.547635s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.9%)

OPT-0007 : Start: WNS 2539 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6026 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6152 instances, 5987 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 633506, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037447s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (125.2%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 633608, Over = 0
PHY-3001 : End incremental legalization;  0.303618s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (154.4%)

OPT-0007 : Iter 1: improved WNS 2867 TNS 0 NUM_FEPS 0 with 8 cells processed and 1151 slack improved
OPT-0007 : Iter 2: improved WNS 2867 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.624204s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (120.3%)

OPT-1001 : Current memory(MB): used = 607, reserve = 603, peak = 609.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.465536s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (97.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11970/13207.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 829864, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 829832, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 829888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.329568s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 58.02, top5 = 52.11, top10 = 48.61, top15 = 45.95.
PHY-1001 : End incremental global routing;  0.575538s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.555582s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (101.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12021/13207.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 829888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.106996s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.2%)

PHY-1001 : Congestion index: top1 = 58.02, top5 = 52.11, top10 = 48.61, top15 = 45.95.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.453766s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2867 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 57.551724
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2867ps with logic level 1 
RUN-1001 :       #2 path slack 2917ps with logic level 1 
RUN-1001 :       #3 path slack 2922ps with logic level 1 
RUN-1001 :       #4 path slack 2922ps with logic level 1 
RUN-1001 :       #5 path slack 2931ps with logic level 1 
RUN-1001 :       #6 path slack 2939ps with logic level 1 
OPT-1001 : End physical optimization;  14.186607s wall, 15.703125s user + 0.421875s system = 16.125000s CPU (113.7%)

RUN-1003 : finish command "place" in  45.387624s wall, 72.375000s user + 8.140625s system = 80.515625s CPU (177.4%)

RUN-1004 : used memory is 530 MB, reserved memory is 523 MB, peak memory is 609 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.510992s wall, 2.640625s user + 0.031250s system = 2.671875s CPU (176.8%)

RUN-1004 : used memory is 530 MB, reserved memory is 524 MB, peak memory is 609 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6156 instances
RUN-1001 : 2993 mslices, 2994 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13207 nets
RUN-1001 : 6925 nets have 2 pins
RUN-1001 : 4148 nets have [3 - 5] pins
RUN-1001 : 1462 nets have [6 - 10] pins
RUN-1001 : 393 nets have [11 - 20] pins
RUN-1001 : 273 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57878, tnet num: 13159, tinst num: 6152, tnode num: 68119, tedge num: 97120.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.798961s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.9%)

RUN-1004 : used memory is 523 MB, reserved memory is 511 MB, peak memory is 609 MB
PHY-1001 : 2993 mslices, 2994 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 765352, over cnt = 2263(6%), over = 3893, worst = 8
PHY-1002 : len = 784256, over cnt = 1338(3%), over = 1901, worst = 7
PHY-1002 : len = 796528, over cnt = 772(2%), over = 1052, worst = 5
PHY-1002 : len = 811800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 811944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.746079s wall, 2.937500s user + 0.031250s system = 2.968750s CPU (170.0%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 51.87, top10 = 47.99, top15 = 45.26.
PHY-1001 : End global routing;  2.032182s wall, 3.203125s user + 0.046875s system = 3.250000s CPU (159.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 593, reserve = 588, peak = 609.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 858, reserve = 854, peak = 858.
PHY-1001 : End build detailed router design. 4.350517s wall, 4.328125s user + 0.031250s system = 4.359375s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163064, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.857538s wall, 2.843750s user + 0.015625s system = 2.859375s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 893, reserve = 890, peak = 893.
PHY-1001 : End phase 1; 2.863004s wall, 2.843750s user + 0.015625s system = 2.859375s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6889 net; 9.238264s wall, 9.234375s user + 0.000000s system = 9.234375s CPU (100.0%)

PHY-1022 : len = 1.70238e+06, over cnt = 2268(0%), over = 2288, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 905, reserve = 901, peak = 905.
PHY-1001 : End initial routed; 32.746952s wall, 49.453125s user + 0.171875s system = 49.625000s CPU (151.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12016(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.419   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.837963s wall, 2.812500s user + 0.000000s system = 2.812500s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 912, reserve = 908, peak = 912.
PHY-1001 : End phase 2; 35.584996s wall, 52.265625s user + 0.171875s system = 52.437500s CPU (147.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.70238e+06, over cnt = 2268(0%), over = 2288, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.133430s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.66802e+06, over cnt = 874(0%), over = 877, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.220987s wall, 3.437500s user + 0.015625s system = 3.453125s CPU (155.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.66377e+06, over cnt = 236(0%), over = 236, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.062629s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (142.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.66551e+06, over cnt = 76(0%), over = 76, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.519394s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (105.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.66758e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.527063s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.66806e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.291511s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.66816e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.174195s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12016(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.419   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.837231s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 637 feed throughs used by 446 nets
PHY-1001 : End commit to database; 2.032344s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 998, reserve = 997, peak = 998.
PHY-1001 : End phase 3; 10.186428s wall, 11.875000s user + 0.031250s system = 11.906250s CPU (116.9%)

PHY-1003 : Routed, final wirelength = 1.66816e+06
PHY-1001 : Current memory(MB): used = 1001, reserve = 1001, peak = 1001.
PHY-1001 : End export database. 0.045507s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.0%)

PHY-1001 : End detail routing;  53.389007s wall, 71.703125s user + 0.250000s system = 71.953125s CPU (134.8%)

RUN-1003 : finish command "route" in  57.948843s wall, 77.406250s user + 0.328125s system = 77.734375s CPU (134.1%)

RUN-1004 : used memory is 936 MB, reserved memory is 940 MB, peak memory is 1002 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    11063   out of  19600   56.44%
#reg                     4613   out of  19600   23.54%
#le                     11556
  #lut only              6943   out of  11556   60.08%
  #reg only               493   out of  11556    4.27%
  #lut&reg               4120   out of  11556   35.65%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1502
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1190
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             191
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            77
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   53
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             36
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             Gamma_Interface/en_state_reg_syn_9.q1     16
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_121.q1    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11556  |9689    |1374    |4617    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |813    |666     |118     |407     |0       |0       |
|    SD_top_inst                   |SD_top                                             |789    |646     |118     |388     |0       |0       |
|      sd_init_inst                |sd_init                                            |136    |101     |18      |73      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |433    |365     |60      |202     |0       |0       |
|      sd_read_inst                |sd_read                                            |220    |180     |40      |113     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |4      |4       |0       |0       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |429    |292     |71      |323     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |138    |112     |3       |134     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |62     |39      |3       |58      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |7      |7       |0       |7       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |6      |4       |0       |5       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |8      |8       |0       |8       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |8      |8       |0       |8       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |7      |4       |0       |7       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |5      |5       |0       |5       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |1       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1214   |774     |269     |677     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |321    |229     |3       |317     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |116    |36      |3       |112     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |10     |10      |0       |8       |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |50     |49      |0       |21      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |8      |8       |0       |3       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |4      |4       |0       |2       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |43     |34      |5       |31      |0       |0       |
|    smg_inst                      |smg                                                |30     |23      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |79     |61      |18      |44      |0       |0       |
|  UART1_RX                        |UART_RX                                            |28     |26      |0       |25      |0       |0       |
|  UART1_TX                        |UART_TX                                            |60     |60      |0       |23      |0       |0       |
|    FIFO                          |FIFO                                               |53     |53      |0       |18      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |6      |6       |0       |4       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |14     |11      |3       |9       |0       |0       |
|  kb                              |Keyboard                                           |285    |237     |48      |144     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |704    |490     |193     |276     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |130    |110     |3       |124     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |56     |37      |3       |50      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |642    |427     |190     |293     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |100    |89      |0       |100     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |25     |20      |0       |25      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |685    |478     |190     |251     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |97     |97      |0       |97      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |26     |26      |0       |26      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |638    |435     |101     |368     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |638    |435     |101     |368     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |264    |215     |40      |112     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |52     |52      |0       |16      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |173    |130     |40      |57      |0       |0       |
|        u_sdram_data              |sdram_data                                         |39     |33      |0       |39      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |374    |220     |61      |256     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |124    |59      |17      |100     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |9      |0       |0       |9       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |35     |20      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |24     |16      |0       |24      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |138    |75      |18      |111     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |16     |12      |0       |16      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |36     |21      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |27     |19      |0       |27      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |350    |284     |54      |186     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |350    |284     |54      |186     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |105    |87      |18      |48      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |99     |81      |18      |42      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |96     |77      |18      |46      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |21     |17      |0       |21      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |4      |4       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |13     |8       |0       |13      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |12     |10      |0       |12      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5267   |5199    |46      |1427    |0       |3       |
|  video_driver_inst               |video_driver                                       |158    |90      |68      |34      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6866  
    #2          2       2595  
    #3          3       780   
    #4          4       739   
    #5        5-10      1551  
    #6        11-50     556   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.886524s wall, 3.234375s user + 0.015625s system = 3.250000s CPU (172.3%)

RUN-1004 : used memory is 937 MB, reserved memory is 940 MB, peak memory is 1002 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57878, tnet num: 13159, tinst num: 6152, tnode num: 68119, tedge num: 97120.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.794135s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (100.2%)

RUN-1004 : used memory is 938 MB, reserved memory is 941 MB, peak memory is 1002 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13159 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6152
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13207, pip num: 136683
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 637
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3175 valid insts, and 400390 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.984833s wall, 124.609375s user + 0.234375s system = 124.843750s CPU (1041.7%)

RUN-1004 : used memory is 1028 MB, reserved memory is 1033 MB, peak memory is 1196 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_121924.log"
