===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2116 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2729 ( 17.8%)    0.2729 ( 22.5%)  FIR Parser
    1.0159 ( 66.3%)    0.6963 ( 57.5%)  'firrtl.circuit' Pipeline
    0.1363 (  8.9%)    0.0741 (  6.1%)    'firrtl.module' Pipeline
    0.1201 (  7.8%)    0.0652 (  5.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0162 (  1.1%)    0.0089 (  0.7%)      LowerCHIRRTL
    0.0137 (  0.9%)    0.0137 (  1.1%)    InferWidths
    0.0539 (  3.5%)    0.0539 (  4.5%)    InferResets
    0.0021 (  0.1%)    0.0021 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1086 (  7.1%)    0.1086 (  9.0%)    LowerFIRRTLTypes
    0.5528 ( 36.1%)    0.2954 ( 24.4%)    'firrtl.module' Pipeline
    0.0896 (  5.9%)    0.0497 (  4.1%)      ExpandWhens
    0.4631 ( 30.2%)    0.2457 ( 20.3%)      Canonicalizer
    0.0230 (  1.5%)    0.0230 (  1.9%)    Inliner
    0.0287 (  1.9%)    0.0287 (  2.4%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0986 (  6.4%)    0.0986 (  8.1%)    'firrtl.module' Pipeline
    0.0986 (  6.4%)    0.0986 (  8.1%)      Canonicalizer
    0.0817 (  5.3%)    0.0817 (  6.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0924 (  6.0%)    0.0924 (  7.6%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0286 (  1.9%)    0.0286 (  2.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0618 (  4.0%)    0.0618 (  5.1%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0058 (  0.4%)    0.0058 (  0.5%)  HWLegalizeNames
    0.0140 (  0.9%)    0.0140 (  1.2%)  'hw.module' Pipeline
    0.0140 (  0.9%)    0.0140 (  1.2%)    PrettifyVerilog
    0.0473 (  3.1%)    0.0473 (  3.9%)  ExportVerilog emission
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5312 (100.0%)    1.2116 (100.0%)  Total

{
  totalTime: 1.223,
  maxMemory: 67194880
}
