

================================================================
== Vitis HLS Report for 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS'
================================================================
* Date:           Fri Dec 13 13:11:39 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_RESET_LINEBUFFERS_PROLOG_COLS  |       96|       96|         2|          1|          1|    96|       yes|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_V = alloca i32 1"   --->   Operation 5 'alloca' 'c_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 6 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %c_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %PROLOG_ROWS"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten"   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.59ns)   --->   "%icmp_ln1027 = icmp_eq  i7 %indvar_flatten_load, i7 96"   --->   Operation 14 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%add_ln1027 = add i7 %indvar_flatten_load, i7 1"   --->   Operation 15 'add' 'add_ln1027' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %for.inc87, void %LOOP_LOAD_WTS.exitStub"   --->   Operation 16 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c_V_load = load i6 %c_V"   --->   Operation 17 'load' 'c_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_V_load = load i2 %m_V"   --->   Operation 18 'load' 'm_V_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_load, i2 1"   --->   Operation 19 'add' 'add_ln840' <Predicate = (!icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.61ns)   --->   "%icmp_ln1027_1 = icmp_eq  i6 %c_V_load, i6 32"   --->   Operation 20 'icmp' 'icmp_ln1027_1' <Predicate = (!icmp_ln1027)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.29ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i6 0, i6 %c_V_load"   --->   Operation 21 'select' 'select_ln1027' <Predicate = (!icmp_ln1027)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln1027_2 = select i1 %icmp_ln1027_1, i2 %add_ln840, i2 %m_V_load"   --->   Operation 22 'select' 'select_ln1027_2' <Predicate = (!icmp_ln1027)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln1027_2, i5 0" [Accel.cpp:490]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln490 = zext i6 %select_ln1027" [Accel.cpp:490]   --->   Operation 24 'zext' 'zext_ln490' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln490 = add i7 %tmp_s, i7 %zext_ln490" [Accel.cpp:490]   --->   Operation 25 'add' 'add_ln490' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln490_1 = zext i7 %add_ln490" [Accel.cpp:490]   --->   Operation 26 'zext' 'zext_ln490_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lbuf_V_1_addr = getelementptr i20 %lbuf_V_1, i64 0, i64 %zext_ln490_1" [Accel.cpp:490]   --->   Operation 27 'getelementptr' 'lbuf_V_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.60ns)   --->   "%lbuf_V_1_load = load i7 %lbuf_V_1_addr" [Accel.cpp:490]   --->   Operation 28 'load' 'lbuf_V_1_load' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.60ns)   --->   "%store_ln492 = store i20 0, i7 %lbuf_V_1_addr" [Accel.cpp:492]   --->   Operation 29 'store' 'store_ln492' <Predicate = (!icmp_ln1027)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln840_18 = add i6 %select_ln1027, i6 1"   --->   Operation 30 'add' 'add_ln840_18' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln487 = store i7 %add_ln1027, i7 %indvar_flatten" [Accel.cpp:487]   --->   Operation 31 'store' 'store_ln487' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln487 = store i2 %select_ln1027_2, i2 %m_V" [Accel.cpp:487]   --->   Operation 32 'store' 'store_ln487' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln487 = store i6 %add_ln840_18, i6 %c_V" [Accel.cpp:487]   --->   Operation 33 'store' 'store_ln487' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_RESET_LINEBUFFERS_PROLOG_COLS_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lbuf_V_0_addr = getelementptr i20 %lbuf_V_0, i64 0, i64 %zext_ln490_1" [Accel.cpp:490]   --->   Operation 37 'getelementptr' 'lbuf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln487 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [Accel.cpp:487]   --->   Operation 38 'specloopname' 'specloopname_ln487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.60ns)   --->   "%lbuf_V_1_load = load i7 %lbuf_V_1_addr" [Accel.cpp:490]   --->   Operation 39 'load' 'lbuf_V_1_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 40 [1/1] (0.60ns)   --->   "%store_ln490 = store i20 %lbuf_V_1_load, i7 %lbuf_V_0_addr" [Accel.cpp:490]   --->   Operation 40 'store' 'store_ln490' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 20> <Depth = 96> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln487 = br void %PROLOG_ROWS" [Accel.cpp:487]   --->   Operation 41 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.22ns
The critical path consists of the following:
	'alloca' operation ('c.V') [3]  (0 ns)
	'load' operation ('c_V_load') on local variable 'c.V' [17]  (0 ns)
	'icmp' operation ('icmp_ln1027_1') [22]  (0.619 ns)
	'select' operation ('select_ln1027') [23]  (0.293 ns)
	'add' operation ('add_ln490', Accel.cpp:490) [28]  (0.706 ns)
	'getelementptr' operation ('lbuf_V_1_addr', Accel.cpp:490) [31]  (0 ns)
	'load' operation ('lbuf_V_1_load', Accel.cpp:490) on array 'lbuf_V_1' [33]  (0.6 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'load' operation ('lbuf_V_1_load', Accel.cpp:490) on array 'lbuf_V_1' [33]  (0.6 ns)
	'store' operation ('store_ln490', Accel.cpp:490) of variable 'lbuf_V_1_load', Accel.cpp:490 on array 'lbuf_V_0' [34]  (0.6 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
