# Five-Stage-Pipelined-RISC-V-Processor
A five-stage pipelined processor with hazard detection and forwarding units implemented on the basic RISC-V RV32I instruction set.
