{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527818572099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527818572104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 31 23:02:51 2018 " "Processing started: Thu May 31 23:02:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527818572104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818572104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818572104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527818573030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527818573030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/syscallsynthcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/syscallsynthcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818581991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818581991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818581995 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818581995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818581995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinecalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinecalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818581997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818581997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527818581999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/note.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582004 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file sintetizador/filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582007 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527818582011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file sintetizador/channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582013 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vgaadapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vgaadapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/regdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/regdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/memoryvga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/memoryvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexfont.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexfont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Tempo/Debouncer.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/clock_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/clock_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582055 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(27) " "Verilog HDL warning at Break_Interface.v(27): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527818582056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Break_Interface.v(29) " "Verilog HDL warning at Break_Interface.v(29): extended using \"x\" or \"z\"" {  } { { "Tempo/Break_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527818582056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file tempo/break_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/Break_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582057 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break break.v(74) " "Verilog HDL Declaration warning at break.v(74): \"break\" is SystemVerilog-2005 keyword" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 74 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 1 0 "Analysis & Synthesis" 0 -1 1527818582059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo/break.v 2 2 " "Found 2 design units, including 2 entities, in source file tempo/break.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_lpm_constant_kva " "Found entity 1: break_lpm_constant_kva" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582061 ""} { "Info" "ISGN_ENTITY_NAME" "2 break " "Found entity 2: break" {  } { { "Tempo/break.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Tempo/break.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/STOPWATCH_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/synthcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/synthcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/sinetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/sinetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintetizador/notetable.v 1 1 " "Found 1 design units, including 1 entities, in source file sintetizador/notetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/tecladops2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/tecladops2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouseps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouseps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/userdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/userdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/usercodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/usercodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/sysdatablock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/sysdatablock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysDataBlock " "Found entity 1: SysDataBlock" {  } { { "Memoria/SysDataBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/syscodeblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/syscodeblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 SysCodeBlock " "Found entity 1: SysCodeBlock" {  } { { "Memoria/SysCodeBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/SysCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memstore.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memstore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/MemStore.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/Memory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/memload.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/memload.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/MemLoad.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/datamemory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/datamemory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/DataMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/codememory_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/codememory_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/CodeMemory_Interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria/bootblock.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria/bootblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 BootBlock " "Found entity 1: BootBlock" {  } { { "Memoria/BootBlock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Memoria/BootBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_interface " "Found entity 1: lfsr_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/lfsr_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/ifsr_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/ifsr_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_word " "Found entity 1: lfsr_word" {  } { { "lfsr/ifsr_word.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/lfsr/ifsr_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_transmitter.v(73) " "Verilog HDL information at IrDA_transmitter.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_transmitter.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527818582155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_receiver.v(160) " "Verilog HDL information at IrDA_receiver.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_receiver.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_receiver.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527818582158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file irda/irda_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582161 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_Interface.v(46) " "Verilog HDL information at IrDA_Interface.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527818582163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582164 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IrDA_decoder.v(101) " "Verilog HDL information at IrDA_decoder.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "IrDA/IrDA_decoder.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_decoder.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527818582166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda/irda_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file irda/irda_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/display7_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/display7_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiovideo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiovideo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audiocodec_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audiocodec_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audiocodec/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audiocodec/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Registers.v(55) " "Verilog HDL warning at Registers.v(55): extended using \"x\" or \"z\"" {  } { { "CPU/Registers.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527818582199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Registers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file cpu/parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "CPU/Imm_Generator.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Imm_Generator.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardUnitM " "Found entity 1: HazardUnitM" {  } { { "CPU/HazardUnitM.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/HazardUnitM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardunitm.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardunitm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnitM " "Found entity 1: ForwardUnitM" {  } { { "CPU/ForwardUnitM.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ForwardUnitM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(265) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(265): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 265 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527818582213 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Datapath_UNI.v(312) " "Verilog HDL Module Instantiation warning at Datapath_UNI.v(312): ignored dangling comma in List of Port Connections" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 312 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1527818582213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(322) " "Verilog HDL warning at Datapath_UNI.v(322): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 322 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527818582213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(379) " "Verilog HDL warning at Datapath_UNI.v(379): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 379 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527818582213 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Datapath_UNI.v(414) " "Verilog HDL warning at Datapath_UNI.v(414): extended using \"x\" or \"z\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 414 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1527818582213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/datapath_uni.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/datapath_uni.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ctrl_transf.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ctrl_transf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_transf " "Found entity 1: ctrl_transf" {  } { { "CPU/Ctrl_Transf.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Ctrl_Transf.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CPU/Control.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "CPU/ALUControl.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALUControl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/ALU.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/TopDE.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527818582233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oZero Datapath_UNI.v(270) " "Verilog HDL Implicit Net warning at Datapath_UNI.v(270): created implicit net for \"oZero\"" {  } { { "CPU/Datapath_UNI.v" "" { Text "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/CPU/Datapath_UNI.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527818582234 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Waveform2 " "Top-level design entity \"Waveform2\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1527818582383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg " "Generated suppressed messages file D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527818582628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 31 23:03:02 2018 " "Processing ended: Thu May 31 23:03:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527818582628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527818582628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527818582628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527818582628 ""}
