{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606409227247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 10:47:06 2020 " "Processing started: Thu Nov 26 10:47:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606409227252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1606409227252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1606409227252 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1606409227382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1606409229398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1606409229398 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1606409229473 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1606409229473 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1606409233119 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1606409233959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1606409234089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606409236485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606409236485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.215 " "Worst-case setup slack is -2.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409236510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409236510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.215             -19.763 iCLK  " "   -2.215             -19.763 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409236510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409236510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409236920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409236920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 iCLK  " "    0.324               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409236920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409236920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606409236960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606409236990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.620 " "Worst-case minimum pulse width slack is 9.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409237040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409237040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.620               0.000 iCLK  " "    9.620               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409237040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409237040 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409239986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409239986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409239986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409239986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.474 ns " "Worst Case Available Settling Time: 17.474 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409239986 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409239986 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409239986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.215 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.215" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240636 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240636 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409240636 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.215 (VIOLATED) " "Path #1: Setup slack is -2.215 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:1:dff_i\|s_Q " "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:1:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.232     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q " "     3.327      0.232     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.000 FF  CELL  counter\|reg\|\\G1:29:dff_i\|s_Q\|q " "     3.327      0.000 FF  CELL  counter\|reg\|\\G1:29:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.369 FF    IC  s_IMemAddr\[2\]~2\|datad " "     3.696      0.369 FF    IC  s_IMemAddr\[2\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.125 FF  CELL  s_IMemAddr\[2\]~2\|combout " "     3.821      0.125 FF  CELL  s_IMemAddr\[2\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.189      2.368 FF    IC  IMem\|ram~44670\|datab " "     6.189      2.368 FF    IC  IMem\|ram~44670\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.582      0.393 FF  CELL  IMem\|ram~44670\|combout " "     6.582      0.393 FF  CELL  IMem\|ram~44670\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.809      0.227 FF    IC  IMem\|ram~44671\|datad " "     6.809      0.227 FF    IC  IMem\|ram~44671\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.934      0.125 FF  CELL  IMem\|ram~44671\|combout " "     6.934      0.125 FF  CELL  IMem\|ram~44671\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.514      1.580 FF    IC  IMem\|ram~44679\|datad " "     8.514      1.580 FF    IC  IMem\|ram~44679\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.639      0.125 FF  CELL  IMem\|ram~44679\|combout " "     8.639      0.125 FF  CELL  IMem\|ram~44679\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.866      0.227 FF    IC  IMem\|ram~44690\|datad " "     8.866      0.227 FF    IC  IMem\|ram~44690\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.991      0.125 FF  CELL  IMem\|ram~44690\|combout " "     8.991      0.125 FF  CELL  IMem\|ram~44690\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.793      1.802 FF    IC  IMem\|ram~44701\|datad " "    10.793      1.802 FF    IC  IMem\|ram~44701\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.943      0.150 FR  CELL  IMem\|ram~44701\|combout " "    10.943      0.150 FR  CELL  IMem\|ram~44701\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.147      0.204 RR    IC  IMem\|ram~44702\|datad " "    11.147      0.204 RR    IC  IMem\|ram~44702\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.302      0.155 RR  CELL  IMem\|ram~44702\|combout " "    11.302      0.155 RR  CELL  IMem\|ram~44702\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.508      0.206 RR    IC  IMem\|ram~44745\|datad " "    11.508      0.206 RR    IC  IMem\|ram~44745\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.663      0.155 RR  CELL  IMem\|ram~44745\|combout " "    11.663      0.155 RR  CELL  IMem\|ram~44745\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.867      0.204 RR    IC  IMem\|ram~44916\|datad " "    11.867      0.204 RR    IC  IMem\|ram~44916\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.022      0.155 RR  CELL  IMem\|ram~44916\|combout " "    12.022      0.155 RR  CELL  IMem\|ram~44916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.742      0.720 RR    IC  IMem\|ram~45087\|datad " "    12.742      0.720 RR    IC  IMem\|ram~45087\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.897      0.155 RR  CELL  IMem\|ram~45087\|combout " "    12.897      0.155 RR  CELL  IMem\|ram~45087\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.124      0.227 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|datad " "    13.124      0.227 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.279      0.155 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|combout " "    13.279      0.155 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.483      0.204 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|datad " "    13.483      0.204 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.638      0.155 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|combout " "    13.638      0.155 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.864      0.226 RR    IC  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|datad " "    13.864      0.226 RR    IC  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.019      0.155 RR  CELL  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|combout " "    14.019      0.155 RR  CELL  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.246      0.227 RR    IC  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|datad " "    14.246      0.227 RR    IC  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.401      0.155 RR  CELL  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|combout " "    14.401      0.155 RR  CELL  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.628      0.227 RR    IC  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|datad " "    14.628      0.227 RR    IC  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.783      0.155 RR  CELL  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|combout " "    14.783      0.155 RR  CELL  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.190      0.407 RR    IC  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|datad " "    15.190      0.407 RR    IC  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.345      0.155 RR  CELL  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|combout " "    15.345      0.155 RR  CELL  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.573      0.228 RR    IC  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|datad " "    15.573      0.228 RR    IC  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.728      0.155 RR  CELL  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|combout " "    15.728      0.155 RR  CELL  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.955      0.227 RR    IC  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|datad " "    15.955      0.227 RR    IC  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.110      0.155 RR  CELL  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|combout " "    16.110      0.155 RR  CELL  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.337      0.227 RR    IC  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|datad " "    16.337      0.227 RR    IC  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.492      0.155 RR  CELL  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|combout " "    16.492      0.155 RR  CELL  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.719      0.227 RR    IC  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|datad " "    16.719      0.227 RR    IC  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.874      0.155 RR  CELL  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|combout " "    16.874      0.155 RR  CELL  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.101      0.227 RR    IC  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|datad " "    17.101      0.227 RR    IC  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.256      0.155 RR  CELL  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|combout " "    17.256      0.155 RR  CELL  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.486      0.230 RR    IC  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|datad " "    17.486      0.230 RR    IC  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.641      0.155 RR  CELL  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|combout " "    17.641      0.155 RR  CELL  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.865      0.224 RR    IC  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|datac " "    17.865      0.224 RR    IC  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.152      0.287 RR  CELL  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|combout " "    18.152      0.287 RR  CELL  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.381      0.229 RR    IC  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|datad " "    18.381      0.229 RR    IC  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.536      0.155 RR  CELL  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|combout " "    18.536      0.155 RR  CELL  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.750      0.214 RR    IC  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|datad " "    18.750      0.214 RR    IC  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.905      0.155 RR  CELL  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|combout " "    18.905      0.155 RR  CELL  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.292      0.387 RR    IC  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|datad " "    19.292      0.387 RR    IC  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.447      0.155 RR  CELL  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|combout " "    19.447      0.155 RR  CELL  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.658      0.211 RR    IC  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|datad " "    19.658      0.211 RR    IC  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.813      0.155 RR  CELL  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|combout " "    19.813      0.155 RR  CELL  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.024      0.211 RR    IC  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|datad " "    20.024      0.211 RR    IC  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.179      0.155 RR  CELL  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|combout " "    20.179      0.155 RR  CELL  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.392      0.213 RR    IC  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|datad " "    20.392      0.213 RR    IC  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.547      0.155 RR  CELL  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|combout " "    20.547      0.155 RR  CELL  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.972      0.425 RR    IC  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|datad " "    20.972      0.425 RR    IC  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.127      0.155 RR  CELL  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|combout " "    21.127      0.155 RR  CELL  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.355      0.228 RR    IC  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|datad " "    21.355      0.228 RR    IC  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.510      0.155 RR  CELL  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|combout " "    21.510      0.155 RR  CELL  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.737      0.227 RR    IC  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|datad " "    21.737      0.227 RR    IC  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.892      0.155 RR  CELL  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|combout " "    21.892      0.155 RR  CELL  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.119      0.227 RR    IC  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|datad " "    22.119      0.227 RR    IC  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.274      0.155 RR  CELL  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|combout " "    22.274      0.155 RR  CELL  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.501      0.227 RR    IC  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|datad " "    22.501      0.227 RR    IC  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.656      0.155 RR  CELL  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|combout " "    22.656      0.155 RR  CELL  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.884      0.228 RR    IC  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|datad " "    22.884      0.228 RR    IC  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.039      0.155 RR  CELL  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|combout " "    23.039      0.155 RR  CELL  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.265      0.226 RR    IC  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|datad " "    23.265      0.226 RR    IC  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.420      0.155 RR  CELL  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|combout " "    23.420      0.155 RR  CELL  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.643      0.223 RR    IC  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|datac " "    23.643      0.223 RR    IC  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.930      0.287 RR  CELL  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|combout " "    23.930      0.287 RR  CELL  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.143      0.213 RR    IC  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|datad " "    24.143      0.213 RR    IC  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.298      0.155 RR  CELL  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|combout " "    24.298      0.155 RR  CELL  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.524      0.226 RR    IC  counter\|next_pc\[1\]~28\|datad " "    24.524      0.226 RR    IC  counter\|next_pc\[1\]~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.679      0.155 RR  CELL  counter\|next_pc\[1\]~28\|combout " "    24.679      0.155 RR  CELL  counter\|next_pc\[1\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.885      0.206 RR    IC  counter\|next_pc\[1\]~29\|datad " "    24.885      0.206 RR    IC  counter\|next_pc\[1\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.024      0.139 RF  CELL  counter\|next_pc\[1\]~29\|combout " "    25.024      0.139 RF  CELL  counter\|next_pc\[1\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.258      0.234 FF    IC  counter\|next_pc\[1\]~32\|datac " "    25.258      0.234 FF    IC  counter\|next_pc\[1\]~32\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.539      0.281 FF  CELL  counter\|next_pc\[1\]~32\|combout " "    25.539      0.281 FF  CELL  counter\|next_pc\[1\]~32\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.539      0.000 FF    IC  counter\|reg\|\\G1:1:dff_i\|s_Q\|d " "    25.539      0.000 FF    IC  counter\|reg\|\\G1:1:dff_i\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.643      0.104 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:1:dff_i\|s_Q " "    25.643      0.104 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:1:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.422      3.422  R        clock network delay " "    23.422      3.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.008           clock pessimism removed " "    23.430      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.410     -0.020           clock uncertainty " "    23.410     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.428      0.018     uTsu  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:1:dff_i\|s_Q " "    23.428      0.018     uTsu  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:1:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.643 " "Data Arrival Time  :    25.643" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.428 " "Data Required Time :    23.428" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.215 (VIOLATED) " "Slack              :    -2.215 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409240641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409240641 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.324 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409241126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.324  " "Path #1: Hold slack is 0.324 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q " "From Node    : EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      2.970  R        clock network delay " "     2.970      2.970  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.232     uTco  EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q " "     3.202      0.232     uTco  EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.202      0.000 RR  CELL  EX_MEMReg\|MuxOut\|\\G1:29:dff_i\|s_Q\|q " "     3.202      0.000 RR  CELL  EX_MEMReg\|MuxOut\|\\G1:29:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.891      0.689 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     3.891      0.689 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.963      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      3.449  R        clock network delay " "     3.449      3.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417     -0.032           clock pessimism removed " "     3.417     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417      0.000           clock uncertainty " "     3.417      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.639      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.639      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.963 " "Data Arrival Time  :     3.963" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.639 " "Data Required Time :     3.639" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.324  " "Slack              :     0.324 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409241126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409241126 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606409241131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1606409241236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1606409246630 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1606409249855 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1606409249855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.527 " "Worst-case setup slack is -0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409249880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409249880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527              -1.042 iCLK  " "   -0.527              -1.042 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409249880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409249880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409250275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409250275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 iCLK  " "    0.334               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409250275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409250275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606409250305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606409250335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.642 " "Worst-case minimum pulse width slack is 9.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409250390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409250390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.642               0.000 iCLK  " "    9.642               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409250390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409250390 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409253300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409253300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409253300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409253300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.281 ns " "Worst Case Available Settling Time: 19.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409253300 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409253300 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409253300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.527 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.527" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409253960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.527 (VIOLATED) " "Path #1: Setup slack is -0.527 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q " "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.812      2.812  R        clock network delay " "     2.812      2.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025      0.213     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q " "     3.025      0.213     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.025      0.000 FF  CELL  counter\|reg\|\\G1:29:dff_i\|s_Q\|q " "     3.025      0.000 FF  CELL  counter\|reg\|\\G1:29:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.359      0.334 FF    IC  s_IMemAddr\[2\]~2\|datad " "     3.359      0.334 FF    IC  s_IMemAddr\[2\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.469      0.110 FF  CELL  s_IMemAddr\[2\]~2\|combout " "     3.469      0.110 FF  CELL  s_IMemAddr\[2\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.598      2.129 FF    IC  IMem\|ram~44670\|datab " "     5.598      2.129 FF    IC  IMem\|ram~44670\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.947      0.349 FF  CELL  IMem\|ram~44670\|combout " "     5.947      0.349 FF  CELL  IMem\|ram~44670\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.154      0.207 FF    IC  IMem\|ram~44671\|datad " "     6.154      0.207 FF    IC  IMem\|ram~44671\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.288      0.134 FR  CELL  IMem\|ram~44671\|combout " "     6.288      0.134 FR  CELL  IMem\|ram~44671\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.775      1.487 RR    IC  IMem\|ram~44679\|datad " "     7.775      1.487 RR    IC  IMem\|ram~44679\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.919      0.144 RR  CELL  IMem\|ram~44679\|combout " "     7.919      0.144 RR  CELL  IMem\|ram~44679\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.107      0.188 RR    IC  IMem\|ram~44690\|datad " "     8.107      0.188 RR    IC  IMem\|ram~44690\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.251      0.144 RR  CELL  IMem\|ram~44690\|combout " "     8.251      0.144 RR  CELL  IMem\|ram~44690\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.879      1.628 RR    IC  IMem\|ram~44701\|datad " "     9.879      1.628 RR    IC  IMem\|ram~44701\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.023      0.144 RR  CELL  IMem\|ram~44701\|combout " "    10.023      0.144 RR  CELL  IMem\|ram~44701\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.211      0.188 RR    IC  IMem\|ram~44702\|datad " "    10.211      0.188 RR    IC  IMem\|ram~44702\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.355      0.144 RR  CELL  IMem\|ram~44702\|combout " "    10.355      0.144 RR  CELL  IMem\|ram~44702\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.545      0.190 RR    IC  IMem\|ram~44745\|datad " "    10.545      0.190 RR    IC  IMem\|ram~44745\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.689      0.144 RR  CELL  IMem\|ram~44745\|combout " "    10.689      0.144 RR  CELL  IMem\|ram~44745\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.877      0.188 RR    IC  IMem\|ram~44916\|datad " "    10.877      0.188 RR    IC  IMem\|ram~44916\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.021      0.144 RR  CELL  IMem\|ram~44916\|combout " "    11.021      0.144 RR  CELL  IMem\|ram~44916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.700      0.679 RR    IC  IMem\|ram~45087\|datad " "    11.700      0.679 RR    IC  IMem\|ram~45087\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.844      0.144 RR  CELL  IMem\|ram~45087\|combout " "    11.844      0.144 RR  CELL  IMem\|ram~45087\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.053      0.209 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|datad " "    12.053      0.209 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.197      0.144 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|combout " "    12.197      0.144 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.385      0.188 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|datad " "    12.385      0.188 RR    IC  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.529      0.144 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|combout " "    12.529      0.144 RR  CELL  counter\|immedate_adder\|\\G1:29:adder_i\|org2_1\|o_z~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.737      0.208 RR    IC  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|datad " "    12.737      0.208 RR    IC  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.881      0.144 RR  CELL  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|combout " "    12.881      0.144 RR  CELL  counter\|immedate_adder\|\\G1:28:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.091      0.210 RR    IC  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|datad " "    13.091      0.210 RR    IC  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.235      0.144 RR  CELL  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|combout " "    13.235      0.144 RR  CELL  counter\|immedate_adder\|\\G1:27:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.444      0.209 RR    IC  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|datad " "    13.444      0.209 RR    IC  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.588      0.144 RR  CELL  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|combout " "    13.588      0.144 RR  CELL  counter\|immedate_adder\|\\G1:26:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.974      0.386 RR    IC  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|datad " "    13.974      0.386 RR    IC  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.118      0.144 RR  CELL  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|combout " "    14.118      0.144 RR  CELL  counter\|immedate_adder\|\\G1:25:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.328      0.210 RR    IC  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|datad " "    14.328      0.210 RR    IC  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472      0.144 RR  CELL  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|combout " "    14.472      0.144 RR  CELL  counter\|immedate_adder\|\\G1:24:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.682      0.210 RR    IC  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|datad " "    14.682      0.210 RR    IC  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.826      0.144 RR  CELL  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|combout " "    14.826      0.144 RR  CELL  counter\|immedate_adder\|\\G1:23:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.036      0.210 RR    IC  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|datad " "    15.036      0.210 RR    IC  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.180      0.144 RR  CELL  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|combout " "    15.180      0.144 RR  CELL  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.389      0.209 RR    IC  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|datad " "    15.389      0.209 RR    IC  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.533      0.144 RR  CELL  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|combout " "    15.533      0.144 RR  CELL  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.742      0.209 RR    IC  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|datad " "    15.742      0.209 RR    IC  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.886      0.144 RR  CELL  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|combout " "    15.886      0.144 RR  CELL  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.098      0.212 RR    IC  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|datad " "    16.098      0.212 RR    IC  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.242      0.144 RR  CELL  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|combout " "    16.242      0.144 RR  CELL  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.447      0.205 RR    IC  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|datac " "    16.447      0.205 RR    IC  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.712      0.265 RR  CELL  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|combout " "    16.712      0.265 RR  CELL  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.923      0.211 RR    IC  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|datad " "    16.923      0.211 RR    IC  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.067      0.144 RR  CELL  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|combout " "    17.067      0.144 RR  CELL  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.264      0.197 RR    IC  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|datad " "    17.264      0.197 RR    IC  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.408      0.144 RR  CELL  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|combout " "    17.408      0.144 RR  CELL  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.775      0.367 RR    IC  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|datad " "    17.775      0.367 RR    IC  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.919      0.144 RR  CELL  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|combout " "    17.919      0.144 RR  CELL  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.113      0.194 RR    IC  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|datad " "    18.113      0.194 RR    IC  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.257      0.144 RR  CELL  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|combout " "    18.257      0.144 RR  CELL  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.451      0.194 RR    IC  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|datad " "    18.451      0.194 RR    IC  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.595      0.144 RR  CELL  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|combout " "    18.595      0.144 RR  CELL  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.791      0.196 RR    IC  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|datad " "    18.791      0.196 RR    IC  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.935      0.144 RR  CELL  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|combout " "    18.935      0.144 RR  CELL  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.338      0.403 RR    IC  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|datad " "    19.338      0.403 RR    IC  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.482      0.144 RR  CELL  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|combout " "    19.482      0.144 RR  CELL  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.692      0.210 RR    IC  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|datad " "    19.692      0.210 RR    IC  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.836      0.144 RR  CELL  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|combout " "    19.836      0.144 RR  CELL  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.045      0.209 RR    IC  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|datad " "    20.045      0.209 RR    IC  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.189      0.144 RR  CELL  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|combout " "    20.189      0.144 RR  CELL  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.398      0.209 RR    IC  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|datad " "    20.398      0.209 RR    IC  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.542      0.144 RR  CELL  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|combout " "    20.542      0.144 RR  CELL  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.752      0.210 RR    IC  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|datad " "    20.752      0.210 RR    IC  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.896      0.144 RR  CELL  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|combout " "    20.896      0.144 RR  CELL  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.106      0.210 RR    IC  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|datad " "    21.106      0.210 RR    IC  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.250      0.144 RR  CELL  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|combout " "    21.250      0.144 RR  CELL  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.458      0.208 RR    IC  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|datad " "    21.458      0.208 RR    IC  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.602      0.144 RR  CELL  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|combout " "    21.602      0.144 RR  CELL  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.807      0.205 RR    IC  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|datac " "    21.807      0.205 RR    IC  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.072      0.265 RR  CELL  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|combout " "    22.072      0.265 RR  CELL  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.268      0.196 RR    IC  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|datad " "    22.268      0.196 RR    IC  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.412      0.144 RR  CELL  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|combout " "    22.412      0.144 RR  CELL  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.089      0.677 RR    IC  counter\|next_pc\[2\]~34\|datad " "    23.089      0.677 RR    IC  counter\|next_pc\[2\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.233      0.144 RR  CELL  counter\|next_pc\[2\]~34\|combout " "    23.233      0.144 RR  CELL  counter\|next_pc\[2\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.423      0.190 RR    IC  counter\|next_pc\[2\]~35\|datad " "    23.423      0.190 RR    IC  counter\|next_pc\[2\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.567      0.144 RR  CELL  counter\|next_pc\[2\]~35\|combout " "    23.567      0.144 RR  CELL  counter\|next_pc\[2\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.567      0.000 RR    IC  counter\|reg\|\\G1:2:dff_i\|s_Q\|d " "    23.567      0.000 RR    IC  counter\|reg\|\\G1:2:dff_i\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.647      0.080 RR  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q " "    23.647      0.080 RR  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.114      3.114  R        clock network delay " "    23.114      3.114  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.121      0.007           clock pessimism removed " "    23.121      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.101     -0.020           clock uncertainty " "    23.101     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.120      0.019     uTsu  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q " "    23.120      0.019     uTsu  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.647 " "Data Arrival Time  :    23.647" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.120 " "Data Required Time :    23.120" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.527 (VIOLATED) " "Slack              :    -0.527 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409253960 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409253960 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409254450 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.334  " "Path #1: Hold slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q " "From Node    : EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.699      2.699  R        clock network delay " "     2.699      2.699  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.213     uTco  EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q " "     2.912      0.213     uTco  EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.912      0.000 RR  CELL  EX_MEMReg\|MuxOut\|\\G1:29:dff_i\|s_Q\|q " "     2.912      0.000 RR  CELL  EX_MEMReg\|MuxOut\|\\G1:29:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.561      0.649 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     3.561      0.649 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.634      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      3.127  R        clock network delay " "     3.127      3.127  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099     -0.028           clock pessimism removed " "     3.099     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000           clock uncertainty " "     3.099      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.300      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.300      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.634 " "Data Arrival Time  :     3.634" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.300 " "Data Required Time :     3.300" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409254450 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409254450 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1606409254455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.756 " "Worst-case setup slack is 8.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.756               0.000 iCLK  " "    8.756               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409256470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.124 " "Worst-case hold slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 iCLK  " "    0.124               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409256865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606409256895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1606409256925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.369 " "Worst-case minimum pulse width slack is 9.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.369               0.000 iCLK  " "    9.369               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1606409256980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1606409256980 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409259935 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409259935 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409259935 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409259935 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.558 ns " "Worst Case Available Settling Time: 28.558 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409259935 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1606409259935 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409259935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.756 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.756" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409260575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.756  " "Path #1: Setup slack is 8.756 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:27:dff_i\|s_Q " "From Node    : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:27:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q " "To Node      : pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.662      1.662  R        clock network delay " "     1.662      1.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.767      0.105     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:27:dff_i\|s_Q " "     1.767      0.105     uTco  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:27:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.767      0.000 FF  CELL  counter\|reg\|\\G1:27:dff_i\|s_Q\|q " "     1.767      0.000 FF  CELL  counter\|reg\|\\G1:27:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.932      0.165 FF    IC  s_IMemAddr\[4\]~7\|datad " "     1.932      0.165 FF    IC  s_IMemAddr\[4\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      0.063 FF  CELL  s_IMemAddr\[4\]~7\|combout " "     1.995      0.063 FF  CELL  s_IMemAddr\[4\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      1.438 FF    IC  IMem\|ram~50229\|dataa " "     3.433      1.438 FF    IC  IMem\|ram~50229\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.205 FR  CELL  IMem\|ram~50229\|combout " "     3.638      0.205 FR  CELL  IMem\|ram~50229\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.729      0.091 RR    IC  IMem\|ram~50230\|datad " "     3.729      0.091 RR    IC  IMem\|ram~50230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.795      0.066 RF  CELL  IMem\|ram~50230\|combout " "     3.795      0.066 RF  CELL  IMem\|ram~50230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.976 FF    IC  IMem\|ram~50231\|datac " "     4.771      0.976 FF    IC  IMem\|ram~50231\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.904      0.133 FF  CELL  IMem\|ram~50231\|combout " "     4.904      0.133 FF  CELL  IMem\|ram~50231\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.039      0.135 FF    IC  IMem\|ram~50232\|dataa " "     5.039      0.135 FF    IC  IMem\|ram~50232\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.232      0.193 FF  CELL  IMem\|ram~50232\|combout " "     5.232      0.193 FF  CELL  IMem\|ram~50232\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.363      0.131 FF    IC  IMem\|ram~50243\|datab " "     5.363      0.131 FF    IC  IMem\|ram~50243\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.556      0.193 FF  CELL  IMem\|ram~50243\|combout " "     5.556      0.193 FF  CELL  IMem\|ram~50243\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.621      1.065 FF    IC  IMem\|ram~50371\|dataa " "     6.621      1.065 FF    IC  IMem\|ram~50371\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.825      0.204 FF  CELL  IMem\|ram~50371\|combout " "     6.825      0.204 FF  CELL  IMem\|ram~50371\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.934      0.109 FF    IC  IMem\|ram~50372\|datad " "     6.934      0.109 FF    IC  IMem\|ram~50372\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.997      0.063 FF  CELL  IMem\|ram~50372\|combout " "     6.997      0.063 FF  CELL  IMem\|ram~50372\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.107      0.110 FF    IC  IMem\|ram~50543\|datac " "     7.107      0.110 FF    IC  IMem\|ram~50543\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.240      0.133 FF  CELL  IMem\|ram~50543\|combout " "     7.240      0.133 FF  CELL  IMem\|ram~50543\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.348      0.108 FF    IC  EX_jumpLocation\[22\]~13\|datad " "     7.348      0.108 FF    IC  EX_jumpLocation\[22\]~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.411      0.063 FF  CELL  EX_jumpLocation\[22\]~13\|combout " "     7.411      0.063 FF  CELL  EX_jumpLocation\[22\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.520      0.109 FF    IC  EX_jumpLocation\[22\]~14\|datac " "     7.520      0.109 FF    IC  EX_jumpLocation\[22\]~14\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.653      0.133 FF  CELL  EX_jumpLocation\[22\]~14\|combout " "     7.653      0.133 FF  CELL  EX_jumpLocation\[22\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.481      0.828 FF    IC  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|datac " "     8.481      0.828 FF    IC  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.614      0.133 FF  CELL  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|combout " "     8.614      0.133 FF  CELL  counter\|immedate_adder\|\\G1:22:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.732      0.118 FF    IC  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|datad " "     8.732      0.118 FF    IC  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.795      0.063 FF  CELL  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|combout " "     8.795      0.063 FF  CELL  counter\|immedate_adder\|\\G1:21:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.914      0.119 FF    IC  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|datad " "     8.914      0.119 FF    IC  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.977      0.063 FF  CELL  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|combout " "     8.977      0.063 FF  CELL  counter\|immedate_adder\|\\G1:20:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.100      0.123 FF    IC  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|datad " "     9.100      0.123 FF    IC  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.163      0.063 FF  CELL  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|combout " "     9.163      0.063 FF  CELL  counter\|immedate_adder\|\\G1:19:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.285      0.122 FF    IC  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|datac " "     9.285      0.122 FF    IC  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.418      0.133 FF  CELL  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|combout " "     9.418      0.133 FF  CELL  counter\|immedate_adder\|\\G1:18:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.540      0.122 FF    IC  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|datad " "     9.540      0.122 FF    IC  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.603      0.063 FF  CELL  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|combout " "     9.603      0.063 FF  CELL  counter\|immedate_adder\|\\G1:17:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.719      0.116 FF    IC  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|datad " "     9.719      0.116 FF    IC  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.782      0.063 FF  CELL  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|combout " "     9.782      0.063 FF  CELL  counter\|immedate_adder\|\\G1:16:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.984      0.202 FF    IC  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|datad " "     9.984      0.202 FF    IC  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.047      0.063 FF  CELL  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|combout " "    10.047      0.063 FF  CELL  counter\|immedate_adder\|\\G1:15:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.161      0.114 FF    IC  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|datad " "    10.161      0.114 FF    IC  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.224      0.063 FF  CELL  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|combout " "    10.224      0.063 FF  CELL  counter\|immedate_adder\|\\G1:14:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.335      0.111 FF    IC  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|datad " "    10.335      0.111 FF    IC  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.398      0.063 FF  CELL  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|combout " "    10.398      0.063 FF  CELL  counter\|immedate_adder\|\\G1:13:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.512      0.114 FF    IC  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|datad " "    10.512      0.114 FF    IC  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.575      0.063 FF  CELL  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|combout " "    10.575      0.063 FF  CELL  counter\|immedate_adder\|\\G1:12:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.791      0.216 FF    IC  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|datad " "    10.791      0.216 FF    IC  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.854      0.063 FF  CELL  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|combout " "    10.854      0.063 FF  CELL  counter\|immedate_adder\|\\G1:11:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.975      0.121 FF    IC  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|datad " "    10.975      0.121 FF    IC  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.038      0.063 FF  CELL  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|combout " "    11.038      0.063 FF  CELL  counter\|immedate_adder\|\\G1:10:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.157      0.119 FF    IC  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|datad " "    11.157      0.119 FF    IC  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.220      0.063 FF  CELL  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|combout " "    11.220      0.063 FF  CELL  counter\|immedate_adder\|\\G1:9:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.339      0.119 FF    IC  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|datad " "    11.339      0.119 FF    IC  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.402      0.063 FF  CELL  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|combout " "    11.402      0.063 FF  CELL  counter\|immedate_adder\|\\G1:8:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.521      0.119 FF    IC  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|datad " "    11.521      0.119 FF    IC  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.584      0.063 FF  CELL  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|combout " "    11.584      0.063 FF  CELL  counter\|immedate_adder\|\\G1:7:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.705      0.121 FF    IC  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|datad " "    11.705      0.121 FF    IC  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.768      0.063 FF  CELL  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|combout " "    11.768      0.063 FF  CELL  counter\|immedate_adder\|\\G1:6:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.887      0.119 FF    IC  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|datad " "    11.887      0.119 FF    IC  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.950      0.063 FF  CELL  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|combout " "    11.950      0.063 FF  CELL  counter\|immedate_adder\|\\G1:5:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.071      0.121 FF    IC  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|datac " "    12.071      0.121 FF    IC  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.204      0.133 FF  CELL  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|combout " "    12.204      0.133 FF  CELL  counter\|immedate_adder\|\\G1:4:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.320      0.116 FF    IC  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|datad " "    12.320      0.116 FF    IC  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.383      0.063 FF  CELL  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|combout " "    12.383      0.063 FF  CELL  counter\|immedate_adder\|\\G1:3:adder_i\|org2_1\|o_z~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.760      0.377 FF    IC  counter\|next_pc\[2\]~34\|datad " "    12.760      0.377 FF    IC  counter\|next_pc\[2\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.823      0.063 FF  CELL  counter\|next_pc\[2\]~34\|combout " "    12.823      0.063 FF  CELL  counter\|next_pc\[2\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.932      0.109 FF    IC  counter\|next_pc\[2\]~35\|datad " "    12.932      0.109 FF    IC  counter\|next_pc\[2\]~35\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.995      0.063 FF  CELL  counter\|next_pc\[2\]~35\|combout " "    12.995      0.063 FF  CELL  counter\|next_pc\[2\]~35\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.995      0.000 FF    IC  counter\|reg\|\\G1:2:dff_i\|s_Q\|d " "    12.995      0.000 FF    IC  counter\|reg\|\\G1:2:dff_i\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.045      0.050 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q " "    13.045      0.050 FF  CELL  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.809      1.809  R        clock network delay " "    21.809      1.809  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.814      0.005           clock pessimism removed " "    21.814      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.794     -0.020           clock uncertainty " "    21.794     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.801      0.007     uTsu  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q " "    21.801      0.007     uTsu  pc:counter\|register_nbit_struct:reg\|dffg:\\G1:2:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.045 " "Data Arrival Time  :    13.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.801 " "Data Required Time :    21.801" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.756  " "Slack              :     8.756 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409260575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409260575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409261065 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.124  " "Path #1: Hold slack is 0.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q " "From Node    : EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.589      1.589  R        clock network delay " "     1.589      1.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.105     uTco  EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q " "     1.694      0.105     uTco  EX_MEM:EX_MEMReg\|register_nbit_struct:MuxOut\|dffg:\\G1:29:dff_i\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.000 RR  CELL  EX_MEMReg\|MuxOut\|\\G1:29:dff_i\|s_Q\|q " "     1.694      0.000 RR  CELL  EX_MEMReg\|MuxOut\|\\G1:29:dff_i\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.014      0.320 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\] " "     2.014      0.320 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.050      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.050      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      1.842  R        clock network delay " "     1.842      1.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822     -0.020           clock pessimism removed " "     1.822     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.000           clock uncertainty " "     1.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.926      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.050 " "Data Arrival Time  :     2.050" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.926 " "Data Required Time :     1.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.124  " "Slack              :     0.124 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1606409261065 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1606409261065 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606409266934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1606409271974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5289 " "Peak virtual memory: 5289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606409272639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 10:47:52 2020 " "Processing ended: Thu Nov 26 10:47:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606409272639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606409272639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606409272639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1606409272639 ""}
