#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 12 16:11:45 2023
# Process ID: 6508
# Current directory: C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.runs/synth_1
# Command line: vivado.exe -log text_LCD_shift.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source text_LCD_shift.tcl
# Log file: C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.runs/synth_1/text_LCD_shift.vds
# Journal file: C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.runs/synth_1\vivado.jou
# Running On: BAYERNchampions, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
source text_LCD_shift.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 449.352 ; gain = 164.387
Command: synth_design -top text_LCD_shift -part xc7s75fgga484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s75'
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1269.059 ; gain = 411.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'text_LCD_shift' [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/sources_1/new/text_LCD_shift.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/sources_1/new/text_LCD_shift.v:52]
INFO: [Synth 8-6155] done synthesizing module 'text_LCD_shift' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/sources_1/new/text_LCD_shift.v:22]
WARNING: [Synth 8-7137] Register LED_out_reg in module text_LCD_shift has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/sources_1/new/text_LCD_shift.v:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1358.316 ; gain = 500.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1358.316 ; gain = 500.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1358.316 ; gain = 500.852
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1358.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/constrs_1/new/shift.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/constrs_1/new/shift.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/constrs_1/new/shift.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/constrs_1/new/shift.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.srcs/constrs_1/new/shift.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/text_LCD_shift_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/text_LCD_shift_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1408.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s75fgga484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'text_LCD_shift'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   DELAY |                         00000001 |                              000
            FUNCTION_SET |                         00000010 |                              001
              DISP_ONOFF |                         00000100 |                              011
              ENTRY_MODE |                         00001000 |                              010
                   LINE1 |                         00010000 |                              100
                   LINE2 |                         00100000 |                              101
                 DELAY_T |                         01000000 |                              110
                   SHIFT |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'text_LCD_shift'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 1     
	  18 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 9     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 140 (col length:80)
BRAMs: 180 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|text_LCD_shift | LCD_DATA   | 32x8          | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:01:16 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:16 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:16 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |     2|
|4     |LUT2   |   225|
|5     |LUT3   |     8|
|6     |LUT4   |    14|
|7     |LUT5   |    18|
|8     |LUT6   |    21|
|9     |FDCE   |    79|
|10    |FDPE   |     3|
|11    |FDRE   |     8|
|12    |IBUF   |     2|
|13    |OBUF   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1408.410 ; gain = 550.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1408.410 ; gain = 500.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1408.410 ; gain = 550.945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1408.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bbf965c7
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:46 . Memory (MB): peak = 1408.895 ; gain = 959.543
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/82106/Documents/GitHub/ECE_exp2/week11/text_LCD/text_LCD_shift/text_LCD_shift/text_LCD_shift.runs/synth_1/text_LCD_shift.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file text_LCD_shift_utilization_synth.rpt -pb text_LCD_shift_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 16:13:46 2023...
