TimeQuest Timing Analyzer report for top
Thu Mar 22 15:15:27 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 214.41 MHz ; 214.41 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -3.664 ; -403.755           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.433 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -301.887                         ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                             ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.664 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.584      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.655 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.080      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.575 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.576     ; 4.000      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.560 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.465      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.556 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.476      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.521 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.946      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.493 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.576     ; 3.918      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.490 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.410      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.489 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.096     ; 4.394      ;
; -3.473 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.081     ; 4.393      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                               ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.453 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[1]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[2]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[2]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[0]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[0]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.493 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.785      ;
; 0.500 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[4]       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.792      ;
; 0.502 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.794      ;
; 0.509 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[3]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[5]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.804      ;
; 0.517 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_YEAR                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.809      ;
; 0.520 ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.813      ;
; 0.526 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[1]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.535 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.827      ;
; 0.535 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.828      ;
; 0.543 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.835      ;
; 0.548 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.840      ;
; 0.556 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.080      ; 0.848      ;
; 0.557 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.849      ;
; 0.621 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.576      ; 1.409      ;
; 0.622 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; clk          ; clk         ; 0.000        ; 0.576      ; 1.410      ;
; 0.623 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.576      ; 1.411      ;
; 0.631 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[14]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.575      ; 1.418      ;
; 0.639 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.576      ; 1.427      ;
; 0.641 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.576      ; 1.429      ;
; 0.643 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.937      ;
; 0.645 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.937      ;
; 0.646 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[4]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.938      ;
; 0.651 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.943      ;
; 0.651 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.943      ;
; 0.653 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.946      ;
; 0.659 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.952      ;
; 0.664 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.956      ;
; 0.669 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_YEAR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[2]                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.961      ;
; 0.695 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.988      ;
; 0.702 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[7]                                   ; clk          ; clk         ; 0.000        ; 0.079      ; 0.993      ;
; 0.707 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.712 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.079      ; 1.003      ;
; 0.714 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.006      ;
; 0.718 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.012      ;
; 0.722 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.014      ;
; 0.730 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[0]                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.024      ;
; 0.732 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.025      ;
; 0.734 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|ds1302_io_dir                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.026      ;
; 0.735 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[2]                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 1.029      ;
; 0.741 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.100      ; 1.053      ;
; 0.742 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.080      ; 1.034      ;
; 0.744 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[30]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[30]                                                            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.058      ;
; 0.745 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[11]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[11]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[15]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[15]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.101      ; 1.059      ;
; 0.747 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[12]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[12]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[10]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[10]                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[6]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[1]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[1]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[3]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[3]                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 1.039      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 228.47 MHz ; 228.47 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -3.377 ; -363.982          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.383 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -301.887                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.377 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.307      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.355 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.820      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.300 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.230      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.762      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.290 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.207      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.238 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.703      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.232 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.085     ; 4.149      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.231 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.537     ; 3.696      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.212 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.142      ;
; -3.210 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.072     ; 4.140      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                               ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[1]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[2]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[2]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[0]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[0]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.456 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.723      ;
; 0.464 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[4]       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.731      ;
; 0.471 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.477 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[3]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.478 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[5]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.747      ;
; 0.488 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_YEAR                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.755      ;
; 0.489 ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.756      ;
; 0.491 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[1]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.499 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.766      ;
; 0.500 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.769      ;
; 0.507 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.774      ;
; 0.511 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.778      ;
; 0.512 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.779      ;
; 0.514 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.781      ;
; 0.562 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[14]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.538      ; 1.295      ;
; 0.563 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.295      ;
; 0.564 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.296      ;
; 0.568 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.300      ;
; 0.580 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.312      ;
; 0.582 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.314      ;
; 0.599 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[4]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.607 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.874      ;
; 0.607 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.876      ;
; 0.613 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.880      ;
; 0.615 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.883      ;
; 0.618 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.885      ;
; 0.621 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[7]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.622 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_YEAR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[2]                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.889      ;
; 0.626 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.894      ;
; 0.643 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.910      ;
; 0.654 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[0]                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.920      ;
; 0.654 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[13]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.538      ; 1.387      ;
; 0.657 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.389      ;
; 0.658 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[2]                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.924      ;
; 0.659 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.927      ;
; 0.662 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.929      ;
; 0.676 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|ds1302_io_dir                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.943      ;
; 0.677 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.944      ;
; 0.681 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.948      ;
; 0.685 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.092      ; 0.972      ;
; 0.685 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[12]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.538      ; 1.418      ;
; 0.686 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[30]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.418      ;
; 0.687 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.973      ;
; 0.688 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.420      ;
; 0.689 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.422      ;
; 0.690 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.537      ; 1.422      ;
; 0.692 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[15]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[15]                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; clk          ; clk         ; 0.000        ; 0.091      ; 0.979      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.942 ; -66.704           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -263.352                        ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                              ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.942 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.892      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.938 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.689      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.929 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.680      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.905 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[1]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.848      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.901 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[7]  ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.044     ; 1.844      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.900 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.850      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.890 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.641      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.885 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.236     ; 1.636      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[17] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[21] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[22] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[23] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
; -0.862 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[31] ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[16] ; clk          ; clk         ; 1.000        ; -0.037     ; 1.812      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                               ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[1]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[1]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[2]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[2]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[3]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[2]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[1]                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_HIGH                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_IDLE                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_CE_LOW                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|CS_reg                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|DCLK_reg              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[7]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; ds1302_test:ds1302_test_m0|state.S_READ_CH                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; ds1302_test:ds1302_test_m0|write_time_req                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[0]                                                               ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[0]                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[3]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[3]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[2]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[5]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[6]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[19]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[5]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[2]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_IDLE       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.DCLK_EDGE       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[4]       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[4]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_YEAR                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[1]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; ds1302_test:ds1302_test_m0|read_time_req                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_HOUR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_SEC                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_IDLE                                                          ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WP                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.213 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.IDLE            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.333      ;
; 0.216 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_DATA                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.336      ;
; 0.233 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_ADDR                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.353      ;
; 0.234 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.354      ;
; 0.253 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[6]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[4]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[4]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; ds1302_test:ds1302_test_m0|state.S_READ                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[2]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[19]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.574      ;
; 0.254 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[27]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[28]                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.574      ;
; 0.255 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[0]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[1]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[25]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.575      ;
; 0.257 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[4]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[3]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.378      ;
; 0.264 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_YEAR                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[2]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[14]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.584      ;
; 0.264 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.LAST_HALF_CYCLE ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state.ACK             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; ds1302_test:ds1302_test_m0|state.S_WRITE_CH                                                                       ; ds1302_test:ds1302_test_m0|state.S_WAIT                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[0]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[7]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|read_data[0]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[18]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.588      ;
; 0.268 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[24]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[26]                                                            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.588      ;
; 0.271 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|cmd_read                                                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_WEEK                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.274 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[6]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[7]         ; clk          ; clk         ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[0]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_RD_MON                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.275 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|wr_req                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.279 ; ds1302_test:ds1302_test_m0|write_second_reg[0]                                                                    ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[2]                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.284 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MIN                                                        ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[4]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_READ_DATA                              ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|ds1302_io_dir                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_DATE                                                       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state.S_WR_MON                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.405      ;
; 0.292 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state.S_WRITE_ADDR                             ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[4]                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.413      ;
; 0.294 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[15]                                                            ; clk          ; clk         ; 0.000        ; 0.045      ; 0.423      ;
; 0.295 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[5]         ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[6]         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[29]                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[7]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[15]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[15]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[13]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[11]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[11]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[10]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[10]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[5]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[30]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[30]                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[3]       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[3]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[1]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[1]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[3]                                   ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[3]                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; seg_bcd:seg_bcd_m0|seg_scan:seg_scan_m0|scan_timer[20]                                                            ; clk          ; clk         ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[1]       ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[1]       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[17]                                  ; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|delay_cnt[17]                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.664   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -3.664   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -403.755 ; 0.0   ; 0.0      ; 0.0     ; -301.887            ;
;  clk             ; -403.755 ; 0.000 ; N/A      ; N/A     ; -301.887            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rtc_sclk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rtc_ce        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rtc_data      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rtc_data                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rtc_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; rtc_ce        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; rtc_data      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rtc_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; rtc_ce        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; rtc_data      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rtc_sclk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; rtc_ce        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_sel[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; seg_sel[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; seg_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rtc_data      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3083     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3083     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 200   ; 200  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; rtc_ce      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; rtc_ce      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_data    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rtc_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_data[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg_sel[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 22 15:15:23 2018
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.664            -403.755 clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -301.887 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.377            -363.982 clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -301.887 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.942             -66.704 clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -263.352 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Thu Mar 22 15:15:27 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


