OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/furkan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project3/runs/RUN_2025.05.21_23.45.57/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/designs/project3/src/project3.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   project3
Die area:                 ( 0 0 ) ( 80000 90000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     909
Number of terminals:      19
Number of snets:          2
Number of nets:           224

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 113.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 11376.
[INFO DRT-0033] mcon shape region query size = 1080.
[INFO DRT-0033] met1 shape region query size = 2370.
[INFO DRT-0033] via shape region query size = 390.
[INFO DRT-0033] met2 shape region query size = 234.
[INFO DRT-0033] via2 shape region query size = 312.
[INFO DRT-0033] met3 shape region query size = 251.
[INFO DRT-0033] via3 shape region query size = 312.
[INFO DRT-0033] met4 shape region query size = 108.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 319 pins.
[INFO DRT-0081]   Complete 95 unique inst patterns.
[INFO DRT-0084]   Complete 291 groups.
#scanned instances     = 909
#unique  instances     = 113
#stdCellGenAp          = 2628
#stdCellValidPlanarAp  = 44
#stdCellValidViaAp     = 1910
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 700
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:03, memory = 122.44 (MB), peak = 122.44 (MB)

Number of guides:     2751

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 11 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 13 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 709.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 711.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 496.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 162.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 49.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1254 vertical wires in 1 frboxes and 876 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 276 vertical wires in 1 frboxes and 326 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.19 (MB), peak = 127.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.19 (MB), peak = 127.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:06, memory = 139.70 (MB).
    Completing 20% with 197 violations.
    elapsed time = 00:00:08, memory = 152.70 (MB).
    Completing 30% with 268 violations.
    elapsed time = 00:00:09, memory = 152.70 (MB).
    Completing 40% with 329 violations.
    elapsed time = 00:00:10, memory = 164.23 (MB).
[INFO DRT-0199]   Number of violations = 501.
Viol/Layer        met1    via   met2   met3   met4
Metal Spacing       10      0     44      4      0
Recheck             36      0     40     14      8
Short              210      1    122     12      0
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:11, memory = 514.06 (MB), peak = 514.06 (MB)
Total wire length = 15505 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5452 um.
Total wire length on LAYER met2 = 5984 um.
Total wire length on LAYER met3 = 2905 um.
Total wire length on LAYER met4 = 1141 um.
Total wire length on LAYER met5 = 21 um.
Total number of vias = 2359.
Up-via summary (total 2359):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1175
           met2     253
           met3      92
           met4       2
-----------------------
                   2359


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 501 violations.
    elapsed time = 00:00:00, memory = 514.06 (MB).
    Completing 20% with 501 violations.
    elapsed time = 00:00:00, memory = 514.06 (MB).
    Completing 30% with 541 violations.
    elapsed time = 00:00:02, memory = 514.06 (MB).
    Completing 40% with 515 violations.
    elapsed time = 00:00:02, memory = 514.06 (MB).
    Completing 50% with 515 violations.
    elapsed time = 00:00:04, memory = 514.06 (MB).
    Completing 60% with 460 violations.
    elapsed time = 00:00:09, memory = 514.06 (MB).
[INFO DRT-0199]   Number of violations = 263.
Viol/Layer        met1   met2   met3
Metal Spacing       23     24      3
Short              160     50      3
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:09, memory = 517.27 (MB), peak = 517.27 (MB)
Total wire length = 15459 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5439 um.
Total wire length on LAYER met2 = 6009 um.
Total wire length on LAYER met3 = 2886 um.
Total wire length on LAYER met4 = 1124 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2385.
Up-via summary (total 2385):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1188
           met2     267
           met3      93
           met4       0
-----------------------
                   2385


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 263 violations.
    elapsed time = 00:00:00, memory = 517.27 (MB).
    Completing 20% with 263 violations.
    elapsed time = 00:00:00, memory = 517.27 (MB).
    Completing 30% with 263 violations.
    elapsed time = 00:00:00, memory = 517.27 (MB).
    Completing 40% with 263 violations.
    elapsed time = 00:00:00, memory = 517.27 (MB).
    Completing 50% with 263 violations.
    elapsed time = 00:00:00, memory = 517.27 (MB).
    Completing 60% with 263 violations.
    elapsed time = 00:00:00, memory = 517.27 (MB).
    Completing 70% with 279 violations.
    elapsed time = 00:00:01, memory = 517.27 (MB).
    Completing 80% with 279 violations.
    elapsed time = 00:00:01, memory = 517.27 (MB).
    Completing 90% with 282 violations.
    elapsed time = 00:00:10, memory = 520.04 (MB).
    Completing 100% with 217 violations.
    elapsed time = 00:00:10, memory = 520.04 (MB).
[INFO DRT-0199]   Number of violations = 217.
Viol/Layer        met1   met2   met3
Metal Spacing       18     21      1
Short              152     25      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 520.04 (MB), peak = 546.39 (MB)
Total wire length = 15276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5389 um.
Total wire length on LAYER met2 = 5911 um.
Total wire length on LAYER met3 = 2788 um.
Total wire length on LAYER met4 = 1186 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2302.
Up-via summary (total 2302):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1141
           met2     230
           met3      94
           met4       0
-----------------------
                   2302


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 217 violations.
    elapsed time = 00:00:10, memory = 520.04 (MB).
    Completing 20% with 164 violations.
    elapsed time = 00:00:15, memory = 520.04 (MB).
    Completing 30% with 164 violations.
    elapsed time = 00:00:15, memory = 520.04 (MB).
    Completing 40% with 132 violations.
    elapsed time = 00:00:16, memory = 520.04 (MB).
[INFO DRT-0199]   Number of violations = 92.
Viol/Layer        met1   met2
Metal Spacing        8     17
Short               46     21
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:16, memory = 520.04 (MB), peak = 546.39 (MB)
Total wire length = 15279 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5103 um.
Total wire length on LAYER met2 = 5786 um.
Total wire length on LAYER met3 = 3005 um.
Total wire length on LAYER met4 = 1383 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2397.
Up-via summary (total 2397):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1161
           met2     279
           met3     120
           met4       0
-----------------------
                   2397


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 92 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
    Completing 20% with 92 violations.
    elapsed time = 00:00:04, memory = 520.04 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:04, memory = 520.04 (MB).
    Completing 40% with 23 violations.
    elapsed time = 00:00:04, memory = 520.04 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2   met3
Metal Spacing        0      0      1
Short                4      3      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 520.04 (MB), peak = 546.39 (MB)
Total wire length = 15278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4957 um.
Total wire length on LAYER met2 = 5730 um.
Total wire length on LAYER met3 = 3109 um.
Total wire length on LAYER met4 = 1481 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2464.
Up-via summary (total 2464):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1178
           met2     315
           met3     134
           met4       0
-----------------------
                   2464


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 520.04 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 520.04 (MB), peak = 546.39 (MB)
Total wire length = 15276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4966 um.
Total wire length on LAYER met2 = 5733 um.
Total wire length on LAYER met3 = 3105 um.
Total wire length on LAYER met4 = 1470 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2464.
Up-via summary (total 2464):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1180
           met2     314
           met3     133
           met4       0
-----------------------
                   2464


[INFO DRT-0198] Complete detail routing.
Total wire length = 15276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4966 um.
Total wire length on LAYER met2 = 5733 um.
Total wire length on LAYER met3 = 3105 um.
Total wire length on LAYER met4 = 1470 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2464.
Up-via summary (total 2464):

-----------------------
 FR_MASTERSLICE       0
            li1     837
           met1    1180
           met2     314
           met3     133
           met4       0
-----------------------
                   2464


[INFO DRT-0267] cpu time = 00:00:58, elapsed time = 00:00:54, memory = 520.04 (MB), peak = 546.39 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project3/runs/RUN_2025.05.21_23.45.57/results/routing/project3.odb'…
Writing netlist to '/openlane/designs/project3/runs/RUN_2025.05.21_23.45.57/results/routing/project3.nl.v'…
Writing powered netlist to '/openlane/designs/project3/runs/RUN_2025.05.21_23.45.57/results/routing/project3.pnl.v'…
Writing layout to '/openlane/designs/project3/runs/RUN_2025.05.21_23.45.57/results/routing/project3.def'…
