#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May  9 17:26:27 2025
# Process ID: 16252
# Current directory: Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13632 Y:\Code\Digital_Design_MCU\Count_down\prj\Count_down\Count_down.xpr
# Log file: Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/vivado.log
# Journal file: Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.xpr
add_files -norecurse {Y:/Code/Digital_Design_MCU/Count_down/rtl/top_countdown.v Y:/Code/Digital_Design_MCU/Count_down/rtl/bcd7seg.v Y:/Code/Digital_Design_MCU/Count_down/rtl/countdown_fsm.v Y:/Code/Digital_Design_MCU/Count_down/rtl/button_debounce.v Y:/Code/Digital_Design_MCU/Count_down/rtl/decoder_display.v}
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse Y:/Code/Digital_Design_MCU/Count_down/xdc/Basys3_Master.xdc
launch_runs synth_1 -jobs 12
wait_on_run synth_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz -dir y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {15.625} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78.125} CONFIG.CLKOUT1_JITTER {290.478} CONFIG.CLKOUT1_PHASE_ERROR {133.882}] [get_ips clk_wiz]
generate_target {instantiation_template} [get_files y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
generate_target all [get_files  y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
launch_runs -jobs 12 clk_wiz_synth_1
export_simulation -of_objects [get_files y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.ip_user_files -ipstatic_source_dir Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.cache/compile_simlib/questa} {riviera=Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.cache/compile_simlib/riviera} {activehdl=Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
place_ports {seg_output[7]} W7
place_ports {seg_output[6]} W6
place_ports {seg_output[5]} U8
place_ports {seg_output[4]} V8
place_ports {seg_output[3]} U5
place_ports {seg_output[2]} V5
place_ports {seg_output[1]} U7
place_ports {seg_output[0]} V7
set_property IOSTANDARD LVCMOS15 [get_ports [list {seg_output[7]} {seg_output[6]} {seg_output[5]} {seg_output[4]} {seg_output[3]} {seg_output[2]} {seg_output[1]} {seg_output[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_output[7]} {seg_output[6]} {seg_output[5]} {seg_output[4]} {seg_output[3]} {seg_output[2]} {seg_output[1]} {seg_output[0]}]]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_compile_order -fileset sources_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports {seg_output[7]} W7
place_ports {seg_output[6]} W6
place_ports {seg_output[5]} B17
place_ports {seg_output[5]} U8
place_ports {seg_output[4]} V8
place_ports {seg_output[3]} U5
place_ports {seg_output[2]} V5
place_ports {seg_output[1]} U7
place_ports {seg_output[0]} V7
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_output[7]} {seg_output[6]} {seg_output[5]} {seg_output[4]} {seg_output[3]} {seg_output[2]} {seg_output[1]} {seg_output[0]}]]
set_property package_pin "" [get_ports [list  PB_add]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PB_add]]
place_ports PB_reset T18
place_ports PB_start_pause W19
set_property package_pin "" [get_ports [list  PB_sub]]
startgroup
set_property package_pin "" [get_ports [list  PB_reset]]
place_ports PB_add T18
endgroup
place_ports PB_sub U17
place_ports PB_start_pause U18
place_ports PB_reset T17
set_property package_pin "" [get_ports [list  rst_btn]]
place_ports rst_btn W19
place_ports {seg_sel[3]} W4
startgroup
set_property package_pin "" [get_ports [list  {seg_sel[3]}]]
place_ports {seg_sel[2]} V4
endgroup
place_ports {seg_sel[3]} W4
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_sel[3]} {seg_sel[2]} {seg_sel[1]} {seg_sel[0]}]]
place_ports {seg_sel[1]} U4
place_ports {seg_sel[0]} U2
set_property IOSTANDARD LVCMOS33 [get_ports [list PB_reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PB_start_pause]]
set_property IOSTANDARD LVCMOS33 [get_ports [list PB_sub]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_btn]]
set_property target_constrs_file Y:/Code/Digital_Design_MCU/Count_down/xdc/Basys3_Master.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.runs/impl_1/top_countdown.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {Y:/Code/Digital_Design_MCU/Count_down/prj/Count_down/Count_down.runs/impl_1/top_countdown.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
