{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557910798172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557910798173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 16:59:58 2019 " "Processing started: Wed May 15 16:59:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557910798173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557910798173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557910798173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557910798640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game-game_ar " "Found design unit 1: game-game_ar" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799239 ""} { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.vhd" "" { Text "E:/class/FPGACLASS/free/game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_ram-game_lx_ram_ar " "Found design unit 1: game_lx_ram-game_lx_ram_ar" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799243 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_ram " "Found entity 1: game_lx_ram" {  } { { "game_lx_ram.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_next.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_next.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_next-game_lx_next_ar " "Found design unit 1: game_lx_next-game_lx_next_ar" {  } { { "game_lx_next.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_next.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799248 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_next " "Found entity 1: game_lx_next" {  } { { "game_lx_next.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_next.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_clock-exp4_lx_clock_ar " "Found design unit 1: exp4_lx_clock-exp4_lx_clock_ar" {  } { { "exp4_lx_clock.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_clock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799251 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_clock " "Found entity 1: exp4_lx_clock" {  } { { "exp4_lx_clock.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_screen-game_lx_screen_ar " "Found design unit 1: game_lx_screen-game_lx_screen_ar" {  } { { "game_lx_screen.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_screen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799256 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_screen " "Found entity 1: game_lx_screen" {  } { { "game_lx_screen.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_screen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_latchall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_latchall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_latchall-game_lx_latchall_ar " "Found design unit 1: game_lx_latchall-game_lx_latchall_ar" {  } { { "game_lx_latchall.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latchall.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799261 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_latchall " "Found entity 1: game_lx_latchall" {  } { { "game_lx_latchall.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latchall.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_scancode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_scancode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_scancode-exp4_lx_scancode_ar " "Found design unit 1: exp4_lx_scancode-exp4_lx_scancode_ar" {  } { { "exp4_lx_scancode.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_scancode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799265 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_scancode " "Found entity 1: exp4_lx_scancode" {  } { { "exp4_lx_scancode.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_scancode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_readstatus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_readstatus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_readstatus-exp4_lx_readstatus_ar " "Found design unit 1: exp4_lx_readstatus-exp4_lx_readstatus_ar" {  } { { "exp4_lx_readstatus.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_readstatus.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799269 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_readstatus " "Found entity 1: exp4_lx_readstatus" {  } { { "exp4_lx_readstatus.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_readstatus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx_dis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx_dis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx_dis-exp4_lx_dis_ar " "Found design unit 1: exp4_lx_dis-exp4_lx_dis_ar" {  } { { "exp4_lx_dis.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_dis.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799277 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx_dis " "Found entity 1: exp4_lx_dis" {  } { { "exp4_lx_dis.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx_dis.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp4_lx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exp4_lx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp4_lx-exp4_lx_ar " "Found design unit 1: exp4_lx-exp4_lx_ar" {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799281 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp4_lx " "Found entity 1: exp4_lx" {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_latch-game_lx_latch_ar " "Found design unit 1: game_lx_latch-game_lx_latch_ar" {  } { { "game_lx_latch.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799284 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_latch " "Found entity 1: game_lx_latch" {  } { { "game_lx_latch.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_latch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_ar " "Found design unit 1: counter-counter_ar" {  } { { "counter.vhd" "" { Text "E:/class/FPGACLASS/free/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799287 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/class/FPGACLASS/free/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_clock8191.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_clock8191.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_clock8191-game_lx_clock8191_ar " "Found design unit 1: game_lx_clock8191-game_lx_clock8191_ar" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799292 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_clock8191 " "Found entity 1: game_lx_clock8191" {  } { { "game_lx_clock8191.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_clock8191.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_lx_apple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_lx_apple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_lx_appple-game_lx_appple_ar " "Found design unit 1: game_lx_appple-game_lx_appple_ar" {  } { { "game_lx_apple.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_apple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799295 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_lx_appple " "Found entity 1: game_lx_appple" {  } { { "game_lx_apple.vhd" "" { Text "E:/class/FPGACLASS/free/game_lx_apple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-tb_ar " "Found design unit 1: tb-tb_ar" {  } { { "tb.vhd" "" { Text "E:/class/FPGACLASS/free/tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799298 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.vhd" "" { Text "E:/class/FPGACLASS/free/tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_ar " "Found design unit 1: test-test_ar" {  } { { "test.vhd" "" { Text "E:/class/FPGACLASS/free/test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799302 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "E:/class/FPGACLASS/free/test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557910799302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557910799302 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "clock_f exp4_lx.vhd(60) " "VHDL Interface Declaration error in exp4_lx.vhd(60): interface object \"clock_f\" of mode out cannot be read. Change object mode to buffer." {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 60 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1557910799309 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "clock_f in clock_f out exp4_lx.vhd(60) " "VHDL error at exp4_lx.vhd(60): actual port \"clock_f\" of mode \"out\" cannot be associated with formal port \"clock_f\" of mode \"in\"" {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 60 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557910799309 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "clock_f exp4_lx.vhd(60) " "VHDL error at exp4_lx.vhd(60): can't read value of interface object \"clock_f\" of mode OUT" {  } { { "exp4_lx.vhd" "" { Text "E:/class/FPGACLASS/free/exp4_lx.vhd" 60 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1557910799309 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557910799718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 16:59:59 2019 " "Processing ended: Wed May 15 16:59:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557910799718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557910799718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557910799718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557910799718 ""}
