{"Source Block": ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@94:104@HdlIdDef", "  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@86:96", "\n  // internal registers\n\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@90:100", "  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@92:102", "  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@96:106", "  reg     [ADC_DATA_WIDTH-1:0]    adc_wdata_int = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    adc_waddr_int = 'd0;\n  reg                             adc_waddr_rel_t = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    adc_waddr_rel = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@98:108", "  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@88:98", "\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@97:107", "  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@95:105", "  reg                             adc_wr_int = 'd0;\n  reg     [ADC_DATA_WIDTH-1:0]    adc_wdata_int = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    adc_waddr_int = 'd0;\n  reg                             adc_waddr_rel_t = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    adc_waddr_rel = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@93:103", "  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@89:99", "  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@95:105", "  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n"], ["hdl/library/util_adcfifo/util_adcfifo.v@97:107", "  reg     [ADC_ADDR_WIDTH-1:0]    adc_waddr_int = 'd0;\n  reg                             adc_waddr_rel_t = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    adc_waddr_rel = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@96:106", "  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@87:97", "  // internal registers\n\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr = 'd0;\n  reg     [  2:0]                 axi_waddr_rel_count = 'd0;\n  reg                             axi_waddr_rel_t = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    axi_waddr_rel = 'd0;\n  reg     [  2:0]                 axi_raddr_rel_t_m = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_raddr_rel = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    axi_addr_diff = 'd0;\n  reg                             axi_dready = 'd0;\n  reg                             dma_rst = 'd0;\n"]], "Diff Content": {"Delete": [[99, "  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n"]], "Add": [[99, "  reg     [AXI_ADDRESS_WIDTH-1:0]    dma_waddr_rel = 'd0;\n"]]}}