#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb 27 09:32:30 2025
# Process ID: 24180
# Current directory: C:/Users/ma378458/EEE3342C/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30564 C:\Users\ma378458\EEE3342C\project\project.xpr
# Log file: C:/Users/ma378458/EEE3342C/project/vivado.log
# Journal file: C:/Users/ma378458/EEE3342C/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ma378458/EEE3342C/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net A1 is not permitted [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [VRFC 10-29] Part1 expects 5 arguments [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -jobs 12
[Thu Feb 27 10:02:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/ma378458/EEE3342C/project/project.runs/synth_1/runme.log
[Thu Feb 27 10:02:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/ma378458/EEE3342C/project/project.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ma378458/EEE3342C/project/.Xil/Vivado-24180-CECS5NSHRY3/dcp0/Part2.xdc]
Finished Parsing XDC File [C:/Users/ma378458/EEE3342C/project/.Xil/Vivado-24180-CECS5NSHRY3/dcp0/Part2.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1184.145 ; gain = 0.102
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1184.145 ; gain = 0.102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.840 ; gain = 426.703
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net A1 is not permitted [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [VRFC 10-29] Part1 expects 5 arguments [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net tA1 is not permitted [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [VRFC 10-29] Part1 expects 5 arguments [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Part2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Part2' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v:23]
INFO: [Synth 8-638] synthesizing module 'Part1' [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Part1' (1#1) [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part1.v:23]
INFO: [Synth 8-256] done synthesizing module 'Part2' (2#1) [C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1776.387 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1776.387 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc]
WARNING: [Vivado 12-584] No ports matched 'X'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'X'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C'. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ma378458/EEE3342C/project/project.srcs/constrs_1/new/Constraints1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1908.121 ; gain = 131.734
7 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
set_property IOSTANDARD LVCMOS33 [get_ports [list A0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list A1]]
update_compile_order -fileset sources_1
save_constraints -force
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net tA1 is not permitted [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [VRFC 10-29] Part1 expects 5 arguments [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Part2
Compiling module xil_defaultlib.Sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/xsim.dir/Sim1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 27 10:13:46 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim1_behav -key {Behavioral:sim_1:Functional:Sim1} -tclbatch {Sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.473 ; gain = 21.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] tA401 is not declared [C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Part2
Compiling module xil_defaultlib.Sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim1_behav -key {Behavioral:sim_1:Functional:Sim1} -tclbatch {Sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sources_1/new/Part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Part2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ma378458/EEE3342C/project/project.srcs/sim_1/new/Sim1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 92f6e52886f74c84833584099fe256bf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Part2
Compiling module xil_defaultlib.Sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma378458/EEE3342C/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim1_behav -key {Behavioral:sim_1:Functional:Sim1} -tclbatch {Sim1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Sim1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 10:37:33 2025...
