
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09L-2
Install: /home/bernd/opt/lscc/diamond/3.14/synpbase
OS: Fedora Linux 40 (Workstation Edition)
Hostname: fedora
max virtual memory: unlimited (bytes)
max user processes: 62239
max stack size: 8388608 (bytes)


Implementation : impl1

# Written on Mon Nov 25 21:42:04 2024

##### DESIGN INFO #######################################################

Top View:                "spi_interface"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                   Ending                     |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
spi_interface|i_wb_clk     spi_interface|i_wb_clk     |     5.000            |     No paths         |     No paths         |     No paths                         
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:i_cs
p:i_mosi
p:i_sclk
p:i_wb_ack
p:i_wb_dat[0]
p:i_wb_dat[1]
p:i_wb_dat[2]
p:i_wb_dat[3]
p:i_wb_dat[4]
p:i_wb_dat[5]
p:i_wb_dat[6]
p:i_wb_dat[7]
p:i_wb_err
p:i_wb_rst
p:o_debug_output
p:o_miso
p:o_wb_adr[0]
p:o_wb_adr[1]
p:o_wb_adr[2]
p:o_wb_adr[3]
p:o_wb_adr[4]
p:o_wb_adr[5]
p:o_wb_adr[6]
p:o_wb_adr[7]
p:o_wb_adr[8]
p:o_wb_adr[9]
p:o_wb_adr[10]
p:o_wb_adr[11]
p:o_wb_adr[12]
p:o_wb_adr[13]
p:o_wb_adr[14]
p:o_wb_adr[15]
p:o_wb_cyc
p:o_wb_dat[0]
p:o_wb_dat[1]
p:o_wb_dat[2]
p:o_wb_dat[3]
p:o_wb_dat[4]
p:o_wb_dat[5]
p:o_wb_dat[6]
p:o_wb_dat[7]
p:o_wb_stb
p:o_wb_we


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
