// Seed: 874508848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_3 = id_4;
  id_9(
      .id_0(id_1), .id_1(1)
  );
  wire id_10;
  wire id_11;
  always id_11 = id_5;
  assign id_1.id_2 = $display(1);
  wire id_12;
  assign id_6 = 1'b0;
  wor id_13;
  assign id_13 = 1 / 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  assign id_2 = (id_2);
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_13 = 0;
endmodule
