
---------- Begin Simulation Statistics ----------
final_tick                               1404993743000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173848                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564872                       # Number of bytes of host memory used
host_op_rate                                   264085                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11791.90                       # Real time elapsed on the host
host_tick_rate                               29043490                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3114064159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.342478                       # Number of seconds simulated
sim_ticks                                342477944000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       394687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        789266                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       273432                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49971446                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32784629                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32896865                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       112236                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50603357                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        328373                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        24390                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610384128                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800335261                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       273441                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108769870                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14457966                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497738                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    682899573                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.219210                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.943460                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    285878662     41.86%     41.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168625560     24.69%     66.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9764259      1.43%     67.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47136962      6.90%     74.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     33982175      4.98%     79.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6049871      0.89%     80.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9249739      1.35%     82.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13442475      1.97%     84.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108769870     15.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    682899573                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631833                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095764                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947176     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305920     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013090     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497738                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111664                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497738                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.684956                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.684956                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    443579655                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534037335                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41404342                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130443900                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       286828                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69238987                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431203563                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5307                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153268243                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45736                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50603357                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78184084                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           606353999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        37590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014213068                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        573656                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.073878                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78312831                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33113002                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.480698                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    684953723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.249166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.308802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      435708926     63.61%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16977802      2.48%     66.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9448437      1.38%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19680887      2.87%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31703871      4.63%     74.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4747339      0.69%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        7010502      1.02%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24365721      3.56%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135310238     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    684953723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7565663                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3794047                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       350665                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788276                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.225542                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584641926                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153268185                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3397047                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431696254                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1669                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         2614                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153576696                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529954785                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431373741                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       549513                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524397951                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        85759                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     68175844                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       286828                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     68352210                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        44321                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28068705                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14714                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2600485                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       560792                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14714                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       223523                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127142                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560840169                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523650938                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497836                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274878963                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.224451                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523838661                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095968355                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317544611                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.459948                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.459948                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       360237      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935911250     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413662      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200358      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          285      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       265898      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246769      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       732213      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       797471      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          171      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909393      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131785      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62251      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430423189     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153276744     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1211276      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4515      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524947467                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4831234                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9624924                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4683307                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7133218                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7866123                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005158                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        824981     10.49%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.49% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11848      0.15%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26187      0.33%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            2      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      6996376     88.94%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         6405      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          272      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           45      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527622119                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3733380215                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518967631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537292897                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529949804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524947467                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         4981                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14457023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290362                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         4981                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23737863                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    684953723                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.226351                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170419                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    237657117     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     61159919      8.93%     43.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    105174354     15.35%     58.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     88960223     12.99%     71.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76682714     11.20%     83.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49605036      7.24%     90.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37557395      5.48%     95.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18797955      2.74%     98.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9359010      1.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    684953723                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.226344                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78184094                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20935376                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     26983232                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431696254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153576696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683022251                       # number of misc regfile reads
system.switch_cpus_1.numCycles              684955888                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      78844811                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352788                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8537841                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70842390                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    129025684                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6521461                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424907503                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532171013                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133432026                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       170009240                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    203670084                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       286828                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    364970444                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22079186                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9255501                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108907556                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       404860201                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2104085407                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3061982432                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5984468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11953559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5899                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5340294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        58612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10675468                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          58612                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       390942                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3728                       # Transaction distribution
system.membus.trans_dist::ReadExReq            390428                       # Transaction distribution
system.membus.trans_dist::ReadExResp           390428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4168                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1183862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1183862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1183862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     50274432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     50274432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                50274432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            394596                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  394596    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              394596                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2461493000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2141082000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1404993743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1404993743000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3079315                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5777827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          125                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3122542                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15377                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15377                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2889776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2889776                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3079315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17937652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17938027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        16000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    567942080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              567958080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2931403                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183852672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8915871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000675                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025974                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8909852     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6019      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8915871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8882033500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8961137500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            187500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           14                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       633783                       # number of demand (read+write) hits
system.l2.demand_hits::total                   633797                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           14                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       633783                       # number of overall hits
system.l2.overall_hits::total                  633797                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          111                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5335183                       # number of demand (read+write) misses
system.l2.demand_misses::total                5335294                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          111                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5335183                       # number of overall misses
system.l2.overall_misses::total               5335294                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     10756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 181515625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     181526382000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     10756500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 181515625500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    181526382000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          125                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5968966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5969091                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          125                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5968966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5969091                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.888000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.893820                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.893820                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.888000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.893820                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.893820                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 96905.405405                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 34022.380394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34023.688666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 96905.405405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 34022.380394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34023.688666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872681                       # number of writebacks
system.l2.writebacks::total                   2872681                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5335183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5335294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5335183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5335294                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      9646500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 128163795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 128173442000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      9646500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 128163795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 128173442000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.888000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.893820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893820                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.888000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.893820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.893820                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86905.405405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24022.380394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 24023.688666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86905.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24022.380394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 24023.688666                       # average overall mshr miss latency
system.l2.replacements                        2872792                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905129                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905129                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          125                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              125                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          125                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          125                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2462418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2462418                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10413                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10413                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         4964                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4964                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.322820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.322820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         4964                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4964                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     82471000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     82471000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.322820                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.322820                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16613.819500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16613.819500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22035                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867741                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867741                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 110807026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  110807026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2889776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2889776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992375                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 38639.133206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 38639.133206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867741                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  82129616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82129616500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992375                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 28639.133206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 28639.133206                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       611748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             611762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2467442                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2467553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     10756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  70708599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  70719355500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3079190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3079315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.888000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.801328                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.801332                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96905.405405                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28656.640764                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28659.710855                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2467442                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2467553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      9646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  46034179000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  46043825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.888000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.801328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801332                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86905.405405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18656.640764                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18659.710855                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.400563                       # Cycle average of tags in use
system.l2.tags.total_refs                     4860332                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909349                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.670591                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.400563                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98532766                       # Number of tag accesses
system.l2.tags.data_accesses                 98532766                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            9                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      4940689                       # number of demand (read+write) hits
system.l3.demand_hits::total                  4940698                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            9                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      4940689                       # number of overall hits
system.l3.overall_hits::total                 4940698                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          102                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       394494                       # number of demand (read+write) misses
system.l3.demand_misses::total                 394596                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          102                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       394494                       # number of overall misses
system.l3.overall_misses::total                394596                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      8856500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  33837044500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      33845901000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      8856500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  33837044500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     33845901000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          111                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5335183                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5335294                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          111                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5335183                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5335294                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.918919                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.073942                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.073960                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.918919                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.073942                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.073960                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 86828.431373                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 85773.280455                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 85773.553204                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 86828.431373                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 85773.280455                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 85773.553204                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              390942                       # number of writebacks
system.l3.writebacks::total                    390942                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          102                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       394494                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            394596                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          102                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       394494                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           394596                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      7836500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  29892104500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  29899941000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      7836500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  29892104500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  29899941000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.918919                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.073942                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.073960                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.918919                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.073942                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.073960                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76828.431373                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75773.280455                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75773.553204                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76828.431373                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75773.280455                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75773.553204                       # average overall mshr miss latency
system.l3.replacements                         453149                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872681                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872681                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872681                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872681                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          116                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           116                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         4964                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 4964                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         4964                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             4964                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data      2477313                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2477313                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       390428                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              390428                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  33461734000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   33461734000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867741                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867741                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.136145                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.136145                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85705.261918                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85705.261918                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       390428                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         390428                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  29557454000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  29557454000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.136145                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.136145                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75705.261918                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75705.261918                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            9                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2463376                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2463385                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          102                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         4066                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             4168                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8856500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    375310500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    384167000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          111                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2467442                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2467553                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.918919                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001648                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001689                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86828.431373                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 92304.599115                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92170.585413                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          102                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         4066                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         4168                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7836500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    334650500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    342487000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.918919                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001648                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001689                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76828.431373                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82304.599115                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82170.585413                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    16630624                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    485917                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     34.225236                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1491.627767                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6470.462206                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1157.784484                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     3.457653                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 23644.667890                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.045521                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.197463                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.035333                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000106                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.721578                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         8900                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        23867                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 171260637                       # Number of tag accesses
system.l3.tags.data_accesses                171260637                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2467553                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3263623                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2524736                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            4964                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           4964                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867741                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867741                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2467553                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     16015726                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    525310400                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          453149                       # Total snoops (count)
system.tol3bus.snoopTraffic                  25020288                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5793407                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.010117                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.100073                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5734795     98.99%     98.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  58612      1.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5793407                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8210415000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8005423000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     25247616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25254144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25020288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25020288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       394494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              394596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       390942                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             390942                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        19061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     73720415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73739476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        19061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       73056640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73056640                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       73056640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        19061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     73720415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            146796116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    390919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    382100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.041814770750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22630                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22630                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1230679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             368889                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      394596                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     390942                       # Number of write requests accepted
system.mem_ctrls.readBursts                    394596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   390942                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12394                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24823                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6606970500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1911010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13773258000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17286.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36036.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207560                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  321918                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                394596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               390942                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  380557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       243625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.093246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.383454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.703147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148212     60.84%     60.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27223     11.17%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21653      8.89%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16169      6.64%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8220      3.37%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6723      2.76%     93.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5617      2.31%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4513      1.85%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5295      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       243625                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.889041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.875747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             628      2.78%      2.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           5223     23.08%     25.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         15416     68.12%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           955      4.22%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           198      0.87%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            99      0.44%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            56      0.25%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            11      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             8      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.273575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.240765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8826     39.00%     39.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              147      0.65%     39.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12501     55.24%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1020      4.51%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               94      0.42%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               24      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22630                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               24460928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  793216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25017664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25254144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25020288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        71.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  341704676000                       # Total gap between requests
system.mem_ctrls.avgGap                     434994.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         6528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     24454400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25017664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 19061.081492593872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 71404306.258040383458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73048978.593494474888                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       394494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       390942                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3628250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  13769629750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7961173574750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35571.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34904.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20364078.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            863375940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            458895195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1271576880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          955249560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27034940400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      35467569420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     101644193760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167695801155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.654309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 263270394250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11435851500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  67771698250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            876106560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            465661680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1457345400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1085253660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27034940400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37422156990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99998225280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168339689970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.534398                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 258915345000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11435851500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  72126747500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78183923                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530143715                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78183923                       # number of overall hits
system.cpu.icache.overall_hits::total      1530143715                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          161                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2105                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          161                       # number of overall misses
system.cpu.icache.overall_misses::total          2105                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     13725500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13725500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     13725500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13725500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78184084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530145820                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78184084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530145820                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 85251.552795                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6520.427553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 85251.552795                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6520.427553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1557                       # number of writebacks
system.cpu.icache.writebacks::total              1557                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          125                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          125                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          125                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     11094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     11094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        88756                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        88756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        88756                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        88756                       # average overall mshr miss latency
system.cpu.icache.replacements                   1557                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78183923                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530143715                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          161                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2105                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     13725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13725500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78184084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530145820                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 85251.552795                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6520.427553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     11094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        88756                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        88756                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.984361                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530145784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2069                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          739558.136298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.938512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.045849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.033293                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120585349                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120585349                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546377812                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148019176                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546377812                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148019176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9768912                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16242409                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9768912                       # number of overall misses
system.cpu.dcache.overall_misses::total      16242409                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11711998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 265695585022                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 277407583022                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11711998000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 265695585022                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 277407583022                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556146724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164261585                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556146724                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164261585                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013951                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017565                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013951                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37236.742039                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 27198.073339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17079.214236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37236.742039                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 27198.073339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17079.214236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       947574                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             51902                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.256984                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5943964                       # number of writebacks
system.cpu.dcache.writebacks::total           5943964                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3787780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3787780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3787780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3787780                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5981132                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6295660                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5981132                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6295660                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11397470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 197498358022                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 208895828022                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11397470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 197498358022                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 208895828022                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005407                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005407                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36236.742039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33020.230622                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33180.925911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36236.742039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33020.230622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33180.925911                       # average overall mshr miss latency
system.cpu.dcache.replacements               12422082                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396267092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840723721                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6863759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10298227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4455893000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 147109264000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 151565157000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403130851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    851021948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.017026                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26553.677737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21432.754851                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14717.597214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3784569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3784569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3079190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3246997                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4288086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  81817190000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86105276000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003815                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25553.677737                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26571.010558                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26518.434110                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110720                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307295455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905153                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5944182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7256105000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 118586321022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 125842426022                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239637                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018976                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49455.122307                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 40819.303156                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21170.688586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3211                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901942                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7109384000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 115681168022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 122790552022                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018965                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48455.122307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 39863.363231                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40276.853172                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160479178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12422594                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.416816                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   347.755086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.465586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   124.774096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.679209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.077081                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.243699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669468934                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669468934                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1404993743000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 452178694000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
