// Seed: 2548545637
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply1 id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout reg id_1;
  always_comb id_1 = (1'b0);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
