###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:46:09 2016
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix eth_core_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[52] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.759
- Arrival Time                  7.734
= Slack Time                   -4.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.375 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.335 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.262 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.182 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.853 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.921 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.827 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.573 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.342 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.894 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.734 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.221 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.434 | 
     | \tx_core/tx_crc/crcpkt2 /U4472             | S v -> Y v         | MUX2X1  | 0.157 | 0.325 |   7.734 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | D v                | DFFSR   | 0.157 | 0.000 |   7.734 |    2.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.975 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.975 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[49] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.113
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.757
- Arrival Time                  7.727
= Slack Time                   -4.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.370 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.330 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.257 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.177 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.849 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.917 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.822 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.569 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.338 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.889 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.729 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.225 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.439 | 
     | \tx_core/tx_crc/crcpkt2 /U4347             | S v -> Y v         | MUX2X1  | 0.167 | 0.318 |   7.727 |    2.757 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | D v                | DFFSR   | 0.167 | 0.000 |   7.727 |    2.757 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.970 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.970 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[40] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.759
- Arrival Time                  7.728
= Slack Time                   -4.970
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.370 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.329 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.257 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.176 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.848 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.916 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.822 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.568 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.337 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.889 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.729 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.226 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.439 | 
     | \tx_core/tx_crc/crcpkt2 /U4498             | S v -> Y v         | MUX2X1  | 0.159 | 0.319 |   7.728 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | D v                | DFFSR   | 0.159 | 0.000 |   7.728 |    2.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.970 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.970 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[47] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.760
- Arrival Time                  7.727
= Slack Time                   -4.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.367 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.327 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.254 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.174 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.845 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.913 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.819 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.565 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.334 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.886 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.726 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.229 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.442 | 
     | \tx_core/tx_crc/crcpkt2 /U4188             | S v -> Y v         | MUX2X1  | 0.152 | 0.318 |   7.727 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] | D v                | DFFSR   | 0.152 | 0.000 |   7.727 |    2.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.967 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.967 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.735
= Slack Time                   -4.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.366 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.326 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.253 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.173 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.845 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.913 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.818 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.565 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.333 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.885 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.725 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.230 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.443 | 
     | \tx_core/tx_crc/crcpkt2 /U4581             | S v -> Y v         | MUX2X1  | 0.111 | 0.326 |   7.735 |    2.769 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] | D v                | DFFSR   | 0.111 | 0.000 |   7.735 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.966 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.966 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.760
- Arrival Time                  7.724
= Slack Time                   -4.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.364 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.324 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.251 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.171 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.843 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.911 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.816 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.562 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.331 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.883 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.723 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.232 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.445 | 
     | \tx_core/tx_crc/crcpkt2 /U4361             | S v -> Y v         | MUX2X1  | 0.154 | 0.315 |   7.724 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | D v                | DFFSR   | 0.154 | 0.000 |   7.724 |    2.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.964 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.964 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.758
- Arrival Time                  7.722
= Slack Time                   -4.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.364 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.324 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.251 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.171 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.842 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.911 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.816 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.562 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.331 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.883 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.723 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.232 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.445 | 
     | \tx_core/tx_crc/crcpkt2 /U4357             | S v -> Y v         | MUX2X1  | 0.162 | 0.313 |   7.722 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | D v                | DFFSR   | 0.162 | 0.000 |   7.722 |    2.758 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.964 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.964 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[48] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.755
- Arrival Time                  7.717
= Slack Time                   -4.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.362 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.322 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.249 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.169 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.841 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.909 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.814 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.561 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.330 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.881 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.721 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.233 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U4172             | S v -> Y v         | MUX2X1  | 0.177 | 0.308 |   7.717 |    2.755 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | D v                | DFFSR   | 0.177 | 0.000 |   7.717 |    2.755 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.962 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.730
= Slack Time                   -4.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.362 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.322 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.249 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.169 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.841 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.909 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.814 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.560 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.329 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.881 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.721 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.234 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U4168             | S v -> Y v         | MUX2X1  | 0.112 | 0.321 |   7.730 |    2.768 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | D v                | DFFSR   | 0.112 | 0.000 |   7.730 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.962 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.764
- Arrival Time                  7.726
= Slack Time                   -4.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.362 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.322 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.249 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.169 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.840 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.909 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.814 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.560 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.329 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.881 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.721 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.234 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U4366             | S v -> Y v         | MUX2X1  | 0.134 | 0.316 |   7.725 |    2.764 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] | D v                | DFFSR   | 0.134 | 0.000 |   7.726 |    2.764 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.962 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.764
- Arrival Time                  7.725
= Slack Time                   -4.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.361 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.321 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.249 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.168 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.840 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.908 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.814 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.560 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.329 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.881 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.720 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.234 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.448 | 
     | \tx_core/tx_crc/crcpkt2 /U4476             | S v -> Y v         | MUX2X1  | 0.135 | 0.316 |   7.725 |    2.764 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | D v                | DFFSR   | 0.135 | 0.000 |   7.725 |    2.764 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.961 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.961 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.763
- Arrival Time                  7.724
= Slack Time                   -4.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.361 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.320 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.248 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.167 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.839 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.907 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.813 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.559 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.328 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.880 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.720 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.235 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.448 | 
     | \tx_core/tx_crc/crcpkt2 /U4353             | S v -> Y v         | MUX2X1  | 0.139 | 0.314 |   7.723 |    2.763 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | D v                | DFFSR   | 0.139 | 0.000 |   7.724 |    2.763 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.961 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.961 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.097
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.773
- Arrival Time                  7.733
= Slack Time                   -4.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.359 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.319 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.247 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.166 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.838 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.906 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.812 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.558 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.327 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.879 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.718 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.236 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U4364             | S v -> Y v         | MUX2X1  | 0.089 | 0.324 |   7.733 |    2.773 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] | D v                | DFFSR   | 0.089 | 0.000 |   7.733 |    2.773 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.959 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.959 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[41] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.760
- Arrival Time                  7.719
= Slack Time                   -4.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.359 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.319 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.247 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.166 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.838 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.906 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.812 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.558 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.327 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.879 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.718 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.236 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U4578             | S v -> Y v         | MUX2X1  | 0.154 | 0.310 |   7.719 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | D v                | DFFSR   | 0.154 | 0.000 |   7.719 |    2.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.959 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.959 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.762
- Arrival Time                  7.722
= Slack Time                   -4.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.359 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.319 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.247 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.166 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.838 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.906 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.812 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.558 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.327 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.878 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.718 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.236 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U4192             | S v -> Y v         | MUX2X1  | 0.141 | 0.313 |   7.722 |    2.762 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | D v                | DFFSR   | 0.141 | 0.000 |   7.722 |    2.762 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.959 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.959 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.161
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.709
- Arrival Time                  7.667
= Slack Time                   -4.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.358 | 
     | \tx_core/axi_master /U120                   | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.318 | 
     | \tx_core/axi_master /U469                   | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.245 | 
     | \tx_core/axi_master /U507                   | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.165 | 
     | \tx_core/axi_master /U508                   | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.837 | 
     | \tx_core/axi_master /U1365                  | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.905 | 
     | \tx_core/axi_master /U1735                  | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.810 | 
     | \tx_core/axi_master /U240                   | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.557 | 
     | \tx_core/axi_master /U1740                  | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.326 | 
     | \tx_core/tx_crc/crcpkt2 /U1438              | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.877 | 
     | \tx_core/tx_crc/crcpkt2 /U2305              | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.717 | 
     | \tx_core/tx_crc/crcpkt2 /U6                 | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.237 | 
     | \tx_core/tx_crc/crcpkt2 /U463               | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.451 | 
     | \tx_core/tx_crc/crcpkt2 /U3292              | A v -> Y ^         | OAI22X1 | 0.315 | 0.258 |   7.667 |    2.709 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | D ^                | DFFSR   | 0.315 | 0.000 |   7.667 |    2.709 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                             |              |       |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.958 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.958 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[33] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.765
- Arrival Time                  7.722
= Slack Time                   -4.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.357 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.317 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.245 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.164 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.836 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.904 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.810 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.556 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.325 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.877 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.716 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.238 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.451 | 
     | \tx_core/tx_crc/crcpkt2 /U4054             | S v -> Y v         | MUX2X1  | 0.131 | 0.313 |   7.722 |    2.765 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] | D v                | DFFSR   | 0.131 | 0.000 |   7.722 |    2.765 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.957 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.957 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.774
- Arrival Time                  7.730
= Slack Time                   -4.956
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.356 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.316 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.243 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.163 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.834 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.903 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.808 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.554 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.323 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.875 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.715 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.240 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.453 | 
     | \tx_core/tx_crc/crcpkt2 /U4470             | S v -> Y v         | MUX2X1  | 0.085 | 0.321 |   7.730 |    2.774 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] | D v                | DFFSR   | 0.085 | 0.000 |   7.730 |    2.774 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.956 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.956 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[45] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.758
- Arrival Time                  7.713
= Slack Time                   -4.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.354 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.314 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.242 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.161 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.833 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.901 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.806 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.553 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.322 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.873 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.713 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.241 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.455 | 
     | \tx_core/tx_crc/crcpkt2 /U4200             | S v -> Y v         | MUX2X1  | 0.161 | 0.304 |   7.713 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] | D v                | DFFSR   | 0.161 | 0.000 |   7.713 |    2.758 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.954 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.723
= Slack Time                   -4.954
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.354 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.314 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.241 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.161 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.832 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.900 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.806 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.552 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.321 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.873 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.713 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.242 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.455 | 
     | \tx_core/tx_crc/crcpkt2 /U4480             | S v -> Y v         | MUX2X1  | 0.108 | 0.314 |   7.723 |    2.769 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] | D v                | DFFSR   | 0.108 | 0.000 |   7.723 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.954 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.776
- Arrival Time                  7.727
= Slack Time                   -4.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.351 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.311 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.238 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.158 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.830 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.898 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.803 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.549 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.318 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.870 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.710 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.245 | 
     | \tx_core/tx_crc/crcpkt2 /U463             | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.458 | 
     | \tx_core/tx_crc/crcpkt2 /U4370            | S v -> Y v         | MUX2X1  | 0.076 | 0.318 |   7.727 |    2.776 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] | D v                | DFFSR   | 0.076 | 0.000 |   7.727 |    2.776 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.951 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.720
= Slack Time                   -4.951
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.351 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.311 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.238 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.158 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.829 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.898 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.803 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.549 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.318 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.870 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.710 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.245 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.458 | 
     | \tx_core/tx_crc/crcpkt2 /U4351             | S v -> Y v         | MUX2X1  | 0.108 | 0.311 |   7.720 |    2.769 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] | D v                | DFFSR   | 0.108 | 0.000 |   7.720 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.951 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.951 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.774
- Arrival Time                  7.724
= Slack Time                   -4.950
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.350 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.310 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.237 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.157 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.829 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.897 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.802 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.549 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.318 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.869 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.709 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.245 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.459 | 
     | \tx_core/tx_crc/crcpkt2 /U4369             | S v -> Y v         | MUX2X1  | 0.085 | 0.315 |   7.724 |    2.774 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | D v                | DFFSR   | 0.085 | 0.000 |   7.724 |    2.774 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.950 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.950 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.718
= Slack Time                   -4.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.349 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.309 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.236 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.156 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.828 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.896 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.801 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.548 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.316 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.868 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.708 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.247 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.460 | 
     | \tx_core/tx_crc/crcpkt2 /U4343             | S v -> Y v         | MUX2X1  | 0.108 | 0.309 |   7.718 |    2.769 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] | D v                | DFFSR   | 0.108 | 0.000 |   7.718 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.949 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.949 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.768
- Arrival Time                  7.717
= Slack Time                   -4.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.349 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.309 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.236 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.156 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.827 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.896 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.801 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.547 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.316 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.868 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.708 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.247 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.460 | 
     | \tx_core/tx_crc/crcpkt2 /U4180             | S v -> Y v         | MUX2X1  | 0.113 | 0.308 |   7.717 |    2.768 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | D v                | DFFSR   | 0.113 | 0.000 |   7.717 |    2.768 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.949 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.949 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.768
- Arrival Time                  7.715
= Slack Time                   -4.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.347 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.307 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.234 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.154 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.826 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.894 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.799 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.546 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.314 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.866 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.706 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.249 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.462 | 
     | \tx_core/tx_crc/crcpkt2 /U4207             | S v -> Y v         | MUX2X1  | 0.113 | 0.306 |   7.715 |    2.768 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] | D v                | DFFSR   | 0.113 | 0.000 |   7.715 |    2.768 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.947 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.947 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.105
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.765
- Arrival Time                  7.711
= Slack Time                   -4.946
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.346 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.306 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.233 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.153 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.824 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.893 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.798 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.544 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.313 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.865 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.705 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.250 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.463 | 
     | \tx_core/tx_crc/crcpkt2 /U4176             | S v -> Y v         | MUX2X1  | 0.130 | 0.302 |   7.710 |    2.765 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] | D v                | DFFSR   | 0.130 | 0.000 |   7.711 |    2.765 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.946 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.946 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.771
- Arrival Time                  7.715
= Slack Time                   -4.944
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.344 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.304 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.232 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.151 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.823 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.891 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.797 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.543 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.312 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.864 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.704 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.251 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.464 | 
     | \tx_core/tx_crc/crcpkt2 /U4600             | S v -> Y v         | MUX2X1  | 0.101 | 0.306 |   7.715 |    2.771 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | D v                | DFFSR   | 0.101 | 0.000 |   7.715 |    2.771 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.944 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.097
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.773
- Arrival Time                  7.716
= Slack Time                   -4.942
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.342 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.302 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.230 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.149 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.821 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.889 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.795 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.541 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.310 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.862 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.701 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.253 | 
     | \tx_core/tx_crc/crcpkt2 /U463             | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.467 | 
     | \tx_core/tx_crc/crcpkt2 /U4205            | S v -> Y v         | MUX2X1  | 0.089 | 0.307 |   7.716 |    2.773 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | D v                | DFFSR   | 0.089 | 0.000 |   7.716 |    2.773 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.942 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.942 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.708
= Slack Time                   -4.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.339 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.299 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.226 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.146 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.818 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.886 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.791 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.538 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.307 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.858 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.698 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.256 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.081 | 1.213 |   7.409 |    2.470 | 
     | \tx_core/tx_crc/crcpkt2 /U4196             | S v -> Y v         | MUX2X1  | 0.111 | 0.299 |   7.708 |    2.769 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] | D v                | DFFSR   | 0.111 | 0.000 |   7.708 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.939 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.939 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[53] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.760
- Arrival Time                  7.698
= Slack Time                   -4.938
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.338 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.298 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.225 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.145 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.817 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.885 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.790 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.537 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.306 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.857 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.697 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.257 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.420 | 
     | \tx_core/tx_crc/crcpkt2 /U3282             | S v -> Y v         | MUX2X1  | 0.152 | 0.340 |   7.698 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] | D v                | DFFSR   | 0.152 | 0.000 |   7.698 |    2.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.938 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.938 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[54] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.760
- Arrival Time                  7.697
= Slack Time                   -4.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.337 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.297 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.224 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.144 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.815 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.883 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.789 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.535 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.856 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.696 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.259 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.421 | 
     | \tx_core/tx_crc/crcpkt2 /U3179             | S v -> Y v         | MUX2X1  | 0.151 | 0.339 |   7.697 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] | D v                | DFFSR   | 0.151 | 0.000 |   7.697 |    2.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.937 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.937 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[55] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.760
- Arrival Time                  7.697
= Slack Time                   -4.936
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.336 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.296 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.224 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.143 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.815 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.883 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.789 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.535 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.304 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.855 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.695 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.259 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.421 | 
     | \tx_core/tx_crc/crcpkt2 /U4039             | S v -> Y v         | MUX2X1  | 0.152 | 0.339 |   7.697 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | D v                | DFFSR   | 0.152 | 0.000 |   7.697 |    2.760 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.936 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.936 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[43] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.759
- Arrival Time                  7.691
= Slack Time                   -4.932
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.332 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.292 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.219 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.139 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.811 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.879 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.784 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.531 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.299 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.851 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.691 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.264 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.426 | 
     | \tx_core/tx_crc/crcpkt2 /U3188             | S v -> Y v         | MUX2X1  | 0.157 | 0.333 |   7.691 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | D v                | DFFSR   | 0.157 | 0.000 |   7.691 |    2.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.932 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[50] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.758
- Arrival Time                  7.688
= Slack Time                   -4.930
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.330 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.290 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.217 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.137 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.809 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.877 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.782 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.529 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.297 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.849 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.689 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.266 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.428 | 
     | \tx_core/tx_crc/crcpkt2 /U3912             | S v -> Y v         | MUX2X1  | 0.162 | 0.330 |   7.688 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] | D v                | DFFSR   | 0.162 | 0.000 |   7.688 |    2.758 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.930 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.759
- Arrival Time                  7.687
= Slack Time                   -4.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.328 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.288 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.216 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.135 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.807 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.875 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.781 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.527 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.296 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.848 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.687 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.267 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.429 | 
     | \tx_core/tx_crc/crcpkt2 /U3066             | S v -> Y v         | MUX2X1  | 0.160 | 0.329 |   7.687 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | D v                | DFFSR   | 0.160 | 0.000 |   7.687 |    2.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.928 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.928 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[44] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.111
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.759
- Arrival Time                  7.683
= Slack Time                   -4.923
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.323 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.283 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.210 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.130 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.802 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.870 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.775 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.522 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.291 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.842 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.682 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.272 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.435 | 
     | \tx_core/tx_crc/crcpkt2 /U3208             | S v -> Y v         | MUX2X1  | 0.156 | 0.325 |   7.683 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | D v                | DFFSR   | 0.156 | 0.000 |   7.683 |    2.759 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.923 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[37] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.764
- Arrival Time                  7.687
= Slack Time                   -4.923
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.323 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.283 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.210 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.130 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.802 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.870 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.775 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.521 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.290 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.842 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.682 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.273 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.435 | 
     | \tx_core/tx_crc/crcpkt2 /U3921             | S v -> Y v         | MUX2X1  | 0.133 | 0.329 |   7.687 |    2.764 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] | D v                | DFFSR   | 0.133 | 0.000 |   7.687 |    2.764 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.923 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.770
- Arrival Time                  7.689
= Slack Time                   -4.919
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.319 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.279 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.206 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.126 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.798 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.866 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.771 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.518 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.286 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.838 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.678 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.276 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.439 | 
     | \tx_core/tx_crc/crcpkt2 /U3215             | S v -> Y v         | MUX2X1  | 0.106 | 0.331 |   7.689 |    2.770 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | D v                | DFFSR   | 0.106 | 0.000 |   7.689 |    2.770 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.919 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.919 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.769
- Arrival Time                  7.684
= Slack Time                   -4.915
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.315 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.275 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.202 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.122 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.794 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.862 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.767 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.514 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.283 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.834 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.674 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.280 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.443 | 
     | \tx_core/tx_crc/crcpkt2 /U3221             | S v -> Y v         | MUX2X1  | 0.109 | 0.326 |   7.684 |    2.769 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | D v                | DFFSR   | 0.109 | 0.000 |   7.684 |    2.769 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.915 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.915 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.097
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.773
- Arrival Time                  7.686
= Slack Time                   -4.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.312 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.272 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.200 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.119 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.791 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.859 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.764 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.511 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.280 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.831 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.671 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.283 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.446 | 
     | \tx_core/tx_crc/crcpkt2 /U3916             | S v -> Y v         | MUX2X1  | 0.089 | 0.327 |   7.685 |    2.773 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] | D v                | DFFSR   | 0.089 | 0.000 |   7.686 |    2.773 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.912 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.912 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.770
- Arrival Time                  7.680
= Slack Time                   -4.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.310 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.270 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.197 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.117 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.789 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.857 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.762 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.509 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.278 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.829 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.669 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.285 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.448 | 
     | \tx_core/tx_crc/crcpkt2 /U3185             | S v -> Y v         | MUX2X1  | 0.105 | 0.322 |   7.680 |    2.770 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] | D v                | DFFSR   | 0.105 | 0.000 |   7.680 |    2.770 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.910 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.776
- Arrival Time                  7.686
= Slack Time                   -4.910
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.310 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.269 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.197 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.116 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.788 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.856 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.762 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.508 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.277 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.829 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.669 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.286 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.448 | 
     | \tx_core/tx_crc/crcpkt2 /U3919            | S v -> Y v         | MUX2X1  | 0.076 | 0.327 |   7.685 |    2.776 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | D v                | DFFSR   | 0.076 | 0.000 |   7.686 |    2.776 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.910 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.776
- Arrival Time                  7.685
= Slack Time                   -4.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.309 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.269 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.196 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.116 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.788 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.856 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.761 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.508 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.276 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.828 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.668 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.287 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /U4204            | S v -> Y v         | MUX2X1  | 0.077 | 0.327 |   7.685 |    2.776 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | D v                | DFFSR   | 0.077 | 0.000 |   7.685 |    2.776 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.909 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.776
- Arrival Time                  7.685
= Slack Time                   -4.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.309 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.269 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.196 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.116 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.788 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.856 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.761 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.508 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.276 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.828 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.668 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.287 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /U3218            | S v -> Y v         | MUX2X1  | 0.076 | 0.327 |   7.685 |    2.776 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] | D v                | DFFSR   | 0.076 | 0.000 |   7.685 |    2.776 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.909 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.775
- Arrival Time                  7.683
= Slack Time                   -4.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.308 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.268 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.195 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.115 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.787 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.855 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.760 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.507 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.275 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.827 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.667 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.288 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U3189            | S v -> Y v         | MUX2X1  | 0.080 | 0.325 |   7.683 |    2.775 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] | D v                | DFFSR   | 0.080 | 0.000 |   7.683 |    2.775 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.908 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[29] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.768
- Arrival Time                  7.675
= Slack Time                   -4.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.307 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.267 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.195 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.114 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.786 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.854 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.760 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.506 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.275 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.827 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.667 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.288 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U4184             | S v -> Y v         | MUX2X1  | 0.115 | 0.317 |   7.675 |    2.768 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[29] | D v                | DFFSR   | 0.115 | 0.000 |   7.675 |    2.768 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.907 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[29] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.907 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.775
- Arrival Time                  7.682
= Slack Time                   -4.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.307 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.267 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.194 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.114 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.786 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.854 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.759 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.506 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.274 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.826 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.666 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.289 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.451 | 
     | \tx_core/tx_crc/crcpkt2 /U3279            | S v -> Y v         | MUX2X1  | 0.082 | 0.324 |   7.682 |    2.775 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[5] | D v                | DFFSR   | 0.082 | 0.000 |   7.682 |    2.775 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.907 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.907 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.776
- Arrival Time                  7.683
= Slack Time                   -4.907
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.307 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.266 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.194 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.113 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.785 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.853 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.759 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.505 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.274 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.826 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.666 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.289 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.451 | 
     | \tx_core/tx_crc/crcpkt2 /U3176            | S v -> Y v         | MUX2X1  | 0.075 | 0.325 |   7.683 |    2.776 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] | D v                | DFFSR   | 0.075 | 0.000 |   7.683 |    2.776 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.907 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.907 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 2.771
- Arrival Time                  7.677
= Slack Time                   -4.906
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -4.306 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -4.266 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -4.194 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -4.113 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.095 | 1.328 |   2.121 |   -2.785 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.686 | 0.932 |   3.053 |   -1.853 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.095 |   3.148 |   -1.759 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.288 | 0.254 |   3.401 |   -1.505 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.200 | 0.231 |   3.633 |   -1.274 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.541 | 0.448 |   4.081 |   -0.826 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.241 |   -0.665 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.052 | 1.955 |   6.196 |    1.289 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.052 | 1.162 |   7.358 |    2.451 | 
     | \tx_core/tx_crc/crcpkt2 /U4502             | S v -> Y v         | MUX2X1  | 0.101 | 0.319 |   7.677 |    2.770 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] | D v                | DFFSR   | 0.101 | 0.000 |   7.677 |    2.771 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                            |              |       |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |    4.906 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |    4.906 | 
     +--------------------------------------------------------------------------------------------------------+ 

