DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
]
instances [
(Instance
name "I_tester"
duLibraryName "AhbLiteComponents_test"
duName "mixedSignal_1130_tester"
elements [
(GiElement
name "CPOL"
type "std_ulogic"
value "'0'"
)
(GiElement
name "CPHA"
type "std_ulogic"
value "'0'"
)
]
mwi 0
uid 421,0
)
(Instance
name "I_DUT"
duLibraryName "AhbLiteComponents_test"
duName "mixedSignal_11300"
elements [
]
mwi 0
uid 1813,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\mixed@signal_11300_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\mixed@signal_11300_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\mixed@signal_11300_tb"
)
(vvPair
variable "d_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\mixedSignal_11300_tb"
)
(vvPair
variable "date"
value "29.04.2019"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "mixedSignal_11300_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "johan.chenaux"
)
(vvPair
variable "graphical_source_date"
value "29.04.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30906"
)
(vvPair
variable "graphical_source_time"
value "14:02:48"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30906"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AhbLiteComponents_test"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AhbLiteComponents_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "mixedSignal_11300_tb"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\mixed@signal_11300_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\mixedSignal_11300_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "beamer"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:02:48"
)
(vvPair
variable "unit"
value "mixedSignal_11300_tb"
)
(vvPair
variable "user"
value "johan.chenaux"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 153,0
optionalChildren [
*1 (Grouping
uid 110,0
optionalChildren [
*2 (CommentText
uid 112,0
shape (Rectangle
uid 113,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,54000,61000,55000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 114,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,54000,54200,55000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 115,0
shape (Rectangle
uid 116,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,50000,65000,51000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 117,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,50000,64200,51000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 118,0
shape (Rectangle
uid 119,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,52000,61000,53000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 120,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,52000,54200,53000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 121,0
shape (Rectangle
uid 122,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,52000,44000,53000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 123,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,52000,42300,53000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 124,0
shape (Rectangle
uid 125,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "61000,51000,81000,55000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 126,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,51200,70400,52200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 127,0
shape (Rectangle
uid 128,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "65000,50000,81000,51000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 129,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "65200,50000,75300,51000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 130,0
shape (Rectangle
uid 131,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,50000,61000,52000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 132,0
va (VaSet
fg "32768,0,0"
)
xt "47150,50500,53850,51500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 133,0
shape (Rectangle
uid 134,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,53000,44000,54000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 135,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,53000,42300,54000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 136,0
shape (Rectangle
uid 137,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "40000,54000,44000,55000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 138,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "40200,54000,42900,55000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 139,0
shape (Rectangle
uid 140,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "44000,53000,61000,54000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 141,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "44200,53000,53900,54000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 111,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "40000,50000,81000,55000"
)
oxt "14000,66000,55000,71000"
)
*12 (Blk
uid 421,0
shape (Rectangle
uid 422,0
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "9000,39000,77000,47000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 423,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 424,0
va (VaSet
font "Verdana,9,0"
)
xt "8700,47200,23600,48400"
st "AhbLiteComponents_test"
blo "8700,48200"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 425,0
va (VaSet
font "Verdana,9,0"
)
xt "8700,48400,23900,49600"
st "mixedSignal_1130_tester"
blo "8700,49400"
tm "BlkNameMgr"
)
*15 (Text
uid 426,0
va (VaSet
font "Verdana,9,0"
)
xt "8700,49600,13500,50800"
st "I_tester"
blo "8700,50600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 427,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 428,0
text (MLText
uid 429,0
va (VaSet
)
xt "9000,51000,19800,53000"
st "CPOL = '0'    ( std_ulogic )  
CPHA = '0'    ( std_ulogic )  "
)
header ""
)
elements [
(GiElement
name "CPOL"
type "std_ulogic"
value "'0'"
)
(GiElement
name "CPHA"
type "std_ulogic"
value "'0'"
)
]
)
)
*16 (SaComponent
uid 1813,0
optionalChildren [
*17 (CptPort
uid 1761,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1762,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,15625,57750,16375"
)
tg (CPTG
uid 1763,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1764,0
va (VaSet
font "Verdana,12,0"
)
xt "50300,15300,56000,16700"
st "CNVT_n"
ju 2
blo "56000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "CNVT_n"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*18 (CptPort
uid 1765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1766,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,7625,57750,8375"
)
tg (CPTG
uid 1767,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1768,0
va (VaSet
font "Verdana,12,0"
)
xt "52000,7300,56000,8700"
st "SCLK"
ju 2
blo "56000,8500"
)
)
thePort (LogicalPort
decl (Decl
n "SCLK"
t "std_ulogic"
o 4
suid 2,0
)
)
)
*19 (CptPort
uid 1769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1770,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,11625,57750,12375"
)
tg (CPTG
uid 1771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1772,0
va (VaSet
font "Verdana,12,0"
)
xt "52900,11300,56000,12700"
st "DIN"
ju 2
blo "56000,12500"
)
)
thePort (LogicalPort
decl (Decl
n "DIN"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*20 (CptPort
uid 1773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,7625,41000,8375"
)
tg (CPTG
uid 1775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1776,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,7300,45500,8700"
st "Vin1"
blo "42000,8500"
)
)
thePort (LogicalPort
decl (Decl
n "Vin1"
t "real"
o 5
suid 4,0
)
)
)
*21 (CptPort
uid 1777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,9625,41000,10375"
)
tg (CPTG
uid 1779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1780,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,9300,45500,10700"
st "Vin2"
blo "42000,10500"
)
)
thePort (LogicalPort
decl (Decl
n "Vin2"
t "real"
o 6
suid 2005,0
)
)
)
*22 (CptPort
uid 1781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1782,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,9625,57750,10375"
)
tg (CPTG
uid 1783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1784,0
va (VaSet
font "Verdana,12,0"
)
xt "51900,9300,56000,10700"
st "CS_n"
ju 2
blo "56000,10500"
)
)
thePort (LogicalPort
decl (Decl
n "CS_n"
t "std_ulogic"
o 2
suid 2006,0
)
)
)
*23 (CptPort
uid 1785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "57000,13625,57750,14375"
)
tg (CPTG
uid 1787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1788,0
va (VaSet
font "Verdana,12,0"
)
xt "51700,13300,56000,14700"
st "DOUT"
ju 2
blo "56000,14500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DOUT"
t "std_ulogic"
o 7
suid 2009,0
)
)
)
*24 (CptPort
uid 1789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1790,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,19625,41000,20375"
)
tg (CPTG
uid 1791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1792,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,19300,46500,20700"
st "Vout1"
blo "42000,20500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Vout1"
t "real"
o 8
suid 2010,0
)
)
)
*25 (CptPort
uid 1793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,21625,41000,22375"
)
tg (CPTG
uid 1795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1796,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,21300,46500,22700"
st "Vout2"
blo "42000,22500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Vout2"
t "real"
o 9
suid 2011,0
)
)
)
*26 (CptPort
uid 1797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1798,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,25625,41000,26375"
)
tg (CPTG
uid 1799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,25300,46600,26700"
st "Dout1"
blo "42000,26500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Dout1"
t "std_ulogic"
o 10
suid 2012,0
)
)
)
*27 (CptPort
uid 1801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1802,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,27625,41000,28375"
)
tg (CPTG
uid 1803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1804,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,27300,46600,28700"
st "Dout2"
blo "42000,28500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Dout2"
t "std_ulogic"
o 11
suid 2013,0
)
)
)
*28 (CptPort
uid 1805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,13625,41000,14375"
)
tg (CPTG
uid 1807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1808,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,13300,45600,14700"
st "Din1"
blo "42000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "Din1"
t "std_ulogic"
o 12
suid 2014,0
)
)
)
*29 (CptPort
uid 1809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40250,15625,41000,16375"
)
tg (CPTG
uid 1811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1812,0
va (VaSet
font "Verdana,12,0"
)
xt "42000,15300,45600,16700"
st "Din2"
blo "42000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "Din2"
t "std_ulogic"
o 13
suid 2015,0
)
)
)
]
shape (Rectangle
uid 1814,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "41000,4000,57000,31000"
)
oxt "37000,3000,53000,30000"
ttg (MlTextGroup
uid 1815,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 1816,0
va (VaSet
)
xt "41600,30800,53100,31800"
st "AhbLiteComponents_test"
blo "41600,31600"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 1817,0
va (VaSet
)
xt "41600,31800,50500,32800"
st "mixedSignal_11300"
blo "41600,32600"
tm "CptNameMgr"
)
*32 (Text
uid 1818,0
va (VaSet
)
xt "41600,32800,44600,33800"
st "I_DUT"
blo "41600,33600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1819,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1820,0
text (MLText
uid 1821,0
va (VaSet
font "Courier New,8,0"
)
xt "20500,23000,20500,23000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*33 (Net
uid 1822,0
decl (Decl
n "CNVT_n"
t "std_ulogic"
o 1
suid 16,0
)
declText (MLText
uid 1823,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,10600,16500,11400"
st "SIGNAL CNVT_n : std_ulogic
"
)
)
*34 (Net
uid 1862,0
decl (Decl
n "Dout2"
t "std_ulogic"
o 5
suid 21,0
)
declText (MLText
uid 1863,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13800,16500,14600"
st "SIGNAL Dout2  : std_ulogic
"
)
)
*35 (Net
uid 1870,0
decl (Decl
n "Dout1"
t "std_ulogic"
o 4
suid 22,0
)
declText (MLText
uid 1871,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,13000,16500,13800"
st "SIGNAL Dout1  : std_ulogic
"
)
)
*36 (Net
uid 1878,0
decl (Decl
n "Din2"
t "std_ulogic"
o 3
suid 23,0
)
declText (MLText
uid 1879,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,12200,16500,13000"
st "SIGNAL Din2   : std_ulogic
"
)
)
*37 (Net
uid 1886,0
decl (Decl
n "Din1"
t "std_ulogic"
o 2
suid 24,0
)
declText (MLText
uid 1887,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,11400,16500,12200"
st "SIGNAL Din1   : std_ulogic
"
)
)
*38 (Net
uid 1894,0
decl (Decl
n "Vout2"
t "real"
o 13
suid 25,0
)
declText (MLText
uid 1895,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,20200,13500,21000"
st "SIGNAL Vout2  : real
"
)
)
*39 (Net
uid 1902,0
decl (Decl
n "Vout1"
t "real"
o 12
suid 26,0
)
declText (MLText
uid 1903,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,19400,13500,20200"
st "SIGNAL Vout1  : real
"
)
)
*40 (Net
uid 1910,0
decl (Decl
n "Vin2"
t "real"
o 11
suid 27,0
)
declText (MLText
uid 1911,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,18600,13500,19400"
st "SIGNAL Vin2   : real
"
)
)
*41 (Net
uid 1918,0
decl (Decl
n "Vin1"
t "real"
o 10
suid 28,0
)
declText (MLText
uid 1919,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17800,13500,18600"
st "SIGNAL Vin1   : real
"
)
)
*42 (Net
uid 1952,0
decl (Decl
n "MOSI"
t "std_ulogic"
o 7
suid 29,0
)
declText (MLText
uid 1953,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,15400,16500,16200"
st "SIGNAL MOSI   : std_ulogic
"
)
)
*43 (Net
uid 1954,0
decl (Decl
n "MISO"
t "std_ulogic"
o 6
suid 30,0
)
declText (MLText
uid 1955,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,14600,16500,15400"
st "SIGNAL MISO   : std_ulogic
"
)
)
*44 (Net
uid 1956,0
decl (Decl
n "SS_n"
t "std_ulogic"
o 9
suid 31,0
)
declText (MLText
uid 1957,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,17000,16500,17800"
st "SIGNAL SS_n   : std_ulogic
"
)
)
*45 (Net
uid 1964,0
decl (Decl
n "SCK"
t "std_ulogic"
o 8
suid 32,0
)
declText (MLText
uid 1965,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,16200,16500,17000"
st "SIGNAL SCK    : std_ulogic
"
)
)
*46 (Wire
uid 1824,0
shape (OrthoPolyLine
uid 1825,0
va (VaSet
vasetType 3
)
xt "57750,16000,61000,39000"
pts [
"57750,16000"
"61000,16000"
"61000,39000"
]
)
start &17
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1829,0
va (VaSet
font "Verdana,12,0"
)
xt "59750,14600,65450,16000"
st "CNVT_n"
blo "59750,15800"
tm "WireNameMgr"
)
)
on &33
)
*47 (Wire
uid 1832,0
shape (OrthoPolyLine
uid 1833,0
va (VaSet
vasetType 3
)
xt "57750,14000,63000,39000"
pts [
"57750,14000"
"63000,14000"
"63000,39000"
]
)
start &23
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1837,0
va (VaSet
font "Verdana,12,0"
)
xt "59750,12600,63850,14000"
st "MISO"
blo "59750,13800"
tm "WireNameMgr"
)
)
on &43
)
*48 (Wire
uid 1840,0
shape (OrthoPolyLine
uid 1841,0
va (VaSet
vasetType 3
)
xt "57750,12000,65000,39000"
pts [
"57750,12000"
"65000,12000"
"65000,39000"
]
)
start &19
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1845,0
va (VaSet
font "Verdana,12,0"
)
xt "59750,10600,63850,12000"
st "MOSI"
blo "59750,11800"
tm "WireNameMgr"
)
)
on &42
)
*49 (Wire
uid 1848,0
shape (OrthoPolyLine
uid 1849,0
va (VaSet
vasetType 3
)
xt "57750,10000,67000,39000"
pts [
"57750,10000"
"67000,10000"
"67000,39000"
]
)
start &22
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1853,0
va (VaSet
font "Verdana,12,0"
)
xt "59750,8600,63750,10000"
st "SS_n"
blo "59750,9800"
tm "WireNameMgr"
)
)
on &44
)
*50 (Wire
uid 1856,0
shape (OrthoPolyLine
uid 1857,0
va (VaSet
vasetType 3
)
xt "57750,8000,69000,39000"
pts [
"57750,8000"
"69000,8000"
"69000,39000"
]
)
start &18
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1861,0
va (VaSet
font "Verdana,12,0"
)
xt "59750,6600,63050,8000"
st "SCK"
blo "59750,7800"
tm "WireNameMgr"
)
)
on &45
)
*51 (Wire
uid 1864,0
shape (OrthoPolyLine
uid 1865,0
va (VaSet
vasetType 3
)
xt "37000,28000,40250,39000"
pts [
"40250,28000"
"37000,28000"
"37000,39000"
]
)
start &27
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1869,0
va (VaSet
font "Verdana,12,0"
)
xt "34250,26600,38850,28000"
st "Dout2"
blo "34250,27800"
tm "WireNameMgr"
)
)
on &34
)
*52 (Wire
uid 1872,0
shape (OrthoPolyLine
uid 1873,0
va (VaSet
vasetType 3
)
xt "35000,26000,40250,39000"
pts [
"40250,26000"
"35000,26000"
"35000,39000"
]
)
start &26
end &12
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 1876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1877,0
va (VaSet
font "Verdana,12,0"
)
xt "34250,24600,38850,26000"
st "Dout1"
blo "34250,25800"
tm "WireNameMgr"
)
)
on &35
)
*53 (Wire
uid 1880,0
shape (OrthoPolyLine
uid 1881,0
va (VaSet
vasetType 3
)
xt "25000,16000,40250,39000"
pts [
"40250,16000"
"25000,16000"
"25000,39000"
]
)
start &29
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1885,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,14600,38850,16000"
st "Din2"
blo "35250,15800"
tm "WireNameMgr"
)
)
on &36
)
*54 (Wire
uid 1888,0
shape (OrthoPolyLine
uid 1889,0
va (VaSet
vasetType 3
)
xt "23000,14000,40250,39000"
pts [
"40250,14000"
"23000,14000"
"23000,39000"
]
)
start &28
end &12
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 1892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1893,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,12600,38850,14000"
st "Din1"
blo "35250,13800"
tm "WireNameMgr"
)
)
on &37
)
*55 (Wire
uid 1896,0
shape (OrthoPolyLine
uid 1897,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "31000,22000,40250,39000"
pts [
"40250,22000"
"31000,22000"
"31000,39000"
]
)
start &25
end &12
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1901,0
va (VaSet
font "Verdana,12,0"
)
xt "34250,20600,38750,22000"
st "Vout2"
blo "34250,21800"
tm "WireNameMgr"
)
)
on &38
)
*56 (Wire
uid 1904,0
shape (OrthoPolyLine
uid 1905,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,20000,40250,39000"
pts [
"40250,20000"
"29000,20000"
"29000,39000"
]
)
start &24
end &12
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1909,0
va (VaSet
font "Verdana,12,0"
)
xt "34250,18600,38750,20000"
st "Vout1"
blo "34250,19800"
tm "WireNameMgr"
)
)
on &39
)
*57 (Wire
uid 1912,0
shape (OrthoPolyLine
uid 1913,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,10000,40250,39000"
pts [
"40250,10000"
"19000,10000"
"19000,39000"
]
)
start &21
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1917,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,8600,38750,10000"
st "Vin2"
blo "35250,9800"
tm "WireNameMgr"
)
)
on &40
)
*58 (Wire
uid 1920,0
shape (OrthoPolyLine
uid 1921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17000,8000,40250,39000"
pts [
"40250,8000"
"17000,8000"
"17000,39000"
]
)
start &20
end &12
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1925,0
va (VaSet
font "Verdana,12,0"
)
xt "35250,6600,38750,8000"
st "Vin1"
blo "35250,7800"
tm "WireNameMgr"
)
)
on &41
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *59 (PackageList
uid 142,0
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*61 (MLText
uid 144,0
va (VaSet
)
xt "0,1000,11300,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 145,0
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 146,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*63 (Text
uid 147,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*64 (MLText
uid 148,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*65 (Text
uid 149,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*66 (MLText
uid 150,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*67 (Text
uid 151,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*68 (MLText
uid 152,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "181,36,1418,891"
viewArea "-1200,-1200,82276,57430"
cachedDiagramExtent "0,0,81000,55000"
pageSetupInfo (PageSetupInfo
ptrCmd "Generic PostScript Printer,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 1077
paperHeight 761
windowsPaperWidth 1077
windowsPaperHeight 761
paperType "A4"
windowsPaperName "A4"
scale 90
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 2016,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*70 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*71 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*73 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*74 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*76 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*77 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*79 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*80 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*81 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*82 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*83 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*85 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*87 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*89 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,5800,5400,6800"
st "Declarations"
blo "0,6600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,6800,2700,7800"
st "Ports:"
blo "0,7600"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,7800,3800,8800"
st "Pre User:"
blo "0,8600"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,8800,22000,9600"
st "constant signalBitNb: positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,9600,7100,10600"
st "Diagram Signals:"
blo "0,10400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,5800,4700,6800"
st "Post User:"
blo "0,6600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,5800,0,5800"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 32,0
usingSuid 1
emptyRow *90 (LEmptyRow
)
uid 727,0
optionalChildren [
*91 (RefLabelRowHdr
)
*92 (TitleRowHdr
)
*93 (FilterRowHdr
)
*94 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*95 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*96 (GroupColHdr
tm "GroupColHdrMgr"
)
*97 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*98 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*99 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*100 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*101 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*102 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*103 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "CNVT_n"
t "std_ulogic"
o 1
suid 16,0
)
)
uid 1926,0
)
*104 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Dout2"
t "std_ulogic"
o 5
suid 21,0
)
)
uid 1936,0
)
*105 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Dout1"
t "std_ulogic"
o 4
suid 22,0
)
)
uid 1938,0
)
*106 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Din2"
t "std_ulogic"
o 3
suid 23,0
)
)
uid 1940,0
)
*107 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Din1"
t "std_ulogic"
o 2
suid 24,0
)
)
uid 1942,0
)
*108 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Vout2"
t "real"
o 13
suid 25,0
)
)
uid 1944,0
)
*109 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Vout1"
t "real"
o 12
suid 26,0
)
)
uid 1946,0
)
*110 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Vin2"
t "real"
o 11
suid 27,0
)
)
uid 1948,0
)
*111 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Vin1"
t "real"
o 10
suid 28,0
)
)
uid 1950,0
)
*112 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MOSI"
t "std_ulogic"
o 7
suid 29,0
)
)
uid 1958,0
)
*113 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "MISO"
t "std_ulogic"
o 6
suid 30,0
)
)
uid 1960,0
)
*114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SS_n"
t "std_ulogic"
o 9
suid 31,0
)
)
uid 1962,0
)
*115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCK"
t "std_ulogic"
o 8
suid 32,0
)
)
uid 1966,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 740,0
optionalChildren [
*116 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *117 (MRCItem
litem &90
pos 13
dimension 20
)
uid 742,0
optionalChildren [
*118 (MRCItem
litem &91
pos 0
dimension 20
uid 743,0
)
*119 (MRCItem
litem &92
pos 1
dimension 23
uid 744,0
)
*120 (MRCItem
litem &93
pos 2
hidden 1
dimension 20
uid 745,0
)
*121 (MRCItem
litem &103
pos 0
dimension 20
uid 1927,0
)
*122 (MRCItem
litem &104
pos 1
dimension 20
uid 1937,0
)
*123 (MRCItem
litem &105
pos 2
dimension 20
uid 1939,0
)
*124 (MRCItem
litem &106
pos 3
dimension 20
uid 1941,0
)
*125 (MRCItem
litem &107
pos 4
dimension 20
uid 1943,0
)
*126 (MRCItem
litem &108
pos 5
dimension 20
uid 1945,0
)
*127 (MRCItem
litem &109
pos 6
dimension 20
uid 1947,0
)
*128 (MRCItem
litem &110
pos 7
dimension 20
uid 1949,0
)
*129 (MRCItem
litem &111
pos 8
dimension 20
uid 1951,0
)
*130 (MRCItem
litem &112
pos 9
dimension 20
uid 1959,0
)
*131 (MRCItem
litem &113
pos 10
dimension 20
uid 1961,0
)
*132 (MRCItem
litem &114
pos 11
dimension 20
uid 1963,0
)
*133 (MRCItem
litem &115
pos 12
dimension 20
uid 1967,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 746,0
optionalChildren [
*134 (MRCItem
litem &94
pos 0
dimension 20
uid 747,0
)
*135 (MRCItem
litem &96
pos 1
dimension 50
uid 748,0
)
*136 (MRCItem
litem &97
pos 2
dimension 100
uid 749,0
)
*137 (MRCItem
litem &98
pos 3
dimension 50
uid 750,0
)
*138 (MRCItem
litem &99
pos 4
dimension 100
uid 751,0
)
*139 (MRCItem
litem &100
pos 5
dimension 100
uid 752,0
)
*140 (MRCItem
litem &101
pos 6
dimension 50
uid 753,0
)
*141 (MRCItem
litem &102
pos 7
dimension 80
uid 754,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 741,0
vaOverrides [
]
)
]
)
uid 726,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *142 (LEmptyRow
)
uid 756,0
optionalChildren [
*143 (RefLabelRowHdr
)
*144 (TitleRowHdr
)
*145 (FilterRowHdr
)
*146 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*147 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*148 (GroupColHdr
tm "GroupColHdrMgr"
)
*149 (NameColHdr
tm "GenericNameColHdrMgr"
)
*150 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*151 (InitColHdr
tm "GenericValueColHdrMgr"
)
*152 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*153 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 768,0
optionalChildren [
*154 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *155 (MRCItem
litem &142
pos 0
dimension 20
)
uid 770,0
optionalChildren [
*156 (MRCItem
litem &143
pos 0
dimension 20
uid 771,0
)
*157 (MRCItem
litem &144
pos 1
dimension 23
uid 772,0
)
*158 (MRCItem
litem &145
pos 2
hidden 1
dimension 20
uid 773,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 774,0
optionalChildren [
*159 (MRCItem
litem &146
pos 0
dimension 20
uid 775,0
)
*160 (MRCItem
litem &148
pos 1
dimension 50
uid 776,0
)
*161 (MRCItem
litem &149
pos 2
dimension 100
uid 777,0
)
*162 (MRCItem
litem &150
pos 3
dimension 100
uid 778,0
)
*163 (MRCItem
litem &151
pos 4
dimension 50
uid 779,0
)
*164 (MRCItem
litem &152
pos 5
dimension 50
uid 780,0
)
*165 (MRCItem
litem &153
pos 6
dimension 80
uid 781,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 769,0
vaOverrides [
]
)
]
)
uid 755,0
type 1
)
activeModelName "BlockDiag"
)
