
mis_programas/Super_blink_V1_FreeRTOS/out/Super_blink_V1_FreeRTOS.elf:     file format elf32-littlearm
mis_programas/Super_blink_V1_FreeRTOS/out/Super_blink_V1_FreeRTOS.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0004f9

Program Header:
0x70000001 off    0x00014c28 vaddr 0x1a004c28 paddr 0x1a004c28 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100a4 vaddr 0x100000a4 paddr 0x100000a4 align 2**16
         filesz 0x00000000 memsz 0x00002ab0 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004c30 memsz 0x00004c30 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004c30 align 2**16
         filesz 0x000000a4 memsz 0x000000a4 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004c24  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a4  10000000  1a004c30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
  6 .bss          00002ab0  100000a4  100000a4  000100a4  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 11 .init_array   00000004  1a004c24  1a004c24  00014c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004c28  1a004c28  00014c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a4  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a4  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a4  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a4  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a4  2**2
                  CONTENTS
 18 .noinit       00000000  10002b54  10002b54  000200a4  2**2
                  CONTENTS
 19 .debug_info   0002321d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00004997  00000000  00000000  000432c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00009e59  00000000  00000000  00047c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 00000e18  00000000  00000000  00051ab1  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00000f58  00000000  00000000  000528c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e5e1  00000000  00000000  00053821  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   000104d3  00000000  00000000  00061e02  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002f9ab  00000000  00000000  000722d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  000a1c80  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000a1cff  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002a0c  00000000  00000000  000a1d38  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a4 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004c24 l    d  .init_array	00000000 .init_array
1a004c28 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002b54 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 super_blink_V1_freeRTOS.c
00000000 l    df *ABS*	00000000 system.c
100000a4 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_4.c
1a00064c l     F .text	00000064 prvHeapInit
100000ac l     O .bss	00002000 ucHeap
1a0006b0 l     F .text	00000058 prvInsertBlockIntoFreeList
100000a8 l     O .bss	00000004 pxEnd
100020ac l     O .bss	00000004 xBlockAllocatedBit
100020b0 l     O .bss	00000004 xFreeBytesRemaining
100020b4 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020b8 l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a000894 l     F .text	00000012 prvGetDisinheritPriorityAfterTimeout
1a0008a6 l     F .text	0000001e prvIsQueueFull
1a0008c4 l     F .text	0000001a prvIsQueueEmpty
1a0008de l     F .text	00000076 prvCopyDataToQueue
1a000954 l     F .text	00000024 prvCopyDataFromQueue
1a000978 l     F .text	0000006e prvUnlockQueue
1a000a6c l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100020c0 l     O .bss	00000168 uxIdleTaskStack.10728
10002228 l     O .bss	000005a0 uxTimerTaskStack.10735
100027c8 l     O .bss	00000060 xIdleTaskTCB.10727
10002828 l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a001248 l     F .text	0000002c prvResetNextTaskUnblockTime
1a001274 l     F .text	00000092 prvInitialiseNewTask
1a001308 l     F .text	00000068 prvInitialiseTaskLists
1a001370 l     F .text	000000ac prvAddNewTaskToReadyList
1a00141c l     F .text	00000038 prvDeleteTCB
1a001454 l     F .text	0000004c prvCheckTasksWaitingTermination
1a0014a0 l     F .text	00000028 prvIdleTask
1a0014c8 l     F .text	00000098 prvAddCurrentTaskToDelayedList
1000288c l     O .bss	00000004 pxDelayedTaskList
10002890 l     O .bss	00000004 pxOverflowDelayedTaskList
10002894 l     O .bss	0000008c pxReadyTasksLists
10002920 l     O .bss	00000004 uxCurrentNumberOfTasks
10002924 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10002928 l     O .bss	00000004 uxPendedTicks
1000292c l     O .bss	00000004 uxSchedulerSuspended
10002930 l     O .bss	00000004 uxTaskNumber
10002934 l     O .bss	00000004 uxTopReadyPriority
10002938 l     O .bss	00000014 xDelayedTaskList1
1000294c l     O .bss	00000014 xDelayedTaskList2
10002960 l     O .bss	00000004 xNextTaskUnblockTime
10002964 l     O .bss	00000004 xNumOfOverflows
10002968 l     O .bss	00000014 xPendingReadyList
1000297c l     O .bss	00000004 xSchedulerRunning
10002980 l     O .bss	00000014 xSuspendedTaskList
10002994 l     O .bss	00000014 xTasksWaitingTermination
100029a8 l     O .bss	00000004 xTickCount
100029ac l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a001e04 l     F .text	00000020 prvGetNextExpireTime
1a001e24 l     F .text	00000048 prvInsertTimerInActiveList
1a001e6c l     F .text	00000070 prvCheckForValidListAndQueue
1a002220 l     F .text	00000016 prvTimerTask
1a001fac l     F .text	00000078 prvSwitchTimerLists
1a002024 l     F .text	0000002c prvSampleTimeNow
1a002050 l     F .text	00000060 prvProcessExpiredTimer
1a0020b0 l     F .text	00000074 prvProcessTimerOrBlockTask
1a002124 l     F .text	000000fc prvProcessReceivedCommands
100029b0 l     O .bss	00000004 pxCurrentTimerList
100029b4 l     O .bss	00000004 pxOverflowTimerList
100029b8 l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10002a58 l     O .bss	00000014 xActiveTimerList1
10002a6c l     O .bss	00000014 xActiveTimerList2
10002a80 l     O .bss	00000004 xLastTime.11777
10002a84 l     O .bss	00000050 xStaticTimerQueue.11827
10002ad4 l     O .bss	00000004 xTimerQueue
10002ad8 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a002238 l     F .text	00000040 prvTaskExitError
1a002278 l     F .text	00000022 prvPortStartFirstTask
1a0022a0 l     F .text	0000000e vPortEnableVFP
1a002300 l       .text	00000000 pxCurrentTCBConst2
1a0023e0 l       .text	00000000 pxCurrentTCBConst
10002adc l     O .bss	00000001 ucMaxSysCallPriority
10002ae0 l     O .bss	00000004 ulMaxPRIGROUPValue
10000000 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board.c
1a0025d4 l     F .text	00000044 Board_LED_Init
1a002618 l     F .text	00000040 Board_TEC_Init
1a002658 l     F .text	00000040 Board_GPIO_Init
1a002698 l     F .text	00000030 Board_ADC_Init
1a0026c8 l     F .text	00000038 Board_SPI_Init
1a002700 l     F .text	00000024 Board_I2C_Init
1a004930 l     O .text	00000008 GpioButtons
1a004938 l     O .text	0000000c GpioLeds
1a004944 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a00495c l     O .text	00000004 InitClkStates
1a004960 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002874 l     F .text	0000002c Chip_UART_GetIndex
1a0049d4 l     O .text	00000008 UART_BClock
1a0049dc l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0029dc l     F .text	00000014 Chip_ADC_GetClockIndex
1a0029f0 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a002aa4 l     F .text	000000a4 pll_calc_divs
1a002b48 l     F .text	0000010c pll_get_frac
1a002c54 l     F .text	0000004c Chip_Clock_FindBaseClock
1a002ec8 l     F .text	00000022 Chip_Clock_GetDivRate
10002ae8 l     O .bss	00000008 audio_usb_pll_freq
1a0049f0 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a004a5c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000004 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a00321c l     F .text	00000014 Chip_SSP_GetClockIndex
1a003230 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
1000003c l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a003324 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002af0 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a003ac0 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0041e0 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 impure.c
10000044 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004c28 l       .init_array	00000000 __init_array_end
1a004c24 l       .bss_RAM5	00000000 __preinit_array_end
1a004c24 l       .init_array	00000000 __init_array_start
1a004c24 l       .bss_RAM5	00000000 __preinit_array_start
1a002cec g     F .text	0000001c Chip_Clock_GetDividerSource
1a000598 g     F .text	00000012 _isatty_r
1a003e44 g     F .text	000000b8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a0005aa g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a002348 g     F .text	0000002c vPortExitCritical
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a003e14 g     F .text	00000030 printf
1a0027ba g     F .text	00000008 __stdio_init
1a003f66 g     F .text	00000024 __sseek
1a003b40 g     F .text	00000060 __sinit
1a003f94 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0010d0 g     F .text	00000052 vQueueWaitForMessageRestricted
1a003b14 g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a002a96 g     F .text	0000000c Chip_ADC_SetResolution
1a0041de g     F .text	00000002 __malloc_unlock
1a0023e4 g     F .text	0000002c SysTick_Handler
1a0004f4  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00275c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a002380 g     F .text	00000064 PendSV_Handler
1a000ce8 g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004c30 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002888 g     O .bss	00000004 pxCurrentTCB
1a00058e g     F .text	0000000a _fstat_r
53ff7396 g       *ABS*	00000000 __valid_user_code_checksum
1a004c30 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a001afc g     F .text	00000018 vTaskInternalSetTimeOutState
10002afc g     O .bss	00000004 sem_emg
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002f6a g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002448 g     F .text	00000110 xPortStartScheduler
1a003c9c g     F .text	00000016 memcpy
1a001a08 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a003b08 g     F .text	0000000c _cleanup_r
1a002410  w    F .text	00000038 vPortSetupTimerInterrupt
1a003660 g     F .text	00000000 .hidden __aeabi_uldivmod
10002b54 g       .noinit	00000000 _noinit
1a003efc g     F .text	00000010 puts
1a000824 g     F .text	00000070 vPortFree
10002b4c g     O .bss	00000004 SystemCoreClock
1a0028a0 g     F .text	00000054 Chip_UART_Init
1a000f0c g     F .text	0000019c xQueueSemaphoreTake
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002558 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a002fe8 g     F .text	0000004c Chip_Clock_GetRate
1a00113e g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0027fc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a003690 g     F .text	000002cc .hidden __udivmoddi4
1a00062c g     F .text	00000020 _sbrk_r
1a00492c g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0005b4 g     F .text	0000004e _read_r
1a001138 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000db4 g     F .text	00000158 xQueueReceive
10002b0c g     O .bss	00000040 xQueueRegistry
1a0011cc g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a0003e0 g     F .text	00000054 Tarea_blink_rojo
1a004c28 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a004bec g     O .text	00000004 _global_impure_ptr
1a003c54 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a000708 g     F .text	0000011c pvPortMalloc
1a002778 g     F .text	00000030 Board_Init
1a000582  w    F .text	00000002 _init
1a001122 g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a0016dc g     F .text	0000000c xTaskGetTickCount
1a000b6c g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
1a000398 g     F .text	00000048 Tarea_blink_amarillo
10002b54 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0004f8 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a0031e4 g     F .text	00000038 Chip_I2C_SetClockRate
1a001c78 g     F .text	000000b0 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a002ca0 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a001a70 g     F .text	0000008c xTaskRemoveFromEventList
1a001210  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a004b8c g     O .text	00000020 __sf_fake_stderr
10002b00 g     O .bss	00000004 sem_stop_verde
1a0031c0 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002e5c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a004aa4 g     O .text	000000e6 gpioPinsInit
1a0011e4  w    F .text	0000002c vAssertCalled
1a001de8 g     F .text	0000001c pvTaskIncrementMutexHeldCount
1a003248 g     F .text	00000012 Chip_SSP_SetClockRate
1a00420e g     F .text	00000024 __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a004770 g     F .text	00000000 memchr
1a001b14 g     F .text	00000080 xTaskCheckForTimeOut
1a003cc4 g     F .text	0000009c _free_r
1a002f44 g     F .text	00000026 Chip_Clock_GetBaseClock
1a001bc0 g     F .text	000000b8 xTaskPriorityInherit
100000a4 g       .bss	00000000 _bss
1a000300 g     F .text	00000050 Tarea_pulsador
1a002a64 g     F .text	00000032 Chip_ADC_SetSampleRate
10002ae4 g     O .bss	00000004 freeRtosInterruptCallback
1a0016cc g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a00325a g     F .text	0000003e Chip_SSP_SetBitRate
1a00118a g     F .text	00000028 uxListRemove
1a000350 g     F .text	00000048 Tarea_blink_verde
1a003048 g     F .text	00000002 Chip_GPIO_Init
1a004958 g     O .text	00000004 OscRateIn
1a001560 g     F .text	00000072 xTaskCreateStatic
10002b54 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a001940 g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000a8e g     F .text	00000090 xQueueGenericCreateStatic
1a001a38 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000584 g     F .text	0000000a _close_r
1a003358 g     F .text	000001ac gpioInit
1a0011b4 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a001f40 g     F .text	0000006c xTimerGenericCommand
1a004038 g     F .text	000000dc __swsetup_r
1a00122c  w    F .text	0000001c vApplicationStackOverflowHook
1a00395c  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003ba0 g     F .text	00000078 __sfp
1a003f0c g     F .text	00000022 __sread
1a0035d8 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0041dc g     F .text	00000002 __malloc_lock
1a002748 g     F .text	00000014 Board_UARTPutChar
10002b04 g     O .bss	00000004 sem_act
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a003a6c g     F .text	00000054 _fflush_r
1a004bac g     O .text	00000020 __sf_fake_stdin
1a002d08 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003cb2 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000434 g     F .text	000000c0 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a001156 g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a0022e0 g     F .text	00000024 SVC_Handler
1a003f8a g     F .text	00000008 __sclose
1a001edc g     F .text	00000064 xTimerCreateTimerTask
1a003d60 g     F .text	000000b4 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002f78 g     F .text	0000003c Chip_Clock_EnableOpts
1a0027b2 g     F .text	00000008 __stdio_getchar
1a000b1e g     F .text	0000004e xQueueGenericCreate
1a002d24 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002ddc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
10002b08 g     O .bss	00000004 sem_stop_amarillo
1a0032d0 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a003504 g     F .text	0000006a gpioWrite
1a000580  w    F .text	00000002 _fini
1a003e14 g     F .text	00000030 iprintf
1a001800 g     F .text	000000f4 xTaskResumeAll
1a001638 g     F .text	00000094 vTaskStartScheduler
1a002a24 g     F .text	00000040 Chip_ADC_Init
10002b50 g     O .bss	00000004 g_pUsbApi
1a0027c4 g     F .text	00000038 Board_SetupMuxing
1a0028f4 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a000602 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a004460 g     F .text	000000ea _printf_common
10000040 g     O .data	00000004 _impure_ptr
1a003960 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a001b94 g     F .text	0000000c vTaskMissedYield
10002b54 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a003298 g     F .text	00000038 Chip_SSP_Init
1a0010a8 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0016e8 g     F .text	00000118 xTaskIncrementTick
1a004114 g     F .text	00000048 __swhatbuf_r
1a0025b4 g     F .text	00000020 DAC_IRQHandler
1a002724 g     F .text	00000024 Board_Debug_Init
1a0027a8 g     F .text	0000000a __stdio_putchar
1a0009e8 g     F .text	00000084 xQueueGenericReset
100000a4 g       .data	00000000 _edata
1a0031a0 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a0015d2 g     F .text	00000066 xTaskCreate
1a00304c g     F .text	00000154 Chip_SetupCoreClock
1a003f2e g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a004234 g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a003c18 g     F .text	0000003c _fwalk_reent
1a003034 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0018f4 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a004bcc g     O .text	00000020 __sf_fake_stdout
1a001ba0 g     F .text	00000020 xTaskGetSchedulerState
1a001d28 g     F .text	000000c0 vTaskPriorityDisinheritAfterTimeout
1a00395c  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a00415c g     F .text	00000080 __smakebuf_r
1a0022b4 g     F .text	0000002c pxPortInitialiseStack
1a00454c g     F .text	00000224 _printf_i
1a002fb4 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002af8 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a00356e g     F .text	00000068 gpioRead
1a0035f4 g     F .text	0000006c boardInit
1a002304 g     F .text	00000044 vPortEnterCritical
10002af4 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a004234 g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002eec g     F .text	00000058 Chip_Clock_SetBaseClock
1a003308 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a002868 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 f9 04 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 96 73 ff 53     }............s.S
	...
1a00002c:	e1 22 00 1a 85 01 00 1a 00 00 00 00 81 23 00 1a     ."...........#..
1a00003c:	e5 23 00 1a                                         .#..

1a000040 <g_pfnVendorVectors>:
1a000040:	b5 25 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .%..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	d9 35 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .5..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004c30 	.word	0x1a004c30
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a4 	.word	0x000000a4
1a000120:	1a004c30 	.word	0x1a004c30
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004c30 	.word	0x1a004c30
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004c30 	.word	0x1a004c30
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004c30 	.word	0x1a004c30
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a4 	.word	0x100000a4
1a000154:	00002ab0 	.word	0x00002ab0
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <Tarea_pulsador>:
}


/*==================[definiciones de funciones/tareas]=====================*/

void Tarea_pulsador( void* taskParmPtr ){ // Tareas de procesamiento continuo --> tiene prioridad baja y simpre que se pueda va a estar corriendose									//ej: Sensor, muestrear un buffer, esperar datos bluetooth para procesar.
1a000300:	b508      	push	{r3, lr}
1a000302:	e003      	b.n	1a00030c <Tarea_pulsador+0xc>
   while(TRUE) {
	    if(gpioRead(PULSADOR_ACT)== FALSE){
			  xSemaphoreGive(sem_act);
			  vTaskDelay( 1000/ portTICK_RATE_MS );
		  }
	    if(gpioRead(PULSADOR_EMG)== FALSE){
1a000304:	2027      	movs	r0, #39	; 0x27
1a000306:	f003 f932 	bl	1a00356e <gpioRead>
1a00030a:	b180      	cbz	r0, 1a00032e <Tarea_pulsador+0x2e>
	    if(gpioRead(PULSADOR_ACT)== FALSE){
1a00030c:	2024      	movs	r0, #36	; 0x24
1a00030e:	f003 f92e 	bl	1a00356e <gpioRead>
1a000312:	2800      	cmp	r0, #0
1a000314:	d1f6      	bne.n	1a000304 <Tarea_pulsador+0x4>
			  xSemaphoreGive(sem_act);
1a000316:	2300      	movs	r3, #0
1a000318:	461a      	mov	r2, r3
1a00031a:	4619      	mov	r1, r3
1a00031c:	480a      	ldr	r0, [pc, #40]	; (1a000348 <Tarea_pulsador+0x48>)
1a00031e:	6800      	ldr	r0, [r0, #0]
1a000320:	f000 fc24 	bl	1a000b6c <xQueueGenericSend>
			  vTaskDelay( 1000/ portTICK_RATE_MS );
1a000324:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a000328:	f001 fae4 	bl	1a0018f4 <vTaskDelay>
1a00032c:	e7ea      	b.n	1a000304 <Tarea_pulsador+0x4>
			  xSemaphoreGive(sem_emg);
1a00032e:	2300      	movs	r3, #0
1a000330:	461a      	mov	r2, r3
1a000332:	4619      	mov	r1, r3
1a000334:	4805      	ldr	r0, [pc, #20]	; (1a00034c <Tarea_pulsador+0x4c>)
1a000336:	6800      	ldr	r0, [r0, #0]
1a000338:	f000 fc18 	bl	1a000b6c <xQueueGenericSend>
			  vTaskDelay( TIEMPO_P/ portTICK_RATE_MS );
1a00033c:	f241 3088 	movw	r0, #5000	; 0x1388
1a000340:	f001 fad8 	bl	1a0018f4 <vTaskDelay>
1a000344:	e7e2      	b.n	1a00030c <Tarea_pulsador+0xc>
1a000346:	bf00      	nop
1a000348:	10002b04 	.word	0x10002b04
1a00034c:	10002afc 	.word	0x10002afc

1a000350 <Tarea_blink_verde>:
		  }
   }
}


void Tarea_blink_verde( void* taskParmPtr ){
1a000350:	b508      	push	{r3, lr}
   // ---------- REPETIR POR SIEMPRE --------------------------
   while(TRUE) {
		  gpioWrite( LED_VERDE, ON );
1a000352:	2101      	movs	r1, #1
1a000354:	202d      	movs	r0, #45	; 0x2d
1a000356:	f003 f8d5 	bl	1a003504 <gpioWrite>
		  vTaskDelay( TIEMPO_V/ portTICK_RATE_MS ); // durante este delay la tarea se blockea --> se divide el tiempo por el macro de tickrate para traducirlo al tiempo del
1a00035a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a00035e:	f001 fac9 	bl	1a0018f4 <vTaskDelay>
		  gpioWrite( LED_VERDE, OFF);
1a000362:	2100      	movs	r1, #0
1a000364:	202d      	movs	r0, #45	; 0x2d
1a000366:	f003 f8cd 	bl	1a003504 <gpioWrite>
		  vTaskDelay( TIEMPO_V/ portTICK_RATE_MS );
1a00036a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a00036e:	f001 fac1 	bl	1a0018f4 <vTaskDelay>

		   if(xSemaphoreTake(sem_stop_verde , 10/ portTICK_RATE_MS) == pdTRUE ){   /* Si se tiene el semáforo : se activa el led amarillo*/
1a000372:	210a      	movs	r1, #10
1a000374:	4b07      	ldr	r3, [pc, #28]	; (1a000394 <Tarea_blink_verde+0x44>)
1a000376:	6818      	ldr	r0, [r3, #0]
1a000378:	f000 fdc8 	bl	1a000f0c <xQueueSemaphoreTake>
1a00037c:	2801      	cmp	r0, #1
1a00037e:	d1e8      	bne.n	1a000352 <Tarea_blink_verde+0x2>
			   gpioWrite( LED_VERDE, OFF);
1a000380:	2100      	movs	r1, #0
1a000382:	202d      	movs	r0, #45	; 0x2d
1a000384:	f003 f8be 	bl	1a003504 <gpioWrite>
			   vTaskDelay( (TIEMPO_R*2)/ portTICK_RATE_MS);
1a000388:	f241 3088 	movw	r0, #5000	; 0x1388
1a00038c:	f001 fab2 	bl	1a0018f4 <vTaskDelay>
1a000390:	e7df      	b.n	1a000352 <Tarea_blink_verde+0x2>
1a000392:	bf00      	nop
1a000394:	10002b00 	.word	0x10002b00

1a000398 <Tarea_blink_amarillo>:
		   }
	   }
}


void Tarea_blink_amarillo( void* taskParmPtr ){
1a000398:	b508      	push	{r3, lr}
1a00039a:	e006      	b.n	1a0003aa <Tarea_blink_amarillo+0x12>

   while(TRUE) {
	   if(xSemaphoreTake (sem_act, 20/ portTICK_RATE_MS) == pdTRUE ){   /* Si se tiene el semáforo : se activa el led amarillo*/ //
		   gpioWrite( LED_AMARILLO, !gpioRead(LED_AMARILLO));
	   }
	 if(xSemaphoreTake (sem_stop_amarillo, 20/ portTICK_RATE_MS) == pdTRUE ){   /* Si se tiene el semáforo : se activa el led amarillo*/
1a00039c:	2114      	movs	r1, #20
1a00039e:	4b0e      	ldr	r3, [pc, #56]	; (1a0003d8 <Tarea_blink_amarillo+0x40>)
1a0003a0:	6818      	ldr	r0, [r3, #0]
1a0003a2:	f000 fdb3 	bl	1a000f0c <xQueueSemaphoreTake>
1a0003a6:	2801      	cmp	r0, #1
1a0003a8:	d010      	beq.n	1a0003cc <Tarea_blink_amarillo+0x34>
	   if(xSemaphoreTake (sem_act, 20/ portTICK_RATE_MS) == pdTRUE ){   /* Si se tiene el semáforo : se activa el led amarillo*/ //
1a0003aa:	2114      	movs	r1, #20
1a0003ac:	4b0b      	ldr	r3, [pc, #44]	; (1a0003dc <Tarea_blink_amarillo+0x44>)
1a0003ae:	6818      	ldr	r0, [r3, #0]
1a0003b0:	f000 fdac 	bl	1a000f0c <xQueueSemaphoreTake>
1a0003b4:	2801      	cmp	r0, #1
1a0003b6:	d1f1      	bne.n	1a00039c <Tarea_blink_amarillo+0x4>
		   gpioWrite( LED_AMARILLO, !gpioRead(LED_AMARILLO));
1a0003b8:	202c      	movs	r0, #44	; 0x2c
1a0003ba:	f003 f8d8 	bl	1a00356e <gpioRead>
1a0003be:	fab0 f180 	clz	r1, r0
1a0003c2:	0949      	lsrs	r1, r1, #5
1a0003c4:	202c      	movs	r0, #44	; 0x2c
1a0003c6:	f003 f89d 	bl	1a003504 <gpioWrite>
1a0003ca:	e7e7      	b.n	1a00039c <Tarea_blink_amarillo+0x4>
		gpioWrite( LED_AMARILLO, OFF);
1a0003cc:	2100      	movs	r1, #0
1a0003ce:	202c      	movs	r0, #44	; 0x2c
1a0003d0:	f003 f898 	bl	1a003504 <gpioWrite>
1a0003d4:	e7e9      	b.n	1a0003aa <Tarea_blink_amarillo+0x12>
1a0003d6:	bf00      	nop
1a0003d8:	10002b08 	.word	0x10002b08
1a0003dc:	10002b04 	.word	0x10002b04

1a0003e0 <Tarea_blink_rojo>:
	   }
   }
}

void Tarea_blink_rojo( void* taskParmPtr ){
1a0003e0:	b508      	push	{r3, lr}

   // ---------- REPETIR POR SIEMPRE --------------------------
   while(TRUE) {
	   if(xSemaphoreTake (sem_emg,portMAX_DELAY) == pdTRUE ){   /* Si se tiene el semáforo del pulsador : se activa el led rojo*/
1a0003e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0003e6:	4b10      	ldr	r3, [pc, #64]	; (1a000428 <Tarea_blink_rojo+0x48>)
1a0003e8:	6818      	ldr	r0, [r3, #0]
1a0003ea:	f000 fd8f 	bl	1a000f0c <xQueueSemaphoreTake>
1a0003ee:	2801      	cmp	r0, #1
1a0003f0:	d1f7      	bne.n	1a0003e2 <Tarea_blink_rojo+0x2>
		gpioWrite( LED_ROJO, ON);
1a0003f2:	2101      	movs	r1, #1
1a0003f4:	202b      	movs	r0, #43	; 0x2b
1a0003f6:	f003 f885 	bl	1a003504 <gpioWrite>
		xSemaphoreGive(sem_stop_amarillo); //activo el semaforo que hara que el led se apague por un tiempo
1a0003fa:	2300      	movs	r3, #0
1a0003fc:	461a      	mov	r2, r3
1a0003fe:	4619      	mov	r1, r3
1a000400:	480a      	ldr	r0, [pc, #40]	; (1a00042c <Tarea_blink_rojo+0x4c>)
1a000402:	6800      	ldr	r0, [r0, #0]
1a000404:	f000 fbb2 	bl	1a000b6c <xQueueGenericSend>
		xSemaphoreGive(sem_stop_verde); //activo el semaforo que hara que el led se apague por un tiempo
1a000408:	2300      	movs	r3, #0
1a00040a:	461a      	mov	r2, r3
1a00040c:	4619      	mov	r1, r3
1a00040e:	4808      	ldr	r0, [pc, #32]	; (1a000430 <Tarea_blink_rojo+0x50>)
1a000410:	6800      	ldr	r0, [r0, #0]
1a000412:	f000 fbab 	bl	1a000b6c <xQueueGenericSend>
		vTaskDelay( TIEMPO_R/ portTICK_RATE_MS );
1a000416:	f640 10c4 	movw	r0, #2500	; 0x9c4
1a00041a:	f001 fa6b 	bl	1a0018f4 <vTaskDelay>
		gpioWrite( LED_ROJO, OFF);
1a00041e:	2100      	movs	r1, #0
1a000420:	202b      	movs	r0, #43	; 0x2b
1a000422:	f003 f86f 	bl	1a003504 <gpioWrite>
1a000426:	e7dc      	b.n	1a0003e2 <Tarea_blink_rojo+0x2>
1a000428:	10002afc 	.word	0x10002afc
1a00042c:	10002b08 	.word	0x10002b08
1a000430:	10002b00 	.word	0x10002b00

1a000434 <main>:
{
1a000434:	b500      	push	{lr}
1a000436:	b083      	sub	sp, #12
   boardConfig();
1a000438:	f003 f8dc 	bl	1a0035f4 <boardInit>
   sem_act= xSemaphoreCreateBinary(); //xSemaphoreCreateCounting(3, 0); //creo semaforo contador para poder registrar la cantidad de eventos que ocurren y que la tarea que lleva a cabo la accion no se pierda nada
1a00043c:	2203      	movs	r2, #3
1a00043e:	2100      	movs	r1, #0
1a000440:	2001      	movs	r0, #1
1a000442:	f000 fb6c 	bl	1a000b1e <xQueueGenericCreate>
1a000446:	4b1f      	ldr	r3, [pc, #124]	; (1a0004c4 <main+0x90>)
1a000448:	6018      	str	r0, [r3, #0]
   sem_emg=xSemaphoreCreateBinary(); //creo el semaforo
1a00044a:	2203      	movs	r2, #3
1a00044c:	2100      	movs	r1, #0
1a00044e:	2001      	movs	r0, #1
1a000450:	f000 fb65 	bl	1a000b1e <xQueueGenericCreate>
1a000454:	4b1c      	ldr	r3, [pc, #112]	; (1a0004c8 <main+0x94>)
1a000456:	6018      	str	r0, [r3, #0]
   sem_stop_verde=xSemaphoreCreateBinary();
1a000458:	2203      	movs	r2, #3
1a00045a:	2100      	movs	r1, #0
1a00045c:	2001      	movs	r0, #1
1a00045e:	f000 fb5e 	bl	1a000b1e <xQueueGenericCreate>
1a000462:	4b1a      	ldr	r3, [pc, #104]	; (1a0004cc <main+0x98>)
1a000464:	6018      	str	r0, [r3, #0]
   sem_stop_amarillo=xSemaphoreCreateBinary();
1a000466:	2203      	movs	r2, #3
1a000468:	2100      	movs	r1, #0
1a00046a:	2001      	movs	r0, #1
1a00046c:	f000 fb57 	bl	1a000b1e <xQueueGenericCreate>
1a000470:	4b17      	ldr	r3, [pc, #92]	; (1a0004d0 <main+0x9c>)
1a000472:	6018      	str	r0, [r3, #0]
   xTaskCreate(
1a000474:	2400      	movs	r4, #0
1a000476:	9401      	str	r4, [sp, #4]
1a000478:	2301      	movs	r3, #1
1a00047a:	9300      	str	r3, [sp, #0]
1a00047c:	4623      	mov	r3, r4
1a00047e:	22b4      	movs	r2, #180	; 0xb4
1a000480:	4914      	ldr	r1, [pc, #80]	; (1a0004d4 <main+0xa0>)
1a000482:	4815      	ldr	r0, [pc, #84]	; (1a0004d8 <main+0xa4>)
1a000484:	f001 f8a5 	bl	1a0015d2 <xTaskCreate>
   xTaskCreate(
1a000488:	9401      	str	r4, [sp, #4]
1a00048a:	2302      	movs	r3, #2
1a00048c:	9300      	str	r3, [sp, #0]
1a00048e:	4623      	mov	r3, r4
1a000490:	22b4      	movs	r2, #180	; 0xb4
1a000492:	4912      	ldr	r1, [pc, #72]	; (1a0004dc <main+0xa8>)
1a000494:	4812      	ldr	r0, [pc, #72]	; (1a0004e0 <main+0xac>)
1a000496:	f001 f89c 	bl	1a0015d2 <xTaskCreate>
   xTaskCreate(
1a00049a:	9401      	str	r4, [sp, #4]
1a00049c:	2303      	movs	r3, #3
1a00049e:	9300      	str	r3, [sp, #0]
1a0004a0:	4623      	mov	r3, r4
1a0004a2:	22b4      	movs	r2, #180	; 0xb4
1a0004a4:	490f      	ldr	r1, [pc, #60]	; (1a0004e4 <main+0xb0>)
1a0004a6:	4810      	ldr	r0, [pc, #64]	; (1a0004e8 <main+0xb4>)
1a0004a8:	f001 f893 	bl	1a0015d2 <xTaskCreate>
  xTaskCreate(
1a0004ac:	9401      	str	r4, [sp, #4]
1a0004ae:	2304      	movs	r3, #4
1a0004b0:	9300      	str	r3, [sp, #0]
1a0004b2:	4623      	mov	r3, r4
1a0004b4:	22b4      	movs	r2, #180	; 0xb4
1a0004b6:	490d      	ldr	r1, [pc, #52]	; (1a0004ec <main+0xb8>)
1a0004b8:	480d      	ldr	r0, [pc, #52]	; (1a0004f0 <main+0xbc>)
1a0004ba:	f001 f88a 	bl	1a0015d2 <xTaskCreate>
   vTaskStartScheduler();
1a0004be:	f001 f8bb 	bl	1a001638 <vTaskStartScheduler>
1a0004c2:	e7fe      	b.n	1a0004c2 <main+0x8e>
1a0004c4:	10002b04 	.word	0x10002b04
1a0004c8:	10002afc 	.word	0x10002afc
1a0004cc:	10002b00 	.word	0x10002b00
1a0004d0:	10002b08 	.word	0x10002b08
1a0004d4:	1a004810 	.word	0x1a004810
1a0004d8:	1a000301 	.word	0x1a000301
1a0004dc:	1a004820 	.word	0x1a004820
1a0004e0:	1a000351 	.word	0x1a000351
1a0004e4:	1a004834 	.word	0x1a004834
1a0004e8:	1a000399 	.word	0x1a000399
1a0004ec:	1a00484c 	.word	0x1a00484c
1a0004f0:	1a0003e1 	.word	0x1a0003e1

1a0004f4 <initialise_monitor_handles>:
}
1a0004f4:	4770      	bx	lr
1a0004f6:	Address 0x000000001a0004f6 is out of bounds.


1a0004f8 <Reset_Handler>:
void Reset_Handler(void) {
1a0004f8:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0004fa:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0004fc:	4b19      	ldr	r3, [pc, #100]	; (1a000564 <Reset_Handler+0x6c>)
1a0004fe:	4a1a      	ldr	r2, [pc, #104]	; (1a000568 <Reset_Handler+0x70>)
1a000500:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000502:	3304      	adds	r3, #4
1a000504:	4a19      	ldr	r2, [pc, #100]	; (1a00056c <Reset_Handler+0x74>)
1a000506:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000508:	2300      	movs	r3, #0
1a00050a:	e005      	b.n	1a000518 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a00050c:	4a18      	ldr	r2, [pc, #96]	; (1a000570 <Reset_Handler+0x78>)
1a00050e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a000512:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000516:	3301      	adds	r3, #1
1a000518:	2b07      	cmp	r3, #7
1a00051a:	d9f7      	bls.n	1a00050c <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a00051c:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a00051e:	4b15      	ldr	r3, [pc, #84]	; (1a000574 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a000520:	e007      	b.n	1a000532 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a000522:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000526:	689a      	ldr	r2, [r3, #8]
1a000528:	6859      	ldr	r1, [r3, #4]
1a00052a:	6818      	ldr	r0, [r3, #0]
1a00052c:	f7ff fe2d 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a000530:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a000532:	4a11      	ldr	r2, [pc, #68]	; (1a000578 <Reset_Handler+0x80>)
1a000534:	4293      	cmp	r3, r2
1a000536:	d3f4      	bcc.n	1a000522 <Reset_Handler+0x2a>
1a000538:	e006      	b.n	1a000548 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a00053a:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a00053c:	6859      	ldr	r1, [r3, #4]
1a00053e:	f854 0b08 	ldr.w	r0, [r4], #8
1a000542:	f7ff fe31 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a000546:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a000548:	4a0c      	ldr	r2, [pc, #48]	; (1a00057c <Reset_Handler+0x84>)
1a00054a:	4293      	cmp	r3, r2
1a00054c:	d3f5      	bcc.n	1a00053a <Reset_Handler+0x42>
    SystemInit();
1a00054e:	f002 febf 	bl	1a0032d0 <SystemInit>
    __libc_init_array();
1a000552:	f003 fb7f 	bl	1a003c54 <__libc_init_array>
    initialise_monitor_handles();
1a000556:	f7ff ffcd 	bl	1a0004f4 <initialise_monitor_handles>
    main();
1a00055a:	f7ff ff6b 	bl	1a000434 <main>
        __asm__ volatile("wfi");
1a00055e:	bf30      	wfi
1a000560:	e7fd      	b.n	1a00055e <Reset_Handler+0x66>
1a000562:	bf00      	nop
1a000564:	40053100 	.word	0x40053100
1a000568:	10df1000 	.word	0x10df1000
1a00056c:	01dff7ff 	.word	0x01dff7ff
1a000570:	e000e280 	.word	0xe000e280
1a000574:	1a000114 	.word	0x1a000114
1a000578:	1a000150 	.word	0x1a000150
1a00057c:	1a000178 	.word	0x1a000178

1a000580 <_fini>:
void _fini(void) {}
1a000580:	4770      	bx	lr

1a000582 <_init>:
void _init(void) {}
1a000582:	4770      	bx	lr

1a000584 <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000584:	2309      	movs	r3, #9
1a000586:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000588:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00058c:	4770      	bx	lr

1a00058e <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00058e:	2358      	movs	r3, #88	; 0x58
1a000590:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000592:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000596:	4770      	bx	lr

1a000598 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000598:	2902      	cmp	r1, #2
1a00059a:	d801      	bhi.n	1a0005a0 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a00059c:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a00059e:	4770      	bx	lr
       SET_ERR(EBADF);
1a0005a0:	2309      	movs	r3, #9
1a0005a2:	6003      	str	r3, [r0, #0]
       return -1;
1a0005a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005a8:	4770      	bx	lr

1a0005aa <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a0005aa:	2358      	movs	r3, #88	; 0x58
1a0005ac:	6003      	str	r3, [r0, #0]
   return -1;
}
1a0005ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0005b2:	4770      	bx	lr

1a0005b4 <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a0005b4:	2902      	cmp	r1, #2
1a0005b6:	d81f      	bhi.n	1a0005f8 <_read_r+0x44>
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a0005b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0005bc:	461d      	mov	r5, r3
1a0005be:	4617      	mov	r7, r2
1a0005c0:	4606      	mov	r6, r0
  size_t i = 0;
1a0005c2:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a0005c4:	42ac      	cmp	r4, r5
1a0005c6:	d211      	bcs.n	1a0005ec <_read_r+0x38>
         int c = __stdio_getchar();
1a0005c8:	f002 f8f3 	bl	1a0027b2 <__stdio_getchar>
         if( c != -1 ){
1a0005cc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0005d0:	d0f8      	beq.n	1a0005c4 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0005d2:	f104 0801 	add.w	r8, r4, #1
1a0005d6:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0005d8:	280d      	cmp	r0, #13
1a0005da:	d003      	beq.n	1a0005e4 <_read_r+0x30>
1a0005dc:	280a      	cmp	r0, #10
1a0005de:	d001      	beq.n	1a0005e4 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0005e0:	4644      	mov	r4, r8
1a0005e2:	e7ef      	b.n	1a0005c4 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0005e4:	f002 f8e5 	bl	1a0027b2 <__stdio_getchar>
               return i;
1a0005e8:	4640      	mov	r0, r8
1a0005ea:	e003      	b.n	1a0005f4 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0005ec:	2313      	movs	r3, #19
1a0005ee:	6033      	str	r3, [r6, #0]
      return -1;
1a0005f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0005f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0005f8:	2313      	movs	r3, #19
1a0005fa:	6003      	str	r3, [r0, #0]
      return -1;
1a0005fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000600:	4770      	bx	lr

1a000602 <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a000602:	2902      	cmp	r1, #2
1a000604:	d80c      	bhi.n	1a000620 <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a000606:	b570      	push	{r4, r5, r6, lr}
1a000608:	461d      	mov	r5, r3
1a00060a:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a00060c:	2400      	movs	r4, #0
1a00060e:	e003      	b.n	1a000618 <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a000610:	5d30      	ldrb	r0, [r6, r4]
1a000612:	f002 f8c9 	bl	1a0027a8 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a000616:	3401      	adds	r4, #1
1a000618:	42ac      	cmp	r4, r5
1a00061a:	d3f9      	bcc.n	1a000610 <_write_r+0xe>
       return n;
1a00061c:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a00061e:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a000620:	2313      	movs	r3, #19
1a000622:	6003      	str	r3, [r0, #0]
       return -1;
1a000624:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a000628:	4770      	bx	lr
1a00062a:	Address 0x000000001a00062a is out of bounds.


1a00062c <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a00062c:	4b05      	ldr	r3, [pc, #20]	; (1a000644 <_sbrk_r+0x18>)
1a00062e:	681b      	ldr	r3, [r3, #0]
1a000630:	b123      	cbz	r3, 1a00063c <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a000632:	4b04      	ldr	r3, [pc, #16]	; (1a000644 <_sbrk_r+0x18>)
1a000634:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a000636:	4401      	add	r1, r0
1a000638:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a00063a:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a00063c:	4b01      	ldr	r3, [pc, #4]	; (1a000644 <_sbrk_r+0x18>)
1a00063e:	4a02      	ldr	r2, [pc, #8]	; (1a000648 <_sbrk_r+0x1c>)
1a000640:	601a      	str	r2, [r3, #0]
1a000642:	e7f6      	b.n	1a000632 <_sbrk_r+0x6>
1a000644:	100000a4 	.word	0x100000a4
1a000648:	10002b54 	.word	0x10002b54

1a00064c <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a00064c:	4a12      	ldr	r2, [pc, #72]	; (1a000698 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a00064e:	f012 0f07 	tst.w	r2, #7
1a000652:	d01e      	beq.n	1a000692 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000654:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000656:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a00065a:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a00065e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000660:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000662:	480e      	ldr	r0, [pc, #56]	; (1a00069c <prvHeapInit+0x50>)
1a000664:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000666:	2100      	movs	r1, #0
1a000668:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a00066a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a00066c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00066e:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a000672:	480b      	ldr	r0, [pc, #44]	; (1a0006a0 <prvHeapInit+0x54>)
1a000674:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000676:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000678:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a00067a:	1a99      	subs	r1, r3, r2
1a00067c:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a00067e:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000680:	4b08      	ldr	r3, [pc, #32]	; (1a0006a4 <prvHeapInit+0x58>)
1a000682:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000684:	4b08      	ldr	r3, [pc, #32]	; (1a0006a8 <prvHeapInit+0x5c>)
1a000686:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000688:	4b08      	ldr	r3, [pc, #32]	; (1a0006ac <prvHeapInit+0x60>)
1a00068a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a00068e:	601a      	str	r2, [r3, #0]
}
1a000690:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a000692:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a000696:	e7e4      	b.n	1a000662 <prvHeapInit+0x16>
1a000698:	100000ac 	.word	0x100000ac
1a00069c:	100020b8 	.word	0x100020b8
1a0006a0:	100000a8 	.word	0x100000a8
1a0006a4:	100020b4 	.word	0x100020b4
1a0006a8:	100020b0 	.word	0x100020b0
1a0006ac:	100020ac 	.word	0x100020ac

1a0006b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a0006b0:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a0006b2:	4b13      	ldr	r3, [pc, #76]	; (1a000700 <prvInsertBlockIntoFreeList+0x50>)
1a0006b4:	681a      	ldr	r2, [r3, #0]
1a0006b6:	4282      	cmp	r2, r0
1a0006b8:	d31b      	bcc.n	1a0006f2 <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a0006ba:	6859      	ldr	r1, [r3, #4]
1a0006bc:	185c      	adds	r4, r3, r1
1a0006be:	4284      	cmp	r4, r0
1a0006c0:	d103      	bne.n	1a0006ca <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a0006c2:	6840      	ldr	r0, [r0, #4]
1a0006c4:	4401      	add	r1, r0
1a0006c6:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
1a0006c8:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a0006ca:	6841      	ldr	r1, [r0, #4]
1a0006cc:	1844      	adds	r4, r0, r1
1a0006ce:	42a2      	cmp	r2, r4
1a0006d0:	d113      	bne.n	1a0006fa <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a0006d2:	4c0c      	ldr	r4, [pc, #48]	; (1a000704 <prvInsertBlockIntoFreeList+0x54>)
1a0006d4:	6824      	ldr	r4, [r4, #0]
1a0006d6:	42a2      	cmp	r2, r4
1a0006d8:	d00d      	beq.n	1a0006f6 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a0006da:	6852      	ldr	r2, [r2, #4]
1a0006dc:	4411      	add	r1, r2
1a0006de:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a0006e0:	681a      	ldr	r2, [r3, #0]
1a0006e2:	6812      	ldr	r2, [r2, #0]
1a0006e4:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a0006e6:	4298      	cmp	r0, r3
1a0006e8:	d000      	beq.n	1a0006ec <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a0006ea:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a0006ec:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0006f0:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a0006f2:	4613      	mov	r3, r2
1a0006f4:	e7de      	b.n	1a0006b4 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a0006f6:	6004      	str	r4, [r0, #0]
1a0006f8:	e7f5      	b.n	1a0006e6 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a0006fa:	6002      	str	r2, [r0, #0]
1a0006fc:	e7f3      	b.n	1a0006e6 <prvInsertBlockIntoFreeList+0x36>
1a0006fe:	bf00      	nop
1a000700:	100020b8 	.word	0x100020b8
1a000704:	100000a8 	.word	0x100000a8

1a000708 <pvPortMalloc>:
{
1a000708:	b570      	push	{r4, r5, r6, lr}
1a00070a:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a00070c:	f000 ffde 	bl	1a0016cc <vTaskSuspendAll>
		if( pxEnd == NULL )
1a000710:	4b3f      	ldr	r3, [pc, #252]	; (1a000810 <pvPortMalloc+0x108>)
1a000712:	681b      	ldr	r3, [r3, #0]
1a000714:	b1a3      	cbz	r3, 1a000740 <pvPortMalloc+0x38>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a000716:	4b3f      	ldr	r3, [pc, #252]	; (1a000814 <pvPortMalloc+0x10c>)
1a000718:	681b      	ldr	r3, [r3, #0]
1a00071a:	421c      	tst	r4, r3
1a00071c:	d013      	beq.n	1a000746 <pvPortMalloc+0x3e>
	( void ) xTaskResumeAll();
1a00071e:	f001 f86f 	bl	1a001800 <xTaskResumeAll>
void *pvReturn = NULL;
1a000722:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a000724:	f000 fd74 	bl	1a001210 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a000728:	f016 0f07 	tst.w	r6, #7
1a00072c:	d06e      	beq.n	1a00080c <pvPortMalloc+0x104>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a00072e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000732:	f383 8811 	msr	BASEPRI, r3
1a000736:	f3bf 8f6f 	isb	sy
1a00073a:	f3bf 8f4f 	dsb	sy
1a00073e:	e7fe      	b.n	1a00073e <pvPortMalloc+0x36>
			prvHeapInit();
1a000740:	f7ff ff84 	bl	1a00064c <prvHeapInit>
1a000744:	e7e7      	b.n	1a000716 <pvPortMalloc+0xe>
			if( xWantedSize > 0 )
1a000746:	b194      	cbz	r4, 1a00076e <pvPortMalloc+0x66>
				xWantedSize += xHeapStructSize;
1a000748:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a00074a:	f014 0f07 	tst.w	r4, #7
1a00074e:	d00e      	beq.n	1a00076e <pvPortMalloc+0x66>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a000750:	f024 0407 	bic.w	r4, r4, #7
1a000754:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000756:	f004 0307 	and.w	r3, r4, #7
1a00075a:	b143      	cbz	r3, 1a00076e <pvPortMalloc+0x66>
1a00075c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000760:	f383 8811 	msr	BASEPRI, r3
1a000764:	f3bf 8f6f 	isb	sy
1a000768:	f3bf 8f4f 	dsb	sy
1a00076c:	e7fe      	b.n	1a00076c <pvPortMalloc+0x64>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a00076e:	b134      	cbz	r4, 1a00077e <pvPortMalloc+0x76>
1a000770:	4b29      	ldr	r3, [pc, #164]	; (1a000818 <pvPortMalloc+0x110>)
1a000772:	681b      	ldr	r3, [r3, #0]
1a000774:	42a3      	cmp	r3, r4
1a000776:	d306      	bcc.n	1a000786 <pvPortMalloc+0x7e>
				pxBlock = xStart.pxNextFreeBlock;
1a000778:	4b28      	ldr	r3, [pc, #160]	; (1a00081c <pvPortMalloc+0x114>)
1a00077a:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00077c:	e009      	b.n	1a000792 <pvPortMalloc+0x8a>
	( void ) xTaskResumeAll();
1a00077e:	f001 f83f 	bl	1a001800 <xTaskResumeAll>
void *pvReturn = NULL;
1a000782:	2600      	movs	r6, #0
1a000784:	e7ce      	b.n	1a000724 <pvPortMalloc+0x1c>
	( void ) xTaskResumeAll();
1a000786:	f001 f83b 	bl	1a001800 <xTaskResumeAll>
void *pvReturn = NULL;
1a00078a:	2600      	movs	r6, #0
1a00078c:	e7ca      	b.n	1a000724 <pvPortMalloc+0x1c>
					pxPreviousBlock = pxBlock;
1a00078e:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a000790:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a000792:	686a      	ldr	r2, [r5, #4]
1a000794:	42a2      	cmp	r2, r4
1a000796:	d202      	bcs.n	1a00079e <pvPortMalloc+0x96>
1a000798:	682a      	ldr	r2, [r5, #0]
1a00079a:	2a00      	cmp	r2, #0
1a00079c:	d1f7      	bne.n	1a00078e <pvPortMalloc+0x86>
				if( pxBlock != pxEnd )
1a00079e:	4a1c      	ldr	r2, [pc, #112]	; (1a000810 <pvPortMalloc+0x108>)
1a0007a0:	6812      	ldr	r2, [r2, #0]
1a0007a2:	42aa      	cmp	r2, r5
1a0007a4:	d014      	beq.n	1a0007d0 <pvPortMalloc+0xc8>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a0007a6:	681e      	ldr	r6, [r3, #0]
1a0007a8:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a0007aa:	682a      	ldr	r2, [r5, #0]
1a0007ac:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a0007ae:	686b      	ldr	r3, [r5, #4]
1a0007b0:	1b1b      	subs	r3, r3, r4
1a0007b2:	2b10      	cmp	r3, #16
1a0007b4:	d914      	bls.n	1a0007e0 <pvPortMalloc+0xd8>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a0007b6:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a0007b8:	f010 0f07 	tst.w	r0, #7
1a0007bc:	d00c      	beq.n	1a0007d8 <pvPortMalloc+0xd0>
1a0007be:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0007c2:	f383 8811 	msr	BASEPRI, r3
1a0007c6:	f3bf 8f6f 	isb	sy
1a0007ca:	f3bf 8f4f 	dsb	sy
1a0007ce:	e7fe      	b.n	1a0007ce <pvPortMalloc+0xc6>
	( void ) xTaskResumeAll();
1a0007d0:	f001 f816 	bl	1a001800 <xTaskResumeAll>
void *pvReturn = NULL;
1a0007d4:	2600      	movs	r6, #0
1a0007d6:	e7a5      	b.n	1a000724 <pvPortMalloc+0x1c>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a0007d8:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a0007da:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a0007dc:	f7ff ff68 	bl	1a0006b0 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a0007e0:	686a      	ldr	r2, [r5, #4]
1a0007e2:	490d      	ldr	r1, [pc, #52]	; (1a000818 <pvPortMalloc+0x110>)
1a0007e4:	680b      	ldr	r3, [r1, #0]
1a0007e6:	1a9b      	subs	r3, r3, r2
1a0007e8:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a0007ea:	490d      	ldr	r1, [pc, #52]	; (1a000820 <pvPortMalloc+0x118>)
1a0007ec:	6809      	ldr	r1, [r1, #0]
1a0007ee:	428b      	cmp	r3, r1
1a0007f0:	d201      	bcs.n	1a0007f6 <pvPortMalloc+0xee>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a0007f2:	490b      	ldr	r1, [pc, #44]	; (1a000820 <pvPortMalloc+0x118>)
1a0007f4:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a0007f6:	4b07      	ldr	r3, [pc, #28]	; (1a000814 <pvPortMalloc+0x10c>)
1a0007f8:	681b      	ldr	r3, [r3, #0]
1a0007fa:	4313      	orrs	r3, r2
1a0007fc:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a0007fe:	2300      	movs	r3, #0
1a000800:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a000802:	f000 fffd 	bl	1a001800 <xTaskResumeAll>
		if( pvReturn == NULL )
1a000806:	2e00      	cmp	r6, #0
1a000808:	d18e      	bne.n	1a000728 <pvPortMalloc+0x20>
1a00080a:	e78b      	b.n	1a000724 <pvPortMalloc+0x1c>
}
1a00080c:	4630      	mov	r0, r6
1a00080e:	bd70      	pop	{r4, r5, r6, pc}
1a000810:	100000a8 	.word	0x100000a8
1a000814:	100020ac 	.word	0x100020ac
1a000818:	100020b0 	.word	0x100020b0
1a00081c:	100020b8 	.word	0x100020b8
1a000820:	100020b4 	.word	0x100020b4

1a000824 <vPortFree>:
	if( pv != NULL )
1a000824:	b380      	cbz	r0, 1a000888 <vPortFree+0x64>
{
1a000826:	b538      	push	{r3, r4, r5, lr}
1a000828:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a00082a:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a00082e:	f850 2c04 	ldr.w	r2, [r0, #-4]
1a000832:	4916      	ldr	r1, [pc, #88]	; (1a00088c <vPortFree+0x68>)
1a000834:	6809      	ldr	r1, [r1, #0]
1a000836:	420a      	tst	r2, r1
1a000838:	d108      	bne.n	1a00084c <vPortFree+0x28>
1a00083a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00083e:	f383 8811 	msr	BASEPRI, r3
1a000842:	f3bf 8f6f 	isb	sy
1a000846:	f3bf 8f4f 	dsb	sy
1a00084a:	e7fe      	b.n	1a00084a <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a00084c:	f850 0c08 	ldr.w	r0, [r0, #-8]
1a000850:	b140      	cbz	r0, 1a000864 <vPortFree+0x40>
1a000852:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000856:	f383 8811 	msr	BASEPRI, r3
1a00085a:	f3bf 8f6f 	isb	sy
1a00085e:	f3bf 8f4f 	dsb	sy
1a000862:	e7fe      	b.n	1a000862 <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a000864:	ea22 0201 	bic.w	r2, r2, r1
1a000868:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
1a00086c:	f000 ff2e 	bl	1a0016cc <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000870:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a000874:	4a06      	ldr	r2, [pc, #24]	; (1a000890 <vPortFree+0x6c>)
1a000876:	6813      	ldr	r3, [r2, #0]
1a000878:	440b      	add	r3, r1
1a00087a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a00087c:	4628      	mov	r0, r5
1a00087e:	f7ff ff17 	bl	1a0006b0 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a000882:	f000 ffbd 	bl	1a001800 <xTaskResumeAll>
}
1a000886:	bd38      	pop	{r3, r4, r5, pc}
1a000888:	4770      	bx	lr
1a00088a:	bf00      	nop
1a00088c:	100020ac 	.word	0x100020ac
1a000890:	100020b0 	.word	0x100020b0

1a000894 <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
1a000894:	6a43      	ldr	r3, [r0, #36]	; 0x24
1a000896:	b123      	cbz	r3, 1a0008a2 <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
1a000898:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a00089a:	6818      	ldr	r0, [r3, #0]
1a00089c:	f1c0 0007 	rsb	r0, r0, #7
1a0008a0:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
1a0008a2:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
1a0008a4:	4770      	bx	lr

1a0008a6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a0008a6:	b510      	push	{r4, lr}
1a0008a8:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a0008aa:	f001 fd2b 	bl	1a002304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a0008ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0008b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0008b2:	429a      	cmp	r2, r3
1a0008b4:	d004      	beq.n	1a0008c0 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a0008b6:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a0008b8:	f001 fd46 	bl	1a002348 <vPortExitCritical>

	return xReturn;
}
1a0008bc:	4620      	mov	r0, r4
1a0008be:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0008c0:	2401      	movs	r4, #1
1a0008c2:	e7f9      	b.n	1a0008b8 <prvIsQueueFull+0x12>

1a0008c4 <prvIsQueueEmpty>:
{
1a0008c4:	b510      	push	{r4, lr}
1a0008c6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0008c8:	f001 fd1c 	bl	1a002304 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a0008cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0008ce:	b123      	cbz	r3, 1a0008da <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a0008d0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0008d2:	f001 fd39 	bl	1a002348 <vPortExitCritical>
}
1a0008d6:	4620      	mov	r0, r4
1a0008d8:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0008da:	2401      	movs	r4, #1
1a0008dc:	e7f9      	b.n	1a0008d2 <prvIsQueueEmpty+0xe>

1a0008de <prvCopyDataToQueue>:
{
1a0008de:	b570      	push	{r4, r5, r6, lr}
1a0008e0:	4604      	mov	r4, r0
1a0008e2:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0008e4:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a0008e6:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0008e8:	b95a      	cbnz	r2, 1a000902 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0008ea:	6803      	ldr	r3, [r0, #0]
1a0008ec:	b11b      	cbz	r3, 1a0008f6 <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a0008ee:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a0008f0:	3501      	adds	r5, #1
1a0008f2:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a0008f4:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a0008f6:	6840      	ldr	r0, [r0, #4]
1a0008f8:	f001 f9be 	bl	1a001c78 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a0008fc:	2300      	movs	r3, #0
1a0008fe:	6063      	str	r3, [r4, #4]
1a000900:	e7f6      	b.n	1a0008f0 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000902:	b96e      	cbnz	r6, 1a000920 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a000904:	6880      	ldr	r0, [r0, #8]
1a000906:	f003 f9c9 	bl	1a003c9c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a00090a:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a00090c:	68a3      	ldr	r3, [r4, #8]
1a00090e:	4413      	add	r3, r2
1a000910:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000912:	6862      	ldr	r2, [r4, #4]
1a000914:	4293      	cmp	r3, r2
1a000916:	d319      	bcc.n	1a00094c <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a000918:	6823      	ldr	r3, [r4, #0]
1a00091a:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a00091c:	2000      	movs	r0, #0
1a00091e:	e7e7      	b.n	1a0008f0 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000920:	68c0      	ldr	r0, [r0, #12]
1a000922:	f003 f9bb 	bl	1a003c9c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a000926:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000928:	4252      	negs	r2, r2
1a00092a:	68e3      	ldr	r3, [r4, #12]
1a00092c:	4413      	add	r3, r2
1a00092e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000930:	6821      	ldr	r1, [r4, #0]
1a000932:	428b      	cmp	r3, r1
1a000934:	d202      	bcs.n	1a00093c <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a000936:	6863      	ldr	r3, [r4, #4]
1a000938:	441a      	add	r2, r3
1a00093a:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a00093c:	2e02      	cmp	r6, #2
1a00093e:	d001      	beq.n	1a000944 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a000940:	2000      	movs	r0, #0
1a000942:	e7d5      	b.n	1a0008f0 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000944:	b125      	cbz	r5, 1a000950 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a000946:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a000948:	2000      	movs	r0, #0
1a00094a:	e7d1      	b.n	1a0008f0 <prvCopyDataToQueue+0x12>
1a00094c:	2000      	movs	r0, #0
1a00094e:	e7cf      	b.n	1a0008f0 <prvCopyDataToQueue+0x12>
1a000950:	2000      	movs	r0, #0
1a000952:	e7cd      	b.n	1a0008f0 <prvCopyDataToQueue+0x12>

1a000954 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a000954:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000956:	b172      	cbz	r2, 1a000976 <prvCopyDataFromQueue+0x22>
{
1a000958:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a00095a:	68c3      	ldr	r3, [r0, #12]
1a00095c:	4413      	add	r3, r2
1a00095e:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a000960:	6844      	ldr	r4, [r0, #4]
1a000962:	42a3      	cmp	r3, r4
1a000964:	d301      	bcc.n	1a00096a <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a000966:	6803      	ldr	r3, [r0, #0]
1a000968:	60c3      	str	r3, [r0, #12]
1a00096a:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a00096c:	68c1      	ldr	r1, [r0, #12]
1a00096e:	4620      	mov	r0, r4
1a000970:	f003 f994 	bl	1a003c9c <memcpy>
}
1a000974:	bd10      	pop	{r4, pc}
1a000976:	4770      	bx	lr

1a000978 <prvUnlockQueue>:
{
1a000978:	b538      	push	{r3, r4, r5, lr}
1a00097a:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a00097c:	f001 fcc2 	bl	1a002304 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000980:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a000984:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000986:	e003      	b.n	1a000990 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a000988:	f001 f904 	bl	1a001b94 <vTaskMissedYield>
			--cTxLock;
1a00098c:	3c01      	subs	r4, #1
1a00098e:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000990:	2c00      	cmp	r4, #0
1a000992:	dd08      	ble.n	1a0009a6 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000994:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a000996:	b133      	cbz	r3, 1a0009a6 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000998:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a00099c:	f001 f868 	bl	1a001a70 <xTaskRemoveFromEventList>
1a0009a0:	2800      	cmp	r0, #0
1a0009a2:	d0f3      	beq.n	1a00098c <prvUnlockQueue+0x14>
1a0009a4:	e7f0      	b.n	1a000988 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a0009a6:	23ff      	movs	r3, #255	; 0xff
1a0009a8:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a0009ac:	f001 fccc 	bl	1a002348 <vPortExitCritical>
	taskENTER_CRITICAL();
1a0009b0:	f001 fca8 	bl	1a002304 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a0009b4:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a0009b8:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0009ba:	e003      	b.n	1a0009c4 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a0009bc:	f001 f8ea 	bl	1a001b94 <vTaskMissedYield>
				--cRxLock;
1a0009c0:	3c01      	subs	r4, #1
1a0009c2:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0009c4:	2c00      	cmp	r4, #0
1a0009c6:	dd08      	ble.n	1a0009da <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0009c8:	692b      	ldr	r3, [r5, #16]
1a0009ca:	b133      	cbz	r3, 1a0009da <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0009cc:	f105 0010 	add.w	r0, r5, #16
1a0009d0:	f001 f84e 	bl	1a001a70 <xTaskRemoveFromEventList>
1a0009d4:	2800      	cmp	r0, #0
1a0009d6:	d0f3      	beq.n	1a0009c0 <prvUnlockQueue+0x48>
1a0009d8:	e7f0      	b.n	1a0009bc <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a0009da:	23ff      	movs	r3, #255	; 0xff
1a0009dc:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a0009e0:	f001 fcb2 	bl	1a002348 <vPortExitCritical>
}
1a0009e4:	bd38      	pop	{r3, r4, r5, pc}
1a0009e6:	Address 0x000000001a0009e6 is out of bounds.


1a0009e8 <xQueueGenericReset>:
{
1a0009e8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a0009ea:	b940      	cbnz	r0, 1a0009fe <xQueueGenericReset+0x16>
1a0009ec:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009f0:	f383 8811 	msr	BASEPRI, r3
1a0009f4:	f3bf 8f6f 	isb	sy
1a0009f8:	f3bf 8f4f 	dsb	sy
1a0009fc:	e7fe      	b.n	1a0009fc <xQueueGenericReset+0x14>
1a0009fe:	4604      	mov	r4, r0
1a000a00:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a000a02:	f001 fc7f 	bl	1a002304 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000a06:	6821      	ldr	r1, [r4, #0]
1a000a08:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000a0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a000a0c:	fb03 1002 	mla	r0, r3, r2, r1
1a000a10:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000a12:	2000      	movs	r0, #0
1a000a14:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000a16:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a000a18:	3a01      	subs	r2, #1
1a000a1a:	fb02 1303 	mla	r3, r2, r3, r1
1a000a1e:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000a20:	23ff      	movs	r3, #255	; 0xff
1a000a22:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000a26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a000a2a:	b9a5      	cbnz	r5, 1a000a56 <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000a2c:	6923      	ldr	r3, [r4, #16]
1a000a2e:	b91b      	cbnz	r3, 1a000a38 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a000a30:	f001 fc8a 	bl	1a002348 <vPortExitCritical>
}
1a000a34:	2001      	movs	r0, #1
1a000a36:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000a38:	f104 0010 	add.w	r0, r4, #16
1a000a3c:	f001 f818 	bl	1a001a70 <xTaskRemoveFromEventList>
1a000a40:	2800      	cmp	r0, #0
1a000a42:	d0f5      	beq.n	1a000a30 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
1a000a44:	4b08      	ldr	r3, [pc, #32]	; (1a000a68 <xQueueGenericReset+0x80>)
1a000a46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a4a:	601a      	str	r2, [r3, #0]
1a000a4c:	f3bf 8f4f 	dsb	sy
1a000a50:	f3bf 8f6f 	isb	sy
1a000a54:	e7ec      	b.n	1a000a30 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a000a56:	f104 0010 	add.w	r0, r4, #16
1a000a5a:	f000 fb62 	bl	1a001122 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a000a5e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000a62:	f000 fb5e 	bl	1a001122 <vListInitialise>
1a000a66:	e7e3      	b.n	1a000a30 <xQueueGenericReset+0x48>
1a000a68:	e000ed04 	.word	0xe000ed04

1a000a6c <prvInitialiseNewQueue>:
{
1a000a6c:	b538      	push	{r3, r4, r5, lr}
1a000a6e:	461d      	mov	r5, r3
1a000a70:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a000a72:	460b      	mov	r3, r1
1a000a74:	b149      	cbz	r1, 1a000a8a <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a000a76:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a000a78:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a000a7a:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000a7c:	2101      	movs	r1, #1
1a000a7e:	4620      	mov	r0, r4
1a000a80:	f7ff ffb2 	bl	1a0009e8 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000a84:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a000a88:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a000a8a:	6024      	str	r4, [r4, #0]
1a000a8c:	e7f4      	b.n	1a000a78 <prvInitialiseNewQueue+0xc>

1a000a8e <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000a8e:	b940      	cbnz	r0, 1a000aa2 <xQueueGenericCreateStatic+0x14>
1a000a90:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a94:	f383 8811 	msr	BASEPRI, r3
1a000a98:	f3bf 8f6f 	isb	sy
1a000a9c:	f3bf 8f4f 	dsb	sy
1a000aa0:	e7fe      	b.n	1a000aa0 <xQueueGenericCreateStatic+0x12>
	{
1a000aa2:	b510      	push	{r4, lr}
1a000aa4:	b084      	sub	sp, #16
1a000aa6:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a000aa8:	b153      	cbz	r3, 1a000ac0 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000aaa:	b192      	cbz	r2, 1a000ad2 <xQueueGenericCreateStatic+0x44>
1a000aac:	b989      	cbnz	r1, 1a000ad2 <xQueueGenericCreateStatic+0x44>
1a000aae:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ab2:	f383 8811 	msr	BASEPRI, r3
1a000ab6:	f3bf 8f6f 	isb	sy
1a000aba:	f3bf 8f4f 	dsb	sy
1a000abe:	e7fe      	b.n	1a000abe <xQueueGenericCreateStatic+0x30>
1a000ac0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ac4:	f383 8811 	msr	BASEPRI, r3
1a000ac8:	f3bf 8f6f 	isb	sy
1a000acc:	f3bf 8f4f 	dsb	sy
1a000ad0:	e7fe      	b.n	1a000ad0 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000ad2:	b94a      	cbnz	r2, 1a000ae8 <xQueueGenericCreateStatic+0x5a>
1a000ad4:	b141      	cbz	r1, 1a000ae8 <xQueueGenericCreateStatic+0x5a>
1a000ad6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000ada:	f383 8811 	msr	BASEPRI, r3
1a000ade:	f3bf 8f6f 	isb	sy
1a000ae2:	f3bf 8f4f 	dsb	sy
1a000ae6:	e7fe      	b.n	1a000ae6 <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a000ae8:	2050      	movs	r0, #80	; 0x50
1a000aea:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a000aec:	9803      	ldr	r0, [sp, #12]
1a000aee:	2850      	cmp	r0, #80	; 0x50
1a000af0:	d008      	beq.n	1a000b04 <xQueueGenericCreateStatic+0x76>
1a000af2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000af6:	f383 8811 	msr	BASEPRI, r3
1a000afa:	f3bf 8f6f 	isb	sy
1a000afe:	f3bf 8f4f 	dsb	sy
1a000b02:	e7fe      	b.n	1a000b02 <xQueueGenericCreateStatic+0x74>
1a000b04:	4620      	mov	r0, r4
1a000b06:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a000b08:	2301      	movs	r3, #1
1a000b0a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000b0e:	9400      	str	r4, [sp, #0]
1a000b10:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a000b14:	f7ff ffaa 	bl	1a000a6c <prvInitialiseNewQueue>
	}
1a000b18:	4620      	mov	r0, r4
1a000b1a:	b004      	add	sp, #16
1a000b1c:	bd10      	pop	{r4, pc}

1a000b1e <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000b1e:	b940      	cbnz	r0, 1a000b32 <xQueueGenericCreate+0x14>
1a000b20:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b24:	f383 8811 	msr	BASEPRI, r3
1a000b28:	f3bf 8f6f 	isb	sy
1a000b2c:	f3bf 8f4f 	dsb	sy
1a000b30:	e7fe      	b.n	1a000b30 <xQueueGenericCreate+0x12>
	{
1a000b32:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000b34:	b083      	sub	sp, #12
1a000b36:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a000b38:	b111      	cbz	r1, 1a000b40 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000b3a:	fb01 f000 	mul.w	r0, r1, r0
1a000b3e:	e000      	b.n	1a000b42 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
1a000b40:	2000      	movs	r0, #0
1a000b42:	4617      	mov	r7, r2
1a000b44:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a000b46:	3050      	adds	r0, #80	; 0x50
1a000b48:	f7ff fdde 	bl	1a000708 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a000b4c:	4605      	mov	r5, r0
1a000b4e:	b150      	cbz	r0, 1a000b66 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a000b50:	2300      	movs	r3, #0
1a000b52:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000b56:	9000      	str	r0, [sp, #0]
1a000b58:	463b      	mov	r3, r7
1a000b5a:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a000b5e:	4621      	mov	r1, r4
1a000b60:	4630      	mov	r0, r6
1a000b62:	f7ff ff83 	bl	1a000a6c <prvInitialiseNewQueue>
	}
1a000b66:	4628      	mov	r0, r5
1a000b68:	b003      	add	sp, #12
1a000b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a000b6c <xQueueGenericSend>:
{
1a000b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000b6e:	b085      	sub	sp, #20
1a000b70:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a000b72:	b160      	cbz	r0, 1a000b8e <xQueueGenericSend+0x22>
1a000b74:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000b76:	b999      	cbnz	r1, 1a000ba0 <xQueueGenericSend+0x34>
1a000b78:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a000b7a:	b18a      	cbz	r2, 1a000ba0 <xQueueGenericSend+0x34>
1a000b7c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b80:	f383 8811 	msr	BASEPRI, r3
1a000b84:	f3bf 8f6f 	isb	sy
1a000b88:	f3bf 8f4f 	dsb	sy
1a000b8c:	e7fe      	b.n	1a000b8c <xQueueGenericSend+0x20>
1a000b8e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b92:	f383 8811 	msr	BASEPRI, r3
1a000b96:	f3bf 8f6f 	isb	sy
1a000b9a:	f3bf 8f4f 	dsb	sy
1a000b9e:	e7fe      	b.n	1a000b9e <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000ba0:	2b02      	cmp	r3, #2
1a000ba2:	d10b      	bne.n	1a000bbc <xQueueGenericSend+0x50>
1a000ba4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a000ba6:	2a01      	cmp	r2, #1
1a000ba8:	d008      	beq.n	1a000bbc <xQueueGenericSend+0x50>
1a000baa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bae:	f383 8811 	msr	BASEPRI, r3
1a000bb2:	f3bf 8f6f 	isb	sy
1a000bb6:	f3bf 8f4f 	dsb	sy
1a000bba:	e7fe      	b.n	1a000bba <xQueueGenericSend+0x4e>
1a000bbc:	461e      	mov	r6, r3
1a000bbe:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000bc0:	f000 ffee 	bl	1a001ba0 <xTaskGetSchedulerState>
1a000bc4:	b950      	cbnz	r0, 1a000bdc <xQueueGenericSend+0x70>
1a000bc6:	9b01      	ldr	r3, [sp, #4]
1a000bc8:	b153      	cbz	r3, 1a000be0 <xQueueGenericSend+0x74>
1a000bca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000bce:	f383 8811 	msr	BASEPRI, r3
1a000bd2:	f3bf 8f6f 	isb	sy
1a000bd6:	f3bf 8f4f 	dsb	sy
1a000bda:	e7fe      	b.n	1a000bda <xQueueGenericSend+0x6e>
1a000bdc:	2500      	movs	r5, #0
1a000bde:	e03a      	b.n	1a000c56 <xQueueGenericSend+0xea>
1a000be0:	2500      	movs	r5, #0
1a000be2:	e038      	b.n	1a000c56 <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000be4:	4632      	mov	r2, r6
1a000be6:	4639      	mov	r1, r7
1a000be8:	4620      	mov	r0, r4
1a000bea:	f7ff fe78 	bl	1a0008de <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000bee:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000bf0:	b94b      	cbnz	r3, 1a000c06 <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
1a000bf2:	b1a8      	cbz	r0, 1a000c20 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
1a000bf4:	4b3b      	ldr	r3, [pc, #236]	; (1a000ce4 <xQueueGenericSend+0x178>)
1a000bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000bfa:	601a      	str	r2, [r3, #0]
1a000bfc:	f3bf 8f4f 	dsb	sy
1a000c00:	f3bf 8f6f 	isb	sy
1a000c04:	e00c      	b.n	1a000c20 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000c06:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000c0a:	f000 ff31 	bl	1a001a70 <xTaskRemoveFromEventList>
1a000c0e:	b138      	cbz	r0, 1a000c20 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
1a000c10:	4b34      	ldr	r3, [pc, #208]	; (1a000ce4 <xQueueGenericSend+0x178>)
1a000c12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c16:	601a      	str	r2, [r3, #0]
1a000c18:	f3bf 8f4f 	dsb	sy
1a000c1c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000c20:	f001 fb92 	bl	1a002348 <vPortExitCritical>
				return pdPASS;
1a000c24:	2001      	movs	r0, #1
}
1a000c26:	b005      	add	sp, #20
1a000c28:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a000c2a:	f001 fb8d 	bl	1a002348 <vPortExitCritical>
					return errQUEUE_FULL;
1a000c2e:	2000      	movs	r0, #0
1a000c30:	e7f9      	b.n	1a000c26 <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000c32:	a802      	add	r0, sp, #8
1a000c34:	f000 ff62 	bl	1a001afc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000c38:	2501      	movs	r5, #1
1a000c3a:	e019      	b.n	1a000c70 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
1a000c3c:	2300      	movs	r3, #0
1a000c3e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000c42:	e021      	b.n	1a000c88 <xQueueGenericSend+0x11c>
1a000c44:	2300      	movs	r3, #0
1a000c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000c4a:	e023      	b.n	1a000c94 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
1a000c4c:	4620      	mov	r0, r4
1a000c4e:	f7ff fe93 	bl	1a000978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000c52:	f000 fdd5 	bl	1a001800 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000c56:	f001 fb55 	bl	1a002304 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000c5a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000c5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000c5e:	429a      	cmp	r2, r3
1a000c60:	d3c0      	bcc.n	1a000be4 <xQueueGenericSend+0x78>
1a000c62:	2e02      	cmp	r6, #2
1a000c64:	d0be      	beq.n	1a000be4 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000c66:	9b01      	ldr	r3, [sp, #4]
1a000c68:	2b00      	cmp	r3, #0
1a000c6a:	d0de      	beq.n	1a000c2a <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
1a000c6c:	2d00      	cmp	r5, #0
1a000c6e:	d0e0      	beq.n	1a000c32 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
1a000c70:	f001 fb6a 	bl	1a002348 <vPortExitCritical>
		vTaskSuspendAll();
1a000c74:	f000 fd2a 	bl	1a0016cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000c78:	f001 fb44 	bl	1a002304 <vPortEnterCritical>
1a000c7c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000c80:	b25b      	sxtb	r3, r3
1a000c82:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000c86:	d0d9      	beq.n	1a000c3c <xQueueGenericSend+0xd0>
1a000c88:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000c8c:	b25b      	sxtb	r3, r3
1a000c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000c92:	d0d7      	beq.n	1a000c44 <xQueueGenericSend+0xd8>
1a000c94:	f001 fb58 	bl	1a002348 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000c98:	a901      	add	r1, sp, #4
1a000c9a:	a802      	add	r0, sp, #8
1a000c9c:	f000 ff3a 	bl	1a001b14 <xTaskCheckForTimeOut>
1a000ca0:	b9c8      	cbnz	r0, 1a000cd6 <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000ca2:	4620      	mov	r0, r4
1a000ca4:	f7ff fdff 	bl	1a0008a6 <prvIsQueueFull>
1a000ca8:	2800      	cmp	r0, #0
1a000caa:	d0cf      	beq.n	1a000c4c <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000cac:	9901      	ldr	r1, [sp, #4]
1a000cae:	f104 0010 	add.w	r0, r4, #16
1a000cb2:	f000 fea9 	bl	1a001a08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000cb6:	4620      	mov	r0, r4
1a000cb8:	f7ff fe5e 	bl	1a000978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000cbc:	f000 fda0 	bl	1a001800 <xTaskResumeAll>
1a000cc0:	2800      	cmp	r0, #0
1a000cc2:	d1c8      	bne.n	1a000c56 <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
1a000cc4:	4b07      	ldr	r3, [pc, #28]	; (1a000ce4 <xQueueGenericSend+0x178>)
1a000cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000cca:	601a      	str	r2, [r3, #0]
1a000ccc:	f3bf 8f4f 	dsb	sy
1a000cd0:	f3bf 8f6f 	isb	sy
1a000cd4:	e7bf      	b.n	1a000c56 <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
1a000cd6:	4620      	mov	r0, r4
1a000cd8:	f7ff fe4e 	bl	1a000978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000cdc:	f000 fd90 	bl	1a001800 <xTaskResumeAll>
			return errQUEUE_FULL;
1a000ce0:	2000      	movs	r0, #0
1a000ce2:	e7a0      	b.n	1a000c26 <xQueueGenericSend+0xba>
1a000ce4:	e000ed04 	.word	0xe000ed04

1a000ce8 <xQueueGenericSendFromISR>:
{
1a000ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a000cec:	b160      	cbz	r0, 1a000d08 <xQueueGenericSendFromISR+0x20>
1a000cee:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000cf0:	b999      	cbnz	r1, 1a000d1a <xQueueGenericSendFromISR+0x32>
1a000cf2:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a000cf4:	b188      	cbz	r0, 1a000d1a <xQueueGenericSendFromISR+0x32>
1a000cf6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000cfa:	f383 8811 	msr	BASEPRI, r3
1a000cfe:	f3bf 8f6f 	isb	sy
1a000d02:	f3bf 8f4f 	dsb	sy
1a000d06:	e7fe      	b.n	1a000d06 <xQueueGenericSendFromISR+0x1e>
1a000d08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d0c:	f383 8811 	msr	BASEPRI, r3
1a000d10:	f3bf 8f6f 	isb	sy
1a000d14:	f3bf 8f4f 	dsb	sy
1a000d18:	e7fe      	b.n	1a000d18 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000d1a:	2b02      	cmp	r3, #2
1a000d1c:	d10b      	bne.n	1a000d36 <xQueueGenericSendFromISR+0x4e>
1a000d1e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a000d20:	2801      	cmp	r0, #1
1a000d22:	d008      	beq.n	1a000d36 <xQueueGenericSendFromISR+0x4e>
1a000d24:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d28:	f383 8811 	msr	BASEPRI, r3
1a000d2c:	f3bf 8f6f 	isb	sy
1a000d30:	f3bf 8f4f 	dsb	sy
1a000d34:	e7fe      	b.n	1a000d34 <xQueueGenericSendFromISR+0x4c>
1a000d36:	461f      	mov	r7, r3
1a000d38:	4690      	mov	r8, r2
1a000d3a:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000d3c:	f001 fc0c 	bl	1a002558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000d40:	f3ef 8611 	mrs	r6, BASEPRI
1a000d44:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000d48:	f383 8811 	msr	BASEPRI, r3
1a000d4c:	f3bf 8f6f 	isb	sy
1a000d50:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000d54:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000d56:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000d58:	429a      	cmp	r2, r3
1a000d5a:	d303      	bcc.n	1a000d64 <xQueueGenericSendFromISR+0x7c>
1a000d5c:	2f02      	cmp	r7, #2
1a000d5e:	d001      	beq.n	1a000d64 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
1a000d60:	2000      	movs	r0, #0
1a000d62:	e00f      	b.n	1a000d84 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
1a000d64:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000d68:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000d6a:	463a      	mov	r2, r7
1a000d6c:	4649      	mov	r1, r9
1a000d6e:	4620      	mov	r0, r4
1a000d70:	f7ff fdb5 	bl	1a0008de <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000d74:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000d78:	d008      	beq.n	1a000d8c <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000d7a:	1c6b      	adds	r3, r5, #1
1a000d7c:	b25b      	sxtb	r3, r3
1a000d7e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000d82:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000d84:	f386 8811 	msr	BASEPRI, r6
}
1a000d88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000d8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000d8e:	b15b      	cbz	r3, 1a000da8 <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000d90:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000d94:	f000 fe6c 	bl	1a001a70 <xTaskRemoveFromEventList>
1a000d98:	b140      	cbz	r0, 1a000dac <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
1a000d9a:	f1b8 0f00 	cmp.w	r8, #0
1a000d9e:	d007      	beq.n	1a000db0 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000da0:	2001      	movs	r0, #1
1a000da2:	f8c8 0000 	str.w	r0, [r8]
1a000da6:	e7ed      	b.n	1a000d84 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
1a000da8:	2001      	movs	r0, #1
1a000daa:	e7eb      	b.n	1a000d84 <xQueueGenericSendFromISR+0x9c>
1a000dac:	2001      	movs	r0, #1
1a000dae:	e7e9      	b.n	1a000d84 <xQueueGenericSendFromISR+0x9c>
1a000db0:	2001      	movs	r0, #1
1a000db2:	e7e7      	b.n	1a000d84 <xQueueGenericSendFromISR+0x9c>

1a000db4 <xQueueReceive>:
{
1a000db4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000db6:	b085      	sub	sp, #20
1a000db8:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000dba:	b160      	cbz	r0, 1a000dd6 <xQueueReceive+0x22>
1a000dbc:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000dbe:	b999      	cbnz	r1, 1a000de8 <xQueueReceive+0x34>
1a000dc0:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000dc2:	b18b      	cbz	r3, 1a000de8 <xQueueReceive+0x34>
	__asm volatile
1a000dc4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000dc8:	f383 8811 	msr	BASEPRI, r3
1a000dcc:	f3bf 8f6f 	isb	sy
1a000dd0:	f3bf 8f4f 	dsb	sy
1a000dd4:	e7fe      	b.n	1a000dd4 <xQueueReceive+0x20>
1a000dd6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000dda:	f383 8811 	msr	BASEPRI, r3
1a000dde:	f3bf 8f6f 	isb	sy
1a000de2:	f3bf 8f4f 	dsb	sy
1a000de6:	e7fe      	b.n	1a000de6 <xQueueReceive+0x32>
1a000de8:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000dea:	f000 fed9 	bl	1a001ba0 <xTaskGetSchedulerState>
1a000dee:	b950      	cbnz	r0, 1a000e06 <xQueueReceive+0x52>
1a000df0:	9b01      	ldr	r3, [sp, #4]
1a000df2:	b153      	cbz	r3, 1a000e0a <xQueueReceive+0x56>
1a000df4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000df8:	f383 8811 	msr	BASEPRI, r3
1a000dfc:	f3bf 8f6f 	isb	sy
1a000e00:	f3bf 8f4f 	dsb	sy
1a000e04:	e7fe      	b.n	1a000e04 <xQueueReceive+0x50>
1a000e06:	2600      	movs	r6, #0
1a000e08:	e03e      	b.n	1a000e88 <xQueueReceive+0xd4>
1a000e0a:	2600      	movs	r6, #0
1a000e0c:	e03c      	b.n	1a000e88 <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000e0e:	4639      	mov	r1, r7
1a000e10:	4620      	mov	r0, r4
1a000e12:	f7ff fd9f 	bl	1a000954 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000e16:	3d01      	subs	r5, #1
1a000e18:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000e1a:	6923      	ldr	r3, [r4, #16]
1a000e1c:	b923      	cbnz	r3, 1a000e28 <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
1a000e1e:	f001 fa93 	bl	1a002348 <vPortExitCritical>
				return pdPASS;
1a000e22:	2001      	movs	r0, #1
}
1a000e24:	b005      	add	sp, #20
1a000e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000e28:	f104 0010 	add.w	r0, r4, #16
1a000e2c:	f000 fe20 	bl	1a001a70 <xTaskRemoveFromEventList>
1a000e30:	2800      	cmp	r0, #0
1a000e32:	d0f4      	beq.n	1a000e1e <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
1a000e34:	4b34      	ldr	r3, [pc, #208]	; (1a000f08 <xQueueReceive+0x154>)
1a000e36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000e3a:	601a      	str	r2, [r3, #0]
1a000e3c:	f3bf 8f4f 	dsb	sy
1a000e40:	f3bf 8f6f 	isb	sy
1a000e44:	e7eb      	b.n	1a000e1e <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
1a000e46:	f001 fa7f 	bl	1a002348 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000e4a:	2000      	movs	r0, #0
1a000e4c:	e7ea      	b.n	1a000e24 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000e4e:	a802      	add	r0, sp, #8
1a000e50:	f000 fe54 	bl	1a001afc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000e54:	2601      	movs	r6, #1
1a000e56:	e021      	b.n	1a000e9c <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
1a000e58:	2300      	movs	r3, #0
1a000e5a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000e5e:	e029      	b.n	1a000eb4 <xQueueReceive+0x100>
1a000e60:	2300      	movs	r3, #0
1a000e62:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000e66:	e02b      	b.n	1a000ec0 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
1a000e68:	4620      	mov	r0, r4
1a000e6a:	f7ff fd85 	bl	1a000978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000e6e:	f000 fcc7 	bl	1a001800 <xTaskResumeAll>
1a000e72:	e009      	b.n	1a000e88 <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
1a000e74:	4620      	mov	r0, r4
1a000e76:	f7ff fd7f 	bl	1a000978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000e7a:	f000 fcc1 	bl	1a001800 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000e7e:	4620      	mov	r0, r4
1a000e80:	f7ff fd20 	bl	1a0008c4 <prvIsQueueEmpty>
1a000e84:	2800      	cmp	r0, #0
1a000e86:	d13d      	bne.n	1a000f04 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
1a000e88:	f001 fa3c 	bl	1a002304 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000e8c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000e8e:	2d00      	cmp	r5, #0
1a000e90:	d1bd      	bne.n	1a000e0e <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000e92:	9b01      	ldr	r3, [sp, #4]
1a000e94:	2b00      	cmp	r3, #0
1a000e96:	d0d6      	beq.n	1a000e46 <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a000e98:	2e00      	cmp	r6, #0
1a000e9a:	d0d8      	beq.n	1a000e4e <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
1a000e9c:	f001 fa54 	bl	1a002348 <vPortExitCritical>
		vTaskSuspendAll();
1a000ea0:	f000 fc14 	bl	1a0016cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000ea4:	f001 fa2e 	bl	1a002304 <vPortEnterCritical>
1a000ea8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000eac:	b25b      	sxtb	r3, r3
1a000eae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000eb2:	d0d1      	beq.n	1a000e58 <xQueueReceive+0xa4>
1a000eb4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000eb8:	b25b      	sxtb	r3, r3
1a000eba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000ebe:	d0cf      	beq.n	1a000e60 <xQueueReceive+0xac>
1a000ec0:	f001 fa42 	bl	1a002348 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000ec4:	a901      	add	r1, sp, #4
1a000ec6:	a802      	add	r0, sp, #8
1a000ec8:	f000 fe24 	bl	1a001b14 <xTaskCheckForTimeOut>
1a000ecc:	2800      	cmp	r0, #0
1a000ece:	d1d1      	bne.n	1a000e74 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000ed0:	4620      	mov	r0, r4
1a000ed2:	f7ff fcf7 	bl	1a0008c4 <prvIsQueueEmpty>
1a000ed6:	2800      	cmp	r0, #0
1a000ed8:	d0c6      	beq.n	1a000e68 <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000eda:	9901      	ldr	r1, [sp, #4]
1a000edc:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000ee0:	f000 fd92 	bl	1a001a08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000ee4:	4620      	mov	r0, r4
1a000ee6:	f7ff fd47 	bl	1a000978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000eea:	f000 fc89 	bl	1a001800 <xTaskResumeAll>
1a000eee:	2800      	cmp	r0, #0
1a000ef0:	d1ca      	bne.n	1a000e88 <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
1a000ef2:	4b05      	ldr	r3, [pc, #20]	; (1a000f08 <xQueueReceive+0x154>)
1a000ef4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000ef8:	601a      	str	r2, [r3, #0]
1a000efa:	f3bf 8f4f 	dsb	sy
1a000efe:	f3bf 8f6f 	isb	sy
1a000f02:	e7c1      	b.n	1a000e88 <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
1a000f04:	2000      	movs	r0, #0
1a000f06:	e78d      	b.n	1a000e24 <xQueueReceive+0x70>
1a000f08:	e000ed04 	.word	0xe000ed04

1a000f0c <xQueueSemaphoreTake>:
{
1a000f0c:	b570      	push	{r4, r5, r6, lr}
1a000f0e:	b084      	sub	sp, #16
1a000f10:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000f12:	b940      	cbnz	r0, 1a000f26 <xQueueSemaphoreTake+0x1a>
1a000f14:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f18:	f383 8811 	msr	BASEPRI, r3
1a000f1c:	f3bf 8f6f 	isb	sy
1a000f20:	f3bf 8f4f 	dsb	sy
1a000f24:	e7fe      	b.n	1a000f24 <xQueueSemaphoreTake+0x18>
1a000f26:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
1a000f28:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000f2a:	b143      	cbz	r3, 1a000f3e <xQueueSemaphoreTake+0x32>
1a000f2c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f30:	f383 8811 	msr	BASEPRI, r3
1a000f34:	f3bf 8f6f 	isb	sy
1a000f38:	f3bf 8f4f 	dsb	sy
1a000f3c:	e7fe      	b.n	1a000f3c <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000f3e:	f000 fe2f 	bl	1a001ba0 <xTaskGetSchedulerState>
1a000f42:	b950      	cbnz	r0, 1a000f5a <xQueueSemaphoreTake+0x4e>
1a000f44:	9b01      	ldr	r3, [sp, #4]
1a000f46:	b15b      	cbz	r3, 1a000f60 <xQueueSemaphoreTake+0x54>
1a000f48:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000f4c:	f383 8811 	msr	BASEPRI, r3
1a000f50:	f3bf 8f6f 	isb	sy
1a000f54:	f3bf 8f4f 	dsb	sy
1a000f58:	e7fe      	b.n	1a000f58 <xQueueSemaphoreTake+0x4c>
1a000f5a:	2500      	movs	r5, #0
1a000f5c:	462e      	mov	r6, r5
1a000f5e:	e051      	b.n	1a001004 <xQueueSemaphoreTake+0xf8>
1a000f60:	2500      	movs	r5, #0
1a000f62:	462e      	mov	r6, r5
1a000f64:	e04e      	b.n	1a001004 <xQueueSemaphoreTake+0xf8>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
1a000f66:	3b01      	subs	r3, #1
1a000f68:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000f6a:	6823      	ldr	r3, [r4, #0]
1a000f6c:	b913      	cbnz	r3, 1a000f74 <xQueueSemaphoreTake+0x68>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
1a000f6e:	f000 ff3b 	bl	1a001de8 <pvTaskIncrementMutexHeldCount>
1a000f72:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000f74:	6923      	ldr	r3, [r4, #16]
1a000f76:	b163      	cbz	r3, 1a000f92 <xQueueSemaphoreTake+0x86>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000f78:	f104 0010 	add.w	r0, r4, #16
1a000f7c:	f000 fd78 	bl	1a001a70 <xTaskRemoveFromEventList>
1a000f80:	b138      	cbz	r0, 1a000f92 <xQueueSemaphoreTake+0x86>
						queueYIELD_IF_USING_PREEMPTION();
1a000f82:	4b48      	ldr	r3, [pc, #288]	; (1a0010a4 <xQueueSemaphoreTake+0x198>)
1a000f84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000f88:	601a      	str	r2, [r3, #0]
1a000f8a:	f3bf 8f4f 	dsb	sy
1a000f8e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000f92:	f001 f9d9 	bl	1a002348 <vPortExitCritical>
				return pdPASS;
1a000f96:	2501      	movs	r5, #1
}
1a000f98:	4628      	mov	r0, r5
1a000f9a:	b004      	add	sp, #16
1a000f9c:	bd70      	pop	{r4, r5, r6, pc}
						configASSERT( xInheritanceOccurred == pdFALSE );
1a000f9e:	b145      	cbz	r5, 1a000fb2 <xQueueSemaphoreTake+0xa6>
1a000fa0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fa4:	f383 8811 	msr	BASEPRI, r3
1a000fa8:	f3bf 8f6f 	isb	sy
1a000fac:	f3bf 8f4f 	dsb	sy
1a000fb0:	e7fe      	b.n	1a000fb0 <xQueueSemaphoreTake+0xa4>
					taskEXIT_CRITICAL();
1a000fb2:	f001 f9c9 	bl	1a002348 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000fb6:	e7ef      	b.n	1a000f98 <xQueueSemaphoreTake+0x8c>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000fb8:	a802      	add	r0, sp, #8
1a000fba:	f000 fd9f 	bl	1a001afc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000fbe:	2601      	movs	r6, #1
1a000fc0:	e02a      	b.n	1a001018 <xQueueSemaphoreTake+0x10c>
		prvLockQueue( pxQueue );
1a000fc2:	2300      	movs	r3, #0
1a000fc4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000fc8:	e032      	b.n	1a001030 <xQueueSemaphoreTake+0x124>
1a000fca:	2300      	movs	r3, #0
1a000fcc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000fd0:	e034      	b.n	1a00103c <xQueueSemaphoreTake+0x130>
						taskENTER_CRITICAL();
1a000fd2:	f001 f997 	bl	1a002304 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
1a000fd6:	6860      	ldr	r0, [r4, #4]
1a000fd8:	f000 fdf2 	bl	1a001bc0 <xTaskPriorityInherit>
1a000fdc:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
1a000fde:	f001 f9b3 	bl	1a002348 <vPortExitCritical>
1a000fe2:	e03b      	b.n	1a00105c <xQueueSemaphoreTake+0x150>
				prvUnlockQueue( pxQueue );
1a000fe4:	4620      	mov	r0, r4
1a000fe6:	f7ff fcc7 	bl	1a000978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000fea:	f000 fc09 	bl	1a001800 <xTaskResumeAll>
1a000fee:	e009      	b.n	1a001004 <xQueueSemaphoreTake+0xf8>
			prvUnlockQueue( pxQueue );
1a000ff0:	4620      	mov	r0, r4
1a000ff2:	f7ff fcc1 	bl	1a000978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000ff6:	f000 fc03 	bl	1a001800 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000ffa:	4620      	mov	r0, r4
1a000ffc:	f7ff fc62 	bl	1a0008c4 <prvIsQueueEmpty>
1a001000:	2800      	cmp	r0, #0
1a001002:	d140      	bne.n	1a001086 <xQueueSemaphoreTake+0x17a>
		taskENTER_CRITICAL();
1a001004:	f001 f97e 	bl	1a002304 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
1a001008:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
1a00100a:	2b00      	cmp	r3, #0
1a00100c:	d1ab      	bne.n	1a000f66 <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00100e:	9b01      	ldr	r3, [sp, #4]
1a001010:	2b00      	cmp	r3, #0
1a001012:	d0c4      	beq.n	1a000f9e <xQueueSemaphoreTake+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a001014:	2e00      	cmp	r6, #0
1a001016:	d0cf      	beq.n	1a000fb8 <xQueueSemaphoreTake+0xac>
		taskEXIT_CRITICAL();
1a001018:	f001 f996 	bl	1a002348 <vPortExitCritical>
		vTaskSuspendAll();
1a00101c:	f000 fb56 	bl	1a0016cc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a001020:	f001 f970 	bl	1a002304 <vPortEnterCritical>
1a001024:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a001028:	b25b      	sxtb	r3, r3
1a00102a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00102e:	d0c8      	beq.n	1a000fc2 <xQueueSemaphoreTake+0xb6>
1a001030:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a001034:	b25b      	sxtb	r3, r3
1a001036:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00103a:	d0c6      	beq.n	1a000fca <xQueueSemaphoreTake+0xbe>
1a00103c:	f001 f984 	bl	1a002348 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a001040:	a901      	add	r1, sp, #4
1a001042:	a802      	add	r0, sp, #8
1a001044:	f000 fd66 	bl	1a001b14 <xTaskCheckForTimeOut>
1a001048:	2800      	cmp	r0, #0
1a00104a:	d1d1      	bne.n	1a000ff0 <xQueueSemaphoreTake+0xe4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a00104c:	4620      	mov	r0, r4
1a00104e:	f7ff fc39 	bl	1a0008c4 <prvIsQueueEmpty>
1a001052:	2800      	cmp	r0, #0
1a001054:	d0c6      	beq.n	1a000fe4 <xQueueSemaphoreTake+0xd8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a001056:	6823      	ldr	r3, [r4, #0]
1a001058:	2b00      	cmp	r3, #0
1a00105a:	d0ba      	beq.n	1a000fd2 <xQueueSemaphoreTake+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a00105c:	9901      	ldr	r1, [sp, #4]
1a00105e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a001062:	f000 fcd1 	bl	1a001a08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a001066:	4620      	mov	r0, r4
1a001068:	f7ff fc86 	bl	1a000978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a00106c:	f000 fbc8 	bl	1a001800 <xTaskResumeAll>
1a001070:	2800      	cmp	r0, #0
1a001072:	d1c7      	bne.n	1a001004 <xQueueSemaphoreTake+0xf8>
					portYIELD_WITHIN_API();
1a001074:	4b0b      	ldr	r3, [pc, #44]	; (1a0010a4 <xQueueSemaphoreTake+0x198>)
1a001076:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00107a:	601a      	str	r2, [r3, #0]
1a00107c:	f3bf 8f4f 	dsb	sy
1a001080:	f3bf 8f6f 	isb	sy
1a001084:	e7be      	b.n	1a001004 <xQueueSemaphoreTake+0xf8>
					if( xInheritanceOccurred != pdFALSE )
1a001086:	2d00      	cmp	r5, #0
1a001088:	d086      	beq.n	1a000f98 <xQueueSemaphoreTake+0x8c>
						taskENTER_CRITICAL();
1a00108a:	f001 f93b 	bl	1a002304 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
1a00108e:	4620      	mov	r0, r4
1a001090:	f7ff fc00 	bl	1a000894 <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
1a001094:	4601      	mov	r1, r0
1a001096:	6860      	ldr	r0, [r4, #4]
1a001098:	f000 fe46 	bl	1a001d28 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
1a00109c:	f001 f954 	bl	1a002348 <vPortExitCritical>
				return errQUEUE_EMPTY;
1a0010a0:	2500      	movs	r5, #0
1a0010a2:	e779      	b.n	1a000f98 <xQueueSemaphoreTake+0x8c>
1a0010a4:	e000ed04 	.word	0xe000ed04

1a0010a8 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0010a8:	2300      	movs	r3, #0
1a0010aa:	2b07      	cmp	r3, #7
1a0010ac:	d80c      	bhi.n	1a0010c8 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a0010ae:	4a07      	ldr	r2, [pc, #28]	; (1a0010cc <vQueueAddToRegistry+0x24>)
1a0010b0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a0010b4:	b10a      	cbz	r2, 1a0010ba <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0010b6:	3301      	adds	r3, #1
1a0010b8:	e7f7      	b.n	1a0010aa <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a0010ba:	4a04      	ldr	r2, [pc, #16]	; (1a0010cc <vQueueAddToRegistry+0x24>)
1a0010bc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a0010c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a0010c4:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a0010c6:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a0010c8:	4770      	bx	lr
1a0010ca:	bf00      	nop
1a0010cc:	10002b0c 	.word	0x10002b0c

1a0010d0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a0010d0:	b570      	push	{r4, r5, r6, lr}
1a0010d2:	4604      	mov	r4, r0
1a0010d4:	460d      	mov	r5, r1
1a0010d6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a0010d8:	f001 f914 	bl	1a002304 <vPortEnterCritical>
1a0010dc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0010e0:	b25b      	sxtb	r3, r3
1a0010e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0010e6:	d00d      	beq.n	1a001104 <vQueueWaitForMessageRestricted+0x34>
1a0010e8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0010ec:	b25b      	sxtb	r3, r3
1a0010ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0010f2:	d00b      	beq.n	1a00110c <vQueueWaitForMessageRestricted+0x3c>
1a0010f4:	f001 f928 	bl	1a002348 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a0010f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0010fa:	b15b      	cbz	r3, 1a001114 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a0010fc:	4620      	mov	r0, r4
1a0010fe:	f7ff fc3b 	bl	1a000978 <prvUnlockQueue>
	}
1a001102:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a001104:	2300      	movs	r3, #0
1a001106:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a00110a:	e7ed      	b.n	1a0010e8 <vQueueWaitForMessageRestricted+0x18>
1a00110c:	2300      	movs	r3, #0
1a00110e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a001112:	e7ef      	b.n	1a0010f4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a001114:	4632      	mov	r2, r6
1a001116:	4629      	mov	r1, r5
1a001118:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a00111c:	f000 fc8c 	bl	1a001a38 <vTaskPlaceOnEventListRestricted>
1a001120:	e7ec      	b.n	1a0010fc <vQueueWaitForMessageRestricted+0x2c>

1a001122 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001122:	f100 0308 	add.w	r3, r0, #8
1a001126:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a001128:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00112c:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00112e:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001130:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a001132:	2300      	movs	r3, #0
1a001134:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a001136:	4770      	bx	lr

1a001138 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a001138:	2300      	movs	r3, #0
1a00113a:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a00113c:	4770      	bx	lr

1a00113e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a00113e:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a001140:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a001142:	689a      	ldr	r2, [r3, #8]
1a001144:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a001146:	689a      	ldr	r2, [r3, #8]
1a001148:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a00114a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00114c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a00114e:	6803      	ldr	r3, [r0, #0]
1a001150:	3301      	adds	r3, #1
1a001152:	6003      	str	r3, [r0, #0]
}
1a001154:	4770      	bx	lr

1a001156 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a001156:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a001158:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a00115a:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a00115e:	d002      	beq.n	1a001166 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a001160:	f100 0208 	add.w	r2, r0, #8
1a001164:	e002      	b.n	1a00116c <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a001166:	6902      	ldr	r2, [r0, #16]
1a001168:	e004      	b.n	1a001174 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a00116a:	461a      	mov	r2, r3
1a00116c:	6853      	ldr	r3, [r2, #4]
1a00116e:	681c      	ldr	r4, [r3, #0]
1a001170:	42ac      	cmp	r4, r5
1a001172:	d9fa      	bls.n	1a00116a <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a001174:	6853      	ldr	r3, [r2, #4]
1a001176:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a001178:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a00117a:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a00117c:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a00117e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a001180:	6803      	ldr	r3, [r0, #0]
1a001182:	3301      	adds	r3, #1
1a001184:	6003      	str	r3, [r0, #0]
}
1a001186:	bc30      	pop	{r4, r5}
1a001188:	4770      	bx	lr

1a00118a <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a00118a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a00118c:	6842      	ldr	r2, [r0, #4]
1a00118e:	6881      	ldr	r1, [r0, #8]
1a001190:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a001192:	6882      	ldr	r2, [r0, #8]
1a001194:	6841      	ldr	r1, [r0, #4]
1a001196:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a001198:	685a      	ldr	r2, [r3, #4]
1a00119a:	4282      	cmp	r2, r0
1a00119c:	d006      	beq.n	1a0011ac <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a00119e:	2200      	movs	r2, #0
1a0011a0:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a0011a2:	681a      	ldr	r2, [r3, #0]
1a0011a4:	3a01      	subs	r2, #1
1a0011a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a0011a8:	6818      	ldr	r0, [r3, #0]
}
1a0011aa:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a0011ac:	6882      	ldr	r2, [r0, #8]
1a0011ae:	605a      	str	r2, [r3, #4]
1a0011b0:	e7f5      	b.n	1a00119e <uxListRemove+0x14>
1a0011b2:	Address 0x000000001a0011b2 is out of bounds.


1a0011b4 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a0011b4:	4b03      	ldr	r3, [pc, #12]	; (1a0011c4 <vApplicationGetIdleTaskMemory+0x10>)
1a0011b6:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a0011b8:	4b03      	ldr	r3, [pc, #12]	; (1a0011c8 <vApplicationGetIdleTaskMemory+0x14>)
1a0011ba:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a0011bc:	235a      	movs	r3, #90	; 0x5a
1a0011be:	6013      	str	r3, [r2, #0]
}
1a0011c0:	4770      	bx	lr
1a0011c2:	bf00      	nop
1a0011c4:	100027c8 	.word	0x100027c8
1a0011c8:	100020c0 	.word	0x100020c0

1a0011cc <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a0011cc:	4b03      	ldr	r3, [pc, #12]	; (1a0011dc <vApplicationGetTimerTaskMemory+0x10>)
1a0011ce:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a0011d0:	4b03      	ldr	r3, [pc, #12]	; (1a0011e0 <vApplicationGetTimerTaskMemory+0x14>)
1a0011d2:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a0011d4:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a0011d8:	6013      	str	r3, [r2, #0]
1a0011da:	4770      	bx	lr
1a0011dc:	10002828 	.word	0x10002828
1a0011e0:	10002228 	.word	0x10002228

1a0011e4 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a0011e4:	b510      	push	{r4, lr}
1a0011e6:	b082      	sub	sp, #8
1a0011e8:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a0011ea:	9001      	str	r0, [sp, #4]
1a0011ec:	2300      	movs	r3, #0
1a0011ee:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a0011f0:	f001 f888 	bl	1a002304 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a0011f4:	9901      	ldr	r1, [sp, #4]
1a0011f6:	4622      	mov	r2, r4
1a0011f8:	4804      	ldr	r0, [pc, #16]	; (1a00120c <vAssertCalled+0x28>)
1a0011fa:	f002 fe0b 	bl	1a003e14 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a0011fe:	9b00      	ldr	r3, [sp, #0]
1a001200:	2b00      	cmp	r3, #0
1a001202:	d0fc      	beq.n	1a0011fe <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a001204:	f001 f8a0 	bl	1a002348 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a001208:	b002      	add	sp, #8
1a00120a:	bd10      	pop	{r4, pc}
1a00120c:	1a0048d4 	.word	0x1a0048d4

1a001210 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a001210:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a001212:	4804      	ldr	r0, [pc, #16]	; (1a001224 <vApplicationMallocFailedHook+0x14>)
1a001214:	f002 fe72 	bl	1a003efc <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a001218:	4903      	ldr	r1, [pc, #12]	; (1a001228 <vApplicationMallocFailedHook+0x18>)
1a00121a:	202c      	movs	r0, #44	; 0x2c
1a00121c:	f7ff ffe2 	bl	1a0011e4 <vAssertCalled>
}
1a001220:	bd08      	pop	{r3, pc}
1a001222:	bf00      	nop
1a001224:	1a004860 	.word	0x1a004860
1a001228:	1a004884 	.word	0x1a004884

1a00122c <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a00122c:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a00122e:	4804      	ldr	r0, [pc, #16]	; (1a001240 <vApplicationStackOverflowHook+0x14>)
1a001230:	f002 fdf0 	bl	1a003e14 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a001234:	4903      	ldr	r1, [pc, #12]	; (1a001244 <vApplicationStackOverflowHook+0x18>)
1a001236:	2050      	movs	r0, #80	; 0x50
1a001238:	f7ff ffd4 	bl	1a0011e4 <vAssertCalled>
}
1a00123c:	bd08      	pop	{r3, pc}
1a00123e:	bf00      	nop
1a001240:	1a0048a4 	.word	0x1a0048a4
1a001244:	1a004884 	.word	0x1a004884

1a001248 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001248:	4b08      	ldr	r3, [pc, #32]	; (1a00126c <prvResetNextTaskUnblockTime+0x24>)
1a00124a:	681b      	ldr	r3, [r3, #0]
1a00124c:	681b      	ldr	r3, [r3, #0]
1a00124e:	b13b      	cbz	r3, 1a001260 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001250:	4b06      	ldr	r3, [pc, #24]	; (1a00126c <prvResetNextTaskUnblockTime+0x24>)
1a001252:	681b      	ldr	r3, [r3, #0]
1a001254:	68db      	ldr	r3, [r3, #12]
1a001256:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a001258:	685a      	ldr	r2, [r3, #4]
1a00125a:	4b05      	ldr	r3, [pc, #20]	; (1a001270 <prvResetNextTaskUnblockTime+0x28>)
1a00125c:	601a      	str	r2, [r3, #0]
	}
}
1a00125e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
1a001260:	4b03      	ldr	r3, [pc, #12]	; (1a001270 <prvResetNextTaskUnblockTime+0x28>)
1a001262:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001266:	601a      	str	r2, [r3, #0]
1a001268:	4770      	bx	lr
1a00126a:	bf00      	nop
1a00126c:	1000288c 	.word	0x1000288c
1a001270:	10002960 	.word	0x10002960

1a001274 <prvInitialiseNewTask>:
{
1a001274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001278:	4681      	mov	r9, r0
1a00127a:	460d      	mov	r5, r1
1a00127c:	4617      	mov	r7, r2
1a00127e:	469a      	mov	sl, r3
1a001280:	9e08      	ldr	r6, [sp, #32]
1a001282:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a001286:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a001288:	0092      	lsls	r2, r2, #2
1a00128a:	21a5      	movs	r1, #165	; 0xa5
1a00128c:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a00128e:	f002 fd10 	bl	1a003cb2 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a001292:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a001294:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a001298:	3a01      	subs	r2, #1
1a00129a:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a00129e:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a0012a2:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0012a4:	2300      	movs	r3, #0
1a0012a6:	2b0f      	cmp	r3, #15
1a0012a8:	d807      	bhi.n	1a0012ba <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a0012aa:	5ce9      	ldrb	r1, [r5, r3]
1a0012ac:	18e2      	adds	r2, r4, r3
1a0012ae:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a0012b2:	5cea      	ldrb	r2, [r5, r3]
1a0012b4:	b10a      	cbz	r2, 1a0012ba <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a0012b6:	3301      	adds	r3, #1
1a0012b8:	e7f5      	b.n	1a0012a6 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a0012ba:	2300      	movs	r3, #0
1a0012bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a0012c0:	2e06      	cmp	r6, #6
1a0012c2:	d900      	bls.n	1a0012c6 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a0012c4:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a0012c6:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a0012c8:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a0012ca:	2500      	movs	r5, #0
1a0012cc:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a0012ce:	1d20      	adds	r0, r4, #4
1a0012d0:	f7ff ff32 	bl	1a001138 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a0012d4:	f104 0018 	add.w	r0, r4, #24
1a0012d8:	f7ff ff2e 	bl	1a001138 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a0012dc:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0012de:	f1c6 0607 	rsb	r6, r6, #7
1a0012e2:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a0012e4:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a0012e6:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a0012e8:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a0012ec:	4652      	mov	r2, sl
1a0012ee:	4649      	mov	r1, r9
1a0012f0:	4638      	mov	r0, r7
1a0012f2:	f000 ffdf 	bl	1a0022b4 <pxPortInitialiseStack>
1a0012f6:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a0012f8:	f1b8 0f00 	cmp.w	r8, #0
1a0012fc:	d001      	beq.n	1a001302 <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a0012fe:	f8c8 4000 	str.w	r4, [r8]
}
1a001302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001306:	Address 0x000000001a001306 is out of bounds.


1a001308 <prvInitialiseTaskLists>:
{
1a001308:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00130a:	2400      	movs	r4, #0
1a00130c:	e007      	b.n	1a00131e <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a00130e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a001312:	0093      	lsls	r3, r2, #2
1a001314:	480e      	ldr	r0, [pc, #56]	; (1a001350 <prvInitialiseTaskLists+0x48>)
1a001316:	4418      	add	r0, r3
1a001318:	f7ff ff03 	bl	1a001122 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a00131c:	3401      	adds	r4, #1
1a00131e:	2c06      	cmp	r4, #6
1a001320:	d9f5      	bls.n	1a00130e <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a001322:	4d0c      	ldr	r5, [pc, #48]	; (1a001354 <prvInitialiseTaskLists+0x4c>)
1a001324:	4628      	mov	r0, r5
1a001326:	f7ff fefc 	bl	1a001122 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a00132a:	4c0b      	ldr	r4, [pc, #44]	; (1a001358 <prvInitialiseTaskLists+0x50>)
1a00132c:	4620      	mov	r0, r4
1a00132e:	f7ff fef8 	bl	1a001122 <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a001332:	480a      	ldr	r0, [pc, #40]	; (1a00135c <prvInitialiseTaskLists+0x54>)
1a001334:	f7ff fef5 	bl	1a001122 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a001338:	4809      	ldr	r0, [pc, #36]	; (1a001360 <prvInitialiseTaskLists+0x58>)
1a00133a:	f7ff fef2 	bl	1a001122 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a00133e:	4809      	ldr	r0, [pc, #36]	; (1a001364 <prvInitialiseTaskLists+0x5c>)
1a001340:	f7ff feef 	bl	1a001122 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a001344:	4b08      	ldr	r3, [pc, #32]	; (1a001368 <prvInitialiseTaskLists+0x60>)
1a001346:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a001348:	4b08      	ldr	r3, [pc, #32]	; (1a00136c <prvInitialiseTaskLists+0x64>)
1a00134a:	601c      	str	r4, [r3, #0]
}
1a00134c:	bd38      	pop	{r3, r4, r5, pc}
1a00134e:	bf00      	nop
1a001350:	10002894 	.word	0x10002894
1a001354:	10002938 	.word	0x10002938
1a001358:	1000294c 	.word	0x1000294c
1a00135c:	10002968 	.word	0x10002968
1a001360:	10002994 	.word	0x10002994
1a001364:	10002980 	.word	0x10002980
1a001368:	1000288c 	.word	0x1000288c
1a00136c:	10002890 	.word	0x10002890

1a001370 <prvAddNewTaskToReadyList>:
{
1a001370:	b510      	push	{r4, lr}
1a001372:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001374:	f000 ffc6 	bl	1a002304 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a001378:	4a21      	ldr	r2, [pc, #132]	; (1a001400 <prvAddNewTaskToReadyList+0x90>)
1a00137a:	6813      	ldr	r3, [r2, #0]
1a00137c:	3301      	adds	r3, #1
1a00137e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001380:	4b20      	ldr	r3, [pc, #128]	; (1a001404 <prvAddNewTaskToReadyList+0x94>)
1a001382:	681b      	ldr	r3, [r3, #0]
1a001384:	b15b      	cbz	r3, 1a00139e <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a001386:	4b20      	ldr	r3, [pc, #128]	; (1a001408 <prvAddNewTaskToReadyList+0x98>)
1a001388:	681b      	ldr	r3, [r3, #0]
1a00138a:	b96b      	cbnz	r3, 1a0013a8 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a00138c:	4b1d      	ldr	r3, [pc, #116]	; (1a001404 <prvAddNewTaskToReadyList+0x94>)
1a00138e:	681b      	ldr	r3, [r3, #0]
1a001390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001392:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001394:	429a      	cmp	r2, r3
1a001396:	d807      	bhi.n	1a0013a8 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a001398:	4b1a      	ldr	r3, [pc, #104]	; (1a001404 <prvAddNewTaskToReadyList+0x94>)
1a00139a:	601c      	str	r4, [r3, #0]
1a00139c:	e004      	b.n	1a0013a8 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a00139e:	4b19      	ldr	r3, [pc, #100]	; (1a001404 <prvAddNewTaskToReadyList+0x94>)
1a0013a0:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a0013a2:	6813      	ldr	r3, [r2, #0]
1a0013a4:	2b01      	cmp	r3, #1
1a0013a6:	d027      	beq.n	1a0013f8 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a0013a8:	4a18      	ldr	r2, [pc, #96]	; (1a00140c <prvAddNewTaskToReadyList+0x9c>)
1a0013aa:	6813      	ldr	r3, [r2, #0]
1a0013ac:	3301      	adds	r3, #1
1a0013ae:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a0013b0:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a0013b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0013b4:	2201      	movs	r2, #1
1a0013b6:	409a      	lsls	r2, r3
1a0013b8:	4915      	ldr	r1, [pc, #84]	; (1a001410 <prvAddNewTaskToReadyList+0xa0>)
1a0013ba:	6808      	ldr	r0, [r1, #0]
1a0013bc:	4302      	orrs	r2, r0
1a0013be:	600a      	str	r2, [r1, #0]
1a0013c0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0013c4:	009a      	lsls	r2, r3, #2
1a0013c6:	1d21      	adds	r1, r4, #4
1a0013c8:	4812      	ldr	r0, [pc, #72]	; (1a001414 <prvAddNewTaskToReadyList+0xa4>)
1a0013ca:	4410      	add	r0, r2
1a0013cc:	f7ff feb7 	bl	1a00113e <vListInsertEnd>
	taskEXIT_CRITICAL();
1a0013d0:	f000 ffba 	bl	1a002348 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a0013d4:	4b0c      	ldr	r3, [pc, #48]	; (1a001408 <prvAddNewTaskToReadyList+0x98>)
1a0013d6:	681b      	ldr	r3, [r3, #0]
1a0013d8:	b16b      	cbz	r3, 1a0013f6 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a0013da:	4b0a      	ldr	r3, [pc, #40]	; (1a001404 <prvAddNewTaskToReadyList+0x94>)
1a0013dc:	681b      	ldr	r3, [r3, #0]
1a0013de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0013e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a0013e2:	429a      	cmp	r2, r3
1a0013e4:	d207      	bcs.n	1a0013f6 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a0013e6:	4b0c      	ldr	r3, [pc, #48]	; (1a001418 <prvAddNewTaskToReadyList+0xa8>)
1a0013e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0013ec:	601a      	str	r2, [r3, #0]
1a0013ee:	f3bf 8f4f 	dsb	sy
1a0013f2:	f3bf 8f6f 	isb	sy
}
1a0013f6:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a0013f8:	f7ff ff86 	bl	1a001308 <prvInitialiseTaskLists>
1a0013fc:	e7d4      	b.n	1a0013a8 <prvAddNewTaskToReadyList+0x38>
1a0013fe:	bf00      	nop
1a001400:	10002920 	.word	0x10002920
1a001404:	10002888 	.word	0x10002888
1a001408:	1000297c 	.word	0x1000297c
1a00140c:	10002930 	.word	0x10002930
1a001410:	10002934 	.word	0x10002934
1a001414:	10002894 	.word	0x10002894
1a001418:	e000ed04 	.word	0xe000ed04

1a00141c <prvDeleteTCB>:
	{
1a00141c:	b510      	push	{r4, lr}
1a00141e:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a001420:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a001424:	b933      	cbnz	r3, 1a001434 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
1a001426:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001428:	f7ff f9fc 	bl	1a000824 <vPortFree>
				vPortFree( pxTCB );
1a00142c:	4620      	mov	r0, r4
1a00142e:	f7ff f9f9 	bl	1a000824 <vPortFree>
	}
1a001432:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a001434:	2b01      	cmp	r3, #1
1a001436:	d00a      	beq.n	1a00144e <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a001438:	2b02      	cmp	r3, #2
1a00143a:	d0fa      	beq.n	1a001432 <prvDeleteTCB+0x16>
1a00143c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001440:	f383 8811 	msr	BASEPRI, r3
1a001444:	f3bf 8f6f 	isb	sy
1a001448:	f3bf 8f4f 	dsb	sy
1a00144c:	e7fe      	b.n	1a00144c <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
1a00144e:	f7ff f9e9 	bl	1a000824 <vPortFree>
1a001452:	e7ee      	b.n	1a001432 <prvDeleteTCB+0x16>

1a001454 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001454:	4b0f      	ldr	r3, [pc, #60]	; (1a001494 <prvCheckTasksWaitingTermination+0x40>)
1a001456:	681b      	ldr	r3, [r3, #0]
1a001458:	b1d3      	cbz	r3, 1a001490 <prvCheckTasksWaitingTermination+0x3c>
{
1a00145a:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a00145c:	f000 ff52 	bl	1a002304 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001460:	4b0d      	ldr	r3, [pc, #52]	; (1a001498 <prvCheckTasksWaitingTermination+0x44>)
1a001462:	68db      	ldr	r3, [r3, #12]
1a001464:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001466:	1d20      	adds	r0, r4, #4
1a001468:	f7ff fe8f 	bl	1a00118a <uxListRemove>
				--uxCurrentNumberOfTasks;
1a00146c:	4a0b      	ldr	r2, [pc, #44]	; (1a00149c <prvCheckTasksWaitingTermination+0x48>)
1a00146e:	6813      	ldr	r3, [r2, #0]
1a001470:	3b01      	subs	r3, #1
1a001472:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001474:	4a07      	ldr	r2, [pc, #28]	; (1a001494 <prvCheckTasksWaitingTermination+0x40>)
1a001476:	6813      	ldr	r3, [r2, #0]
1a001478:	3b01      	subs	r3, #1
1a00147a:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a00147c:	f000 ff64 	bl	1a002348 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001480:	4620      	mov	r0, r4
1a001482:	f7ff ffcb 	bl	1a00141c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001486:	4b03      	ldr	r3, [pc, #12]	; (1a001494 <prvCheckTasksWaitingTermination+0x40>)
1a001488:	681b      	ldr	r3, [r3, #0]
1a00148a:	2b00      	cmp	r3, #0
1a00148c:	d1e6      	bne.n	1a00145c <prvCheckTasksWaitingTermination+0x8>
}
1a00148e:	bd10      	pop	{r4, pc}
1a001490:	4770      	bx	lr
1a001492:	bf00      	nop
1a001494:	10002924 	.word	0x10002924
1a001498:	10002994 	.word	0x10002994
1a00149c:	10002920 	.word	0x10002920

1a0014a0 <prvIdleTask>:
{
1a0014a0:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a0014a2:	f7ff ffd7 	bl	1a001454 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a0014a6:	4b06      	ldr	r3, [pc, #24]	; (1a0014c0 <prvIdleTask+0x20>)
1a0014a8:	681b      	ldr	r3, [r3, #0]
1a0014aa:	2b01      	cmp	r3, #1
1a0014ac:	d9f9      	bls.n	1a0014a2 <prvIdleTask+0x2>
				taskYIELD();
1a0014ae:	4b05      	ldr	r3, [pc, #20]	; (1a0014c4 <prvIdleTask+0x24>)
1a0014b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0014b4:	601a      	str	r2, [r3, #0]
1a0014b6:	f3bf 8f4f 	dsb	sy
1a0014ba:	f3bf 8f6f 	isb	sy
1a0014be:	e7f0      	b.n	1a0014a2 <prvIdleTask+0x2>
1a0014c0:	10002894 	.word	0x10002894
1a0014c4:	e000ed04 	.word	0xe000ed04

1a0014c8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a0014c8:	b570      	push	{r4, r5, r6, lr}
1a0014ca:	4604      	mov	r4, r0
1a0014cc:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a0014ce:	4b1d      	ldr	r3, [pc, #116]	; (1a001544 <prvAddCurrentTaskToDelayedList+0x7c>)
1a0014d0:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0014d2:	4b1d      	ldr	r3, [pc, #116]	; (1a001548 <prvAddCurrentTaskToDelayedList+0x80>)
1a0014d4:	6818      	ldr	r0, [r3, #0]
1a0014d6:	3004      	adds	r0, #4
1a0014d8:	f7ff fe57 	bl	1a00118a <uxListRemove>
1a0014dc:	b950      	cbnz	r0, 1a0014f4 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a0014de:	4b1a      	ldr	r3, [pc, #104]	; (1a001548 <prvAddCurrentTaskToDelayedList+0x80>)
1a0014e0:	681b      	ldr	r3, [r3, #0]
1a0014e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a0014e4:	2301      	movs	r3, #1
1a0014e6:	fa03 f202 	lsl.w	r2, r3, r2
1a0014ea:	4918      	ldr	r1, [pc, #96]	; (1a00154c <prvAddCurrentTaskToDelayedList+0x84>)
1a0014ec:	680b      	ldr	r3, [r1, #0]
1a0014ee:	ea23 0302 	bic.w	r3, r3, r2
1a0014f2:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0014f4:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a0014f8:	d013      	beq.n	1a001522 <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a0014fa:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a0014fc:	4b12      	ldr	r3, [pc, #72]	; (1a001548 <prvAddCurrentTaskToDelayedList+0x80>)
1a0014fe:	681b      	ldr	r3, [r3, #0]
1a001500:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a001502:	42a5      	cmp	r5, r4
1a001504:	d816      	bhi.n	1a001534 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001506:	4b12      	ldr	r3, [pc, #72]	; (1a001550 <prvAddCurrentTaskToDelayedList+0x88>)
1a001508:	6818      	ldr	r0, [r3, #0]
1a00150a:	4b0f      	ldr	r3, [pc, #60]	; (1a001548 <prvAddCurrentTaskToDelayedList+0x80>)
1a00150c:	6819      	ldr	r1, [r3, #0]
1a00150e:	3104      	adds	r1, #4
1a001510:	f7ff fe21 	bl	1a001156 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a001514:	4b0f      	ldr	r3, [pc, #60]	; (1a001554 <prvAddCurrentTaskToDelayedList+0x8c>)
1a001516:	681b      	ldr	r3, [r3, #0]
1a001518:	42a3      	cmp	r3, r4
1a00151a:	d912      	bls.n	1a001542 <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a00151c:	4b0d      	ldr	r3, [pc, #52]	; (1a001554 <prvAddCurrentTaskToDelayedList+0x8c>)
1a00151e:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a001520:	e00f      	b.n	1a001542 <prvAddCurrentTaskToDelayedList+0x7a>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001522:	2e00      	cmp	r6, #0
1a001524:	d0e9      	beq.n	1a0014fa <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001526:	4b08      	ldr	r3, [pc, #32]	; (1a001548 <prvAddCurrentTaskToDelayedList+0x80>)
1a001528:	6819      	ldr	r1, [r3, #0]
1a00152a:	3104      	adds	r1, #4
1a00152c:	480a      	ldr	r0, [pc, #40]	; (1a001558 <prvAddCurrentTaskToDelayedList+0x90>)
1a00152e:	f7ff fe06 	bl	1a00113e <vListInsertEnd>
1a001532:	e006      	b.n	1a001542 <prvAddCurrentTaskToDelayedList+0x7a>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a001534:	4b09      	ldr	r3, [pc, #36]	; (1a00155c <prvAddCurrentTaskToDelayedList+0x94>)
1a001536:	6818      	ldr	r0, [r3, #0]
1a001538:	4b03      	ldr	r3, [pc, #12]	; (1a001548 <prvAddCurrentTaskToDelayedList+0x80>)
1a00153a:	6819      	ldr	r1, [r3, #0]
1a00153c:	3104      	adds	r1, #4
1a00153e:	f7ff fe0a 	bl	1a001156 <vListInsert>
}
1a001542:	bd70      	pop	{r4, r5, r6, pc}
1a001544:	100029a8 	.word	0x100029a8
1a001548:	10002888 	.word	0x10002888
1a00154c:	10002934 	.word	0x10002934
1a001550:	1000288c 	.word	0x1000288c
1a001554:	10002960 	.word	0x10002960
1a001558:	10002980 	.word	0x10002980
1a00155c:	10002890 	.word	0x10002890

1a001560 <xTaskCreateStatic>:
	{
1a001560:	b570      	push	{r4, r5, r6, lr}
1a001562:	b086      	sub	sp, #24
1a001564:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001566:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001568:	b945      	cbnz	r5, 1a00157c <xTaskCreateStatic+0x1c>
1a00156a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00156e:	f383 8811 	msr	BASEPRI, r3
1a001572:	f3bf 8f6f 	isb	sy
1a001576:	f3bf 8f4f 	dsb	sy
1a00157a:	e7fe      	b.n	1a00157a <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a00157c:	b944      	cbnz	r4, 1a001590 <xTaskCreateStatic+0x30>
1a00157e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001582:	f383 8811 	msr	BASEPRI, r3
1a001586:	f3bf 8f6f 	isb	sy
1a00158a:	f3bf 8f4f 	dsb	sy
1a00158e:	e7fe      	b.n	1a00158e <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
1a001590:	2660      	movs	r6, #96	; 0x60
1a001592:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001594:	9e04      	ldr	r6, [sp, #16]
1a001596:	2e60      	cmp	r6, #96	; 0x60
1a001598:	d008      	beq.n	1a0015ac <xTaskCreateStatic+0x4c>
1a00159a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00159e:	f383 8811 	msr	BASEPRI, r3
1a0015a2:	f3bf 8f6f 	isb	sy
1a0015a6:	f3bf 8f4f 	dsb	sy
1a0015aa:	e7fe      	b.n	1a0015aa <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a0015ac:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a0015ae:	2502      	movs	r5, #2
1a0015b0:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a0015b4:	2500      	movs	r5, #0
1a0015b6:	9503      	str	r5, [sp, #12]
1a0015b8:	9402      	str	r4, [sp, #8]
1a0015ba:	ad05      	add	r5, sp, #20
1a0015bc:	9501      	str	r5, [sp, #4]
1a0015be:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a0015c0:	9500      	str	r5, [sp, #0]
1a0015c2:	f7ff fe57 	bl	1a001274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0015c6:	4620      	mov	r0, r4
1a0015c8:	f7ff fed2 	bl	1a001370 <prvAddNewTaskToReadyList>
	}
1a0015cc:	9805      	ldr	r0, [sp, #20]
1a0015ce:	b006      	add	sp, #24
1a0015d0:	bd70      	pop	{r4, r5, r6, pc}

1a0015d2 <xTaskCreate>:
	{
1a0015d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0015d6:	b085      	sub	sp, #20
1a0015d8:	4607      	mov	r7, r0
1a0015da:	4688      	mov	r8, r1
1a0015dc:	4615      	mov	r5, r2
1a0015de:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0015e0:	0090      	lsls	r0, r2, #2
1a0015e2:	f7ff f891 	bl	1a000708 <pvPortMalloc>
			if( pxStack != NULL )
1a0015e6:	b308      	cbz	r0, 1a00162c <xTaskCreate+0x5a>
1a0015e8:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a0015ea:	2060      	movs	r0, #96	; 0x60
1a0015ec:	f7ff f88c 	bl	1a000708 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a0015f0:	4604      	mov	r4, r0
1a0015f2:	b1b8      	cbz	r0, 1a001624 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
1a0015f4:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a0015f6:	b1e4      	cbz	r4, 1a001632 <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a0015f8:	2300      	movs	r3, #0
1a0015fa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0015fe:	9303      	str	r3, [sp, #12]
1a001600:	9402      	str	r4, [sp, #8]
1a001602:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a001604:	9301      	str	r3, [sp, #4]
1a001606:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a001608:	9300      	str	r3, [sp, #0]
1a00160a:	464b      	mov	r3, r9
1a00160c:	462a      	mov	r2, r5
1a00160e:	4641      	mov	r1, r8
1a001610:	4638      	mov	r0, r7
1a001612:	f7ff fe2f 	bl	1a001274 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001616:	4620      	mov	r0, r4
1a001618:	f7ff feaa 	bl	1a001370 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a00161c:	2001      	movs	r0, #1
	}
1a00161e:	b005      	add	sp, #20
1a001620:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a001624:	4630      	mov	r0, r6
1a001626:	f7ff f8fd 	bl	1a000824 <vPortFree>
1a00162a:	e7e4      	b.n	1a0015f6 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a00162c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a001630:	e7f5      	b.n	1a00161e <xTaskCreate+0x4c>
1a001632:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a001636:	e7f2      	b.n	1a00161e <xTaskCreate+0x4c>

1a001638 <vTaskStartScheduler>:
{
1a001638:	b510      	push	{r4, lr}
1a00163a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a00163c:	2400      	movs	r4, #0
1a00163e:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a001640:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a001642:	aa07      	add	r2, sp, #28
1a001644:	a906      	add	r1, sp, #24
1a001646:	a805      	add	r0, sp, #20
1a001648:	f7ff fdb4 	bl	1a0011b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a00164c:	9b05      	ldr	r3, [sp, #20]
1a00164e:	9302      	str	r3, [sp, #8]
1a001650:	9b06      	ldr	r3, [sp, #24]
1a001652:	9301      	str	r3, [sp, #4]
1a001654:	9400      	str	r4, [sp, #0]
1a001656:	4623      	mov	r3, r4
1a001658:	9a07      	ldr	r2, [sp, #28]
1a00165a:	4917      	ldr	r1, [pc, #92]	; (1a0016b8 <vTaskStartScheduler+0x80>)
1a00165c:	4817      	ldr	r0, [pc, #92]	; (1a0016bc <vTaskStartScheduler+0x84>)
1a00165e:	f7ff ff7f 	bl	1a001560 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a001662:	b140      	cbz	r0, 1a001676 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a001664:	f000 fc3a 	bl	1a001edc <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a001668:	2801      	cmp	r0, #1
1a00166a:	d006      	beq.n	1a00167a <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a00166c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001670:	d018      	beq.n	1a0016a4 <vTaskStartScheduler+0x6c>
}
1a001672:	b008      	add	sp, #32
1a001674:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001676:	2000      	movs	r0, #0
1a001678:	e7f6      	b.n	1a001668 <vTaskStartScheduler+0x30>
1a00167a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00167e:	f383 8811 	msr	BASEPRI, r3
1a001682:	f3bf 8f6f 	isb	sy
1a001686:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a00168a:	4b0d      	ldr	r3, [pc, #52]	; (1a0016c0 <vTaskStartScheduler+0x88>)
1a00168c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001690:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001692:	4b0c      	ldr	r3, [pc, #48]	; (1a0016c4 <vTaskStartScheduler+0x8c>)
1a001694:	2201      	movs	r2, #1
1a001696:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001698:	4b0b      	ldr	r3, [pc, #44]	; (1a0016c8 <vTaskStartScheduler+0x90>)
1a00169a:	2200      	movs	r2, #0
1a00169c:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a00169e:	f000 fed3 	bl	1a002448 <xPortStartScheduler>
1a0016a2:	e7e6      	b.n	1a001672 <vTaskStartScheduler+0x3a>
1a0016a4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016a8:	f383 8811 	msr	BASEPRI, r3
1a0016ac:	f3bf 8f6f 	isb	sy
1a0016b0:	f3bf 8f4f 	dsb	sy
1a0016b4:	e7fe      	b.n	1a0016b4 <vTaskStartScheduler+0x7c>
1a0016b6:	bf00      	nop
1a0016b8:	1a004914 	.word	0x1a004914
1a0016bc:	1a0014a1 	.word	0x1a0014a1
1a0016c0:	10002960 	.word	0x10002960
1a0016c4:	1000297c 	.word	0x1000297c
1a0016c8:	100029a8 	.word	0x100029a8

1a0016cc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a0016cc:	4a02      	ldr	r2, [pc, #8]	; (1a0016d8 <vTaskSuspendAll+0xc>)
1a0016ce:	6813      	ldr	r3, [r2, #0]
1a0016d0:	3301      	adds	r3, #1
1a0016d2:	6013      	str	r3, [r2, #0]
}
1a0016d4:	4770      	bx	lr
1a0016d6:	bf00      	nop
1a0016d8:	1000292c 	.word	0x1000292c

1a0016dc <xTaskGetTickCount>:
		xTicks = xTickCount;
1a0016dc:	4b01      	ldr	r3, [pc, #4]	; (1a0016e4 <xTaskGetTickCount+0x8>)
1a0016de:	6818      	ldr	r0, [r3, #0]
}
1a0016e0:	4770      	bx	lr
1a0016e2:	bf00      	nop
1a0016e4:	100029a8 	.word	0x100029a8

1a0016e8 <xTaskIncrementTick>:
{
1a0016e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0016ea:	4b3a      	ldr	r3, [pc, #232]	; (1a0017d4 <xTaskIncrementTick+0xec>)
1a0016ec:	681b      	ldr	r3, [r3, #0]
1a0016ee:	2b00      	cmp	r3, #0
1a0016f0:	d164      	bne.n	1a0017bc <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a0016f2:	4b39      	ldr	r3, [pc, #228]	; (1a0017d8 <xTaskIncrementTick+0xf0>)
1a0016f4:	681d      	ldr	r5, [r3, #0]
1a0016f6:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a0016f8:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0016fa:	b9c5      	cbnz	r5, 1a00172e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a0016fc:	4b37      	ldr	r3, [pc, #220]	; (1a0017dc <xTaskIncrementTick+0xf4>)
1a0016fe:	681b      	ldr	r3, [r3, #0]
1a001700:	681b      	ldr	r3, [r3, #0]
1a001702:	b143      	cbz	r3, 1a001716 <xTaskIncrementTick+0x2e>
1a001704:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001708:	f383 8811 	msr	BASEPRI, r3
1a00170c:	f3bf 8f6f 	isb	sy
1a001710:	f3bf 8f4f 	dsb	sy
1a001714:	e7fe      	b.n	1a001714 <xTaskIncrementTick+0x2c>
1a001716:	4a31      	ldr	r2, [pc, #196]	; (1a0017dc <xTaskIncrementTick+0xf4>)
1a001718:	6811      	ldr	r1, [r2, #0]
1a00171a:	4b31      	ldr	r3, [pc, #196]	; (1a0017e0 <xTaskIncrementTick+0xf8>)
1a00171c:	6818      	ldr	r0, [r3, #0]
1a00171e:	6010      	str	r0, [r2, #0]
1a001720:	6019      	str	r1, [r3, #0]
1a001722:	4a30      	ldr	r2, [pc, #192]	; (1a0017e4 <xTaskIncrementTick+0xfc>)
1a001724:	6813      	ldr	r3, [r2, #0]
1a001726:	3301      	adds	r3, #1
1a001728:	6013      	str	r3, [r2, #0]
1a00172a:	f7ff fd8d 	bl	1a001248 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a00172e:	4b2e      	ldr	r3, [pc, #184]	; (1a0017e8 <xTaskIncrementTick+0x100>)
1a001730:	681b      	ldr	r3, [r3, #0]
1a001732:	42ab      	cmp	r3, r5
1a001734:	d938      	bls.n	1a0017a8 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a001736:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a001738:	4b2c      	ldr	r3, [pc, #176]	; (1a0017ec <xTaskIncrementTick+0x104>)
1a00173a:	681b      	ldr	r3, [r3, #0]
1a00173c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00173e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001742:	009a      	lsls	r2, r3, #2
1a001744:	4b2a      	ldr	r3, [pc, #168]	; (1a0017f0 <xTaskIncrementTick+0x108>)
1a001746:	589b      	ldr	r3, [r3, r2]
1a001748:	2b01      	cmp	r3, #1
1a00174a:	d93c      	bls.n	1a0017c6 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a00174c:	2401      	movs	r4, #1
1a00174e:	e03a      	b.n	1a0017c6 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a001750:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a001752:	4b22      	ldr	r3, [pc, #136]	; (1a0017dc <xTaskIncrementTick+0xf4>)
1a001754:	681b      	ldr	r3, [r3, #0]
1a001756:	681b      	ldr	r3, [r3, #0]
1a001758:	b343      	cbz	r3, 1a0017ac <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a00175a:	4b20      	ldr	r3, [pc, #128]	; (1a0017dc <xTaskIncrementTick+0xf4>)
1a00175c:	681b      	ldr	r3, [r3, #0]
1a00175e:	68db      	ldr	r3, [r3, #12]
1a001760:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a001762:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001764:	429d      	cmp	r5, r3
1a001766:	d326      	bcc.n	1a0017b6 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001768:	1d37      	adds	r7, r6, #4
1a00176a:	4638      	mov	r0, r7
1a00176c:	f7ff fd0d 	bl	1a00118a <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a001770:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a001772:	b11b      	cbz	r3, 1a00177c <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001774:	f106 0018 	add.w	r0, r6, #24
1a001778:	f7ff fd07 	bl	1a00118a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00177c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00177e:	2201      	movs	r2, #1
1a001780:	409a      	lsls	r2, r3
1a001782:	491c      	ldr	r1, [pc, #112]	; (1a0017f4 <xTaskIncrementTick+0x10c>)
1a001784:	6808      	ldr	r0, [r1, #0]
1a001786:	4302      	orrs	r2, r0
1a001788:	600a      	str	r2, [r1, #0]
1a00178a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00178e:	009a      	lsls	r2, r3, #2
1a001790:	4639      	mov	r1, r7
1a001792:	4817      	ldr	r0, [pc, #92]	; (1a0017f0 <xTaskIncrementTick+0x108>)
1a001794:	4410      	add	r0, r2
1a001796:	f7ff fcd2 	bl	1a00113e <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00179a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a00179c:	4b13      	ldr	r3, [pc, #76]	; (1a0017ec <xTaskIncrementTick+0x104>)
1a00179e:	681b      	ldr	r3, [r3, #0]
1a0017a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0017a2:	429a      	cmp	r2, r3
1a0017a4:	d2d4      	bcs.n	1a001750 <xTaskIncrementTick+0x68>
1a0017a6:	e7d4      	b.n	1a001752 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a0017a8:	2400      	movs	r4, #0
1a0017aa:	e7d2      	b.n	1a001752 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0017ac:	4b0e      	ldr	r3, [pc, #56]	; (1a0017e8 <xTaskIncrementTick+0x100>)
1a0017ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0017b2:	601a      	str	r2, [r3, #0]
					break;
1a0017b4:	e7c0      	b.n	1a001738 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a0017b6:	4a0c      	ldr	r2, [pc, #48]	; (1a0017e8 <xTaskIncrementTick+0x100>)
1a0017b8:	6013      	str	r3, [r2, #0]
						break;
1a0017ba:	e7bd      	b.n	1a001738 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a0017bc:	4a0e      	ldr	r2, [pc, #56]	; (1a0017f8 <xTaskIncrementTick+0x110>)
1a0017be:	6813      	ldr	r3, [r2, #0]
1a0017c0:	3301      	adds	r3, #1
1a0017c2:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a0017c4:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a0017c6:	4b0d      	ldr	r3, [pc, #52]	; (1a0017fc <xTaskIncrementTick+0x114>)
1a0017c8:	681b      	ldr	r3, [r3, #0]
1a0017ca:	b103      	cbz	r3, 1a0017ce <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a0017cc:	2401      	movs	r4, #1
}
1a0017ce:	4620      	mov	r0, r4
1a0017d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0017d2:	bf00      	nop
1a0017d4:	1000292c 	.word	0x1000292c
1a0017d8:	100029a8 	.word	0x100029a8
1a0017dc:	1000288c 	.word	0x1000288c
1a0017e0:	10002890 	.word	0x10002890
1a0017e4:	10002964 	.word	0x10002964
1a0017e8:	10002960 	.word	0x10002960
1a0017ec:	10002888 	.word	0x10002888
1a0017f0:	10002894 	.word	0x10002894
1a0017f4:	10002934 	.word	0x10002934
1a0017f8:	10002928 	.word	0x10002928
1a0017fc:	100029ac 	.word	0x100029ac

1a001800 <xTaskResumeAll>:
{
1a001800:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a001802:	4b33      	ldr	r3, [pc, #204]	; (1a0018d0 <xTaskResumeAll+0xd0>)
1a001804:	681b      	ldr	r3, [r3, #0]
1a001806:	b943      	cbnz	r3, 1a00181a <xTaskResumeAll+0x1a>
1a001808:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00180c:	f383 8811 	msr	BASEPRI, r3
1a001810:	f3bf 8f6f 	isb	sy
1a001814:	f3bf 8f4f 	dsb	sy
1a001818:	e7fe      	b.n	1a001818 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a00181a:	f000 fd73 	bl	1a002304 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a00181e:	4b2c      	ldr	r3, [pc, #176]	; (1a0018d0 <xTaskResumeAll+0xd0>)
1a001820:	681a      	ldr	r2, [r3, #0]
1a001822:	3a01      	subs	r2, #1
1a001824:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001826:	681b      	ldr	r3, [r3, #0]
1a001828:	2b00      	cmp	r3, #0
1a00182a:	d14d      	bne.n	1a0018c8 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a00182c:	4b29      	ldr	r3, [pc, #164]	; (1a0018d4 <xTaskResumeAll+0xd4>)
1a00182e:	681b      	ldr	r3, [r3, #0]
1a001830:	b923      	cbnz	r3, 1a00183c <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a001832:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001834:	f000 fd88 	bl	1a002348 <vPortExitCritical>
}
1a001838:	4620      	mov	r0, r4
1a00183a:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
1a00183c:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a00183e:	4b26      	ldr	r3, [pc, #152]	; (1a0018d8 <xTaskResumeAll+0xd8>)
1a001840:	681b      	ldr	r3, [r3, #0]
1a001842:	b31b      	cbz	r3, 1a00188c <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a001844:	4b24      	ldr	r3, [pc, #144]	; (1a0018d8 <xTaskResumeAll+0xd8>)
1a001846:	68db      	ldr	r3, [r3, #12]
1a001848:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00184a:	f104 0018 	add.w	r0, r4, #24
1a00184e:	f7ff fc9c 	bl	1a00118a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001852:	1d25      	adds	r5, r4, #4
1a001854:	4628      	mov	r0, r5
1a001856:	f7ff fc98 	bl	1a00118a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a00185a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a00185c:	2201      	movs	r2, #1
1a00185e:	409a      	lsls	r2, r3
1a001860:	491e      	ldr	r1, [pc, #120]	; (1a0018dc <xTaskResumeAll+0xdc>)
1a001862:	6808      	ldr	r0, [r1, #0]
1a001864:	4302      	orrs	r2, r0
1a001866:	600a      	str	r2, [r1, #0]
1a001868:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00186c:	009a      	lsls	r2, r3, #2
1a00186e:	4629      	mov	r1, r5
1a001870:	481b      	ldr	r0, [pc, #108]	; (1a0018e0 <xTaskResumeAll+0xe0>)
1a001872:	4410      	add	r0, r2
1a001874:	f7ff fc63 	bl	1a00113e <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001878:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00187a:	4b1a      	ldr	r3, [pc, #104]	; (1a0018e4 <xTaskResumeAll+0xe4>)
1a00187c:	681b      	ldr	r3, [r3, #0]
1a00187e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001880:	429a      	cmp	r2, r3
1a001882:	d3dc      	bcc.n	1a00183e <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a001884:	4b18      	ldr	r3, [pc, #96]	; (1a0018e8 <xTaskResumeAll+0xe8>)
1a001886:	2201      	movs	r2, #1
1a001888:	601a      	str	r2, [r3, #0]
1a00188a:	e7d8      	b.n	1a00183e <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a00188c:	b10c      	cbz	r4, 1a001892 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a00188e:	f7ff fcdb 	bl	1a001248 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001892:	4b16      	ldr	r3, [pc, #88]	; (1a0018ec <xTaskResumeAll+0xec>)
1a001894:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a001896:	b154      	cbz	r4, 1a0018ae <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
1a001898:	f7ff ff26 	bl	1a0016e8 <xTaskIncrementTick>
1a00189c:	b110      	cbz	r0, 1a0018a4 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
1a00189e:	4b12      	ldr	r3, [pc, #72]	; (1a0018e8 <xTaskResumeAll+0xe8>)
1a0018a0:	2201      	movs	r2, #1
1a0018a2:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0018a4:	3c01      	subs	r4, #1
1a0018a6:	d1f7      	bne.n	1a001898 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
1a0018a8:	4b10      	ldr	r3, [pc, #64]	; (1a0018ec <xTaskResumeAll+0xec>)
1a0018aa:	2200      	movs	r2, #0
1a0018ac:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
1a0018ae:	4b0e      	ldr	r3, [pc, #56]	; (1a0018e8 <xTaskResumeAll+0xe8>)
1a0018b0:	681b      	ldr	r3, [r3, #0]
1a0018b2:	b15b      	cbz	r3, 1a0018cc <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
1a0018b4:	4b0e      	ldr	r3, [pc, #56]	; (1a0018f0 <xTaskResumeAll+0xf0>)
1a0018b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0018ba:	601a      	str	r2, [r3, #0]
1a0018bc:	f3bf 8f4f 	dsb	sy
1a0018c0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a0018c4:	2401      	movs	r4, #1
1a0018c6:	e7b5      	b.n	1a001834 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
1a0018c8:	2400      	movs	r4, #0
1a0018ca:	e7b3      	b.n	1a001834 <xTaskResumeAll+0x34>
1a0018cc:	2400      	movs	r4, #0
1a0018ce:	e7b1      	b.n	1a001834 <xTaskResumeAll+0x34>
1a0018d0:	1000292c 	.word	0x1000292c
1a0018d4:	10002920 	.word	0x10002920
1a0018d8:	10002968 	.word	0x10002968
1a0018dc:	10002934 	.word	0x10002934
1a0018e0:	10002894 	.word	0x10002894
1a0018e4:	10002888 	.word	0x10002888
1a0018e8:	100029ac 	.word	0x100029ac
1a0018ec:	10002928 	.word	0x10002928
1a0018f0:	e000ed04 	.word	0xe000ed04

1a0018f4 <vTaskDelay>:
	{
1a0018f4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a0018f6:	b1a8      	cbz	r0, 1a001924 <vTaskDelay+0x30>
1a0018f8:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a0018fa:	4b0f      	ldr	r3, [pc, #60]	; (1a001938 <vTaskDelay+0x44>)
1a0018fc:	681b      	ldr	r3, [r3, #0]
1a0018fe:	b143      	cbz	r3, 1a001912 <vTaskDelay+0x1e>
1a001900:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001904:	f383 8811 	msr	BASEPRI, r3
1a001908:	f3bf 8f6f 	isb	sy
1a00190c:	f3bf 8f4f 	dsb	sy
1a001910:	e7fe      	b.n	1a001910 <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a001912:	f7ff fedb 	bl	1a0016cc <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a001916:	2100      	movs	r1, #0
1a001918:	4620      	mov	r0, r4
1a00191a:	f7ff fdd5 	bl	1a0014c8 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a00191e:	f7ff ff6f 	bl	1a001800 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a001922:	b938      	cbnz	r0, 1a001934 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a001924:	4b05      	ldr	r3, [pc, #20]	; (1a00193c <vTaskDelay+0x48>)
1a001926:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00192a:	601a      	str	r2, [r3, #0]
1a00192c:	f3bf 8f4f 	dsb	sy
1a001930:	f3bf 8f6f 	isb	sy
	}
1a001934:	bd10      	pop	{r4, pc}
1a001936:	bf00      	nop
1a001938:	1000292c 	.word	0x1000292c
1a00193c:	e000ed04 	.word	0xe000ed04

1a001940 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a001940:	4b2c      	ldr	r3, [pc, #176]	; (1a0019f4 <vTaskSwitchContext+0xb4>)
1a001942:	681b      	ldr	r3, [r3, #0]
1a001944:	b11b      	cbz	r3, 1a00194e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a001946:	4b2c      	ldr	r3, [pc, #176]	; (1a0019f8 <vTaskSwitchContext+0xb8>)
1a001948:	2201      	movs	r2, #1
1a00194a:	601a      	str	r2, [r3, #0]
1a00194c:	4770      	bx	lr
{
1a00194e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a001950:	4b29      	ldr	r3, [pc, #164]	; (1a0019f8 <vTaskSwitchContext+0xb8>)
1a001952:	2200      	movs	r2, #0
1a001954:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a001956:	4b29      	ldr	r3, [pc, #164]	; (1a0019fc <vTaskSwitchContext+0xbc>)
1a001958:	681b      	ldr	r3, [r3, #0]
1a00195a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a00195c:	681a      	ldr	r2, [r3, #0]
1a00195e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a001962:	d103      	bne.n	1a00196c <vTaskSwitchContext+0x2c>
1a001964:	685a      	ldr	r2, [r3, #4]
1a001966:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00196a:	d01b      	beq.n	1a0019a4 <vTaskSwitchContext+0x64>
1a00196c:	4b23      	ldr	r3, [pc, #140]	; (1a0019fc <vTaskSwitchContext+0xbc>)
1a00196e:	6818      	ldr	r0, [r3, #0]
1a001970:	6819      	ldr	r1, [r3, #0]
1a001972:	3134      	adds	r1, #52	; 0x34
1a001974:	f7ff fc5a 	bl	1a00122c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a001978:	4b21      	ldr	r3, [pc, #132]	; (1a001a00 <vTaskSwitchContext+0xc0>)
1a00197a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a00197c:	fab3 f383 	clz	r3, r3
1a001980:	b2db      	uxtb	r3, r3
1a001982:	f1c3 031f 	rsb	r3, r3, #31
1a001986:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a00198a:	008a      	lsls	r2, r1, #2
1a00198c:	491d      	ldr	r1, [pc, #116]	; (1a001a04 <vTaskSwitchContext+0xc4>)
1a00198e:	588a      	ldr	r2, [r1, r2]
1a001990:	b98a      	cbnz	r2, 1a0019b6 <vTaskSwitchContext+0x76>
	__asm volatile
1a001992:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001996:	f383 8811 	msr	BASEPRI, r3
1a00199a:	f3bf 8f6f 	isb	sy
1a00199e:	f3bf 8f4f 	dsb	sy
1a0019a2:	e7fe      	b.n	1a0019a2 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a0019a4:	689a      	ldr	r2, [r3, #8]
1a0019a6:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0019aa:	d1df      	bne.n	1a00196c <vTaskSwitchContext+0x2c>
1a0019ac:	68db      	ldr	r3, [r3, #12]
1a0019ae:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a0019b2:	d1db      	bne.n	1a00196c <vTaskSwitchContext+0x2c>
1a0019b4:	e7e0      	b.n	1a001978 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0019b6:	4813      	ldr	r0, [pc, #76]	; (1a001a04 <vTaskSwitchContext+0xc4>)
1a0019b8:	009a      	lsls	r2, r3, #2
1a0019ba:	18d4      	adds	r4, r2, r3
1a0019bc:	00a1      	lsls	r1, r4, #2
1a0019be:	4401      	add	r1, r0
1a0019c0:	684c      	ldr	r4, [r1, #4]
1a0019c2:	6864      	ldr	r4, [r4, #4]
1a0019c4:	604c      	str	r4, [r1, #4]
1a0019c6:	441a      	add	r2, r3
1a0019c8:	0091      	lsls	r1, r2, #2
1a0019ca:	3108      	adds	r1, #8
1a0019cc:	4408      	add	r0, r1
1a0019ce:	4284      	cmp	r4, r0
1a0019d0:	d009      	beq.n	1a0019e6 <vTaskSwitchContext+0xa6>
1a0019d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0019d6:	009a      	lsls	r2, r3, #2
1a0019d8:	4b0a      	ldr	r3, [pc, #40]	; (1a001a04 <vTaskSwitchContext+0xc4>)
1a0019da:	4413      	add	r3, r2
1a0019dc:	685b      	ldr	r3, [r3, #4]
1a0019de:	68da      	ldr	r2, [r3, #12]
1a0019e0:	4b06      	ldr	r3, [pc, #24]	; (1a0019fc <vTaskSwitchContext+0xbc>)
1a0019e2:	601a      	str	r2, [r3, #0]
}
1a0019e4:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0019e6:	6861      	ldr	r1, [r4, #4]
1a0019e8:	4806      	ldr	r0, [pc, #24]	; (1a001a04 <vTaskSwitchContext+0xc4>)
1a0019ea:	2214      	movs	r2, #20
1a0019ec:	fb02 0203 	mla	r2, r2, r3, r0
1a0019f0:	6051      	str	r1, [r2, #4]
1a0019f2:	e7ee      	b.n	1a0019d2 <vTaskSwitchContext+0x92>
1a0019f4:	1000292c 	.word	0x1000292c
1a0019f8:	100029ac 	.word	0x100029ac
1a0019fc:	10002888 	.word	0x10002888
1a001a00:	10002934 	.word	0x10002934
1a001a04:	10002894 	.word	0x10002894

1a001a08 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a001a08:	b940      	cbnz	r0, 1a001a1c <vTaskPlaceOnEventList+0x14>
1a001a0a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a0e:	f383 8811 	msr	BASEPRI, r3
1a001a12:	f3bf 8f6f 	isb	sy
1a001a16:	f3bf 8f4f 	dsb	sy
1a001a1a:	e7fe      	b.n	1a001a1a <vTaskPlaceOnEventList+0x12>
{
1a001a1c:	b510      	push	{r4, lr}
1a001a1e:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001a20:	4b04      	ldr	r3, [pc, #16]	; (1a001a34 <vTaskPlaceOnEventList+0x2c>)
1a001a22:	6819      	ldr	r1, [r3, #0]
1a001a24:	3118      	adds	r1, #24
1a001a26:	f7ff fb96 	bl	1a001156 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a001a2a:	2101      	movs	r1, #1
1a001a2c:	4620      	mov	r0, r4
1a001a2e:	f7ff fd4b 	bl	1a0014c8 <prvAddCurrentTaskToDelayedList>
}
1a001a32:	bd10      	pop	{r4, pc}
1a001a34:	10002888 	.word	0x10002888

1a001a38 <vTaskPlaceOnEventListRestricted>:
	{
1a001a38:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a001a3a:	b940      	cbnz	r0, 1a001a4e <vTaskPlaceOnEventListRestricted+0x16>
1a001a3c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a40:	f383 8811 	msr	BASEPRI, r3
1a001a44:	f3bf 8f6f 	isb	sy
1a001a48:	f3bf 8f4f 	dsb	sy
1a001a4c:	e7fe      	b.n	1a001a4c <vTaskPlaceOnEventListRestricted+0x14>
1a001a4e:	460c      	mov	r4, r1
1a001a50:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001a52:	4a06      	ldr	r2, [pc, #24]	; (1a001a6c <vTaskPlaceOnEventListRestricted+0x34>)
1a001a54:	6811      	ldr	r1, [r2, #0]
1a001a56:	3118      	adds	r1, #24
1a001a58:	f7ff fb71 	bl	1a00113e <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a001a5c:	b10d      	cbz	r5, 1a001a62 <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
1a001a5e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a001a62:	4629      	mov	r1, r5
1a001a64:	4620      	mov	r0, r4
1a001a66:	f7ff fd2f 	bl	1a0014c8 <prvAddCurrentTaskToDelayedList>
	}
1a001a6a:	bd38      	pop	{r3, r4, r5, pc}
1a001a6c:	10002888 	.word	0x10002888

1a001a70 <xTaskRemoveFromEventList>:
{
1a001a70:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a001a72:	68c3      	ldr	r3, [r0, #12]
1a001a74:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a001a76:	b944      	cbnz	r4, 1a001a8a <xTaskRemoveFromEventList+0x1a>
1a001a78:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001a7c:	f383 8811 	msr	BASEPRI, r3
1a001a80:	f3bf 8f6f 	isb	sy
1a001a84:	f3bf 8f4f 	dsb	sy
1a001a88:	e7fe      	b.n	1a001a88 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a001a8a:	f104 0518 	add.w	r5, r4, #24
1a001a8e:	4628      	mov	r0, r5
1a001a90:	f7ff fb7b 	bl	1a00118a <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001a94:	4b13      	ldr	r3, [pc, #76]	; (1a001ae4 <xTaskRemoveFromEventList+0x74>)
1a001a96:	681b      	ldr	r3, [r3, #0]
1a001a98:	b9e3      	cbnz	r3, 1a001ad4 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a001a9a:	1d25      	adds	r5, r4, #4
1a001a9c:	4628      	mov	r0, r5
1a001a9e:	f7ff fb74 	bl	1a00118a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a001aa2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001aa4:	2201      	movs	r2, #1
1a001aa6:	409a      	lsls	r2, r3
1a001aa8:	490f      	ldr	r1, [pc, #60]	; (1a001ae8 <xTaskRemoveFromEventList+0x78>)
1a001aaa:	6808      	ldr	r0, [r1, #0]
1a001aac:	4302      	orrs	r2, r0
1a001aae:	600a      	str	r2, [r1, #0]
1a001ab0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001ab4:	009a      	lsls	r2, r3, #2
1a001ab6:	4629      	mov	r1, r5
1a001ab8:	480c      	ldr	r0, [pc, #48]	; (1a001aec <xTaskRemoveFromEventList+0x7c>)
1a001aba:	4410      	add	r0, r2
1a001abc:	f7ff fb3f 	bl	1a00113e <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001ac0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001ac2:	4b0b      	ldr	r3, [pc, #44]	; (1a001af0 <xTaskRemoveFromEventList+0x80>)
1a001ac4:	681b      	ldr	r3, [r3, #0]
1a001ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001ac8:	429a      	cmp	r2, r3
1a001aca:	d908      	bls.n	1a001ade <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a001acc:	2001      	movs	r0, #1
1a001ace:	4b09      	ldr	r3, [pc, #36]	; (1a001af4 <xTaskRemoveFromEventList+0x84>)
1a001ad0:	6018      	str	r0, [r3, #0]
}
1a001ad2:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001ad4:	4629      	mov	r1, r5
1a001ad6:	4808      	ldr	r0, [pc, #32]	; (1a001af8 <xTaskRemoveFromEventList+0x88>)
1a001ad8:	f7ff fb31 	bl	1a00113e <vListInsertEnd>
1a001adc:	e7f0      	b.n	1a001ac0 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
1a001ade:	2000      	movs	r0, #0
	return xReturn;
1a001ae0:	e7f7      	b.n	1a001ad2 <xTaskRemoveFromEventList+0x62>
1a001ae2:	bf00      	nop
1a001ae4:	1000292c 	.word	0x1000292c
1a001ae8:	10002934 	.word	0x10002934
1a001aec:	10002894 	.word	0x10002894
1a001af0:	10002888 	.word	0x10002888
1a001af4:	100029ac 	.word	0x100029ac
1a001af8:	10002968 	.word	0x10002968

1a001afc <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001afc:	4b03      	ldr	r3, [pc, #12]	; (1a001b0c <vTaskInternalSetTimeOutState+0x10>)
1a001afe:	681b      	ldr	r3, [r3, #0]
1a001b00:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001b02:	4b03      	ldr	r3, [pc, #12]	; (1a001b10 <vTaskInternalSetTimeOutState+0x14>)
1a001b04:	681b      	ldr	r3, [r3, #0]
1a001b06:	6043      	str	r3, [r0, #4]
}
1a001b08:	4770      	bx	lr
1a001b0a:	bf00      	nop
1a001b0c:	10002964 	.word	0x10002964
1a001b10:	100029a8 	.word	0x100029a8

1a001b14 <xTaskCheckForTimeOut>:
{
1a001b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a001b16:	b150      	cbz	r0, 1a001b2e <xTaskCheckForTimeOut+0x1a>
1a001b18:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001b1a:	b989      	cbnz	r1, 1a001b40 <xTaskCheckForTimeOut+0x2c>
1a001b1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b20:	f383 8811 	msr	BASEPRI, r3
1a001b24:	f3bf 8f6f 	isb	sy
1a001b28:	f3bf 8f4f 	dsb	sy
1a001b2c:	e7fe      	b.n	1a001b2c <xTaskCheckForTimeOut+0x18>
1a001b2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b32:	f383 8811 	msr	BASEPRI, r3
1a001b36:	f3bf 8f6f 	isb	sy
1a001b3a:	f3bf 8f4f 	dsb	sy
1a001b3e:	e7fe      	b.n	1a001b3e <xTaskCheckForTimeOut+0x2a>
1a001b40:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a001b42:	f000 fbdf 	bl	1a002304 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001b46:	4b11      	ldr	r3, [pc, #68]	; (1a001b8c <xTaskCheckForTimeOut+0x78>)
1a001b48:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a001b4a:	6868      	ldr	r0, [r5, #4]
1a001b4c:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
1a001b4e:	6823      	ldr	r3, [r4, #0]
1a001b50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001b54:	d016      	beq.n	1a001b84 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001b56:	682f      	ldr	r7, [r5, #0]
1a001b58:	4e0d      	ldr	r6, [pc, #52]	; (1a001b90 <xTaskCheckForTimeOut+0x7c>)
1a001b5a:	6836      	ldr	r6, [r6, #0]
1a001b5c:	42b7      	cmp	r7, r6
1a001b5e:	d001      	beq.n	1a001b64 <xTaskCheckForTimeOut+0x50>
1a001b60:	4288      	cmp	r0, r1
1a001b62:	d911      	bls.n	1a001b88 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a001b64:	4293      	cmp	r3, r2
1a001b66:	d803      	bhi.n	1a001b70 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a001b68:	2300      	movs	r3, #0
1a001b6a:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a001b6c:	2401      	movs	r4, #1
1a001b6e:	e005      	b.n	1a001b7c <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
1a001b70:	1a9b      	subs	r3, r3, r2
1a001b72:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a001b74:	4628      	mov	r0, r5
1a001b76:	f7ff ffc1 	bl	1a001afc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a001b7a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001b7c:	f000 fbe4 	bl	1a002348 <vPortExitCritical>
}
1a001b80:	4620      	mov	r0, r4
1a001b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
1a001b84:	2400      	movs	r4, #0
1a001b86:	e7f9      	b.n	1a001b7c <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
1a001b88:	2401      	movs	r4, #1
1a001b8a:	e7f7      	b.n	1a001b7c <xTaskCheckForTimeOut+0x68>
1a001b8c:	100029a8 	.word	0x100029a8
1a001b90:	10002964 	.word	0x10002964

1a001b94 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a001b94:	4b01      	ldr	r3, [pc, #4]	; (1a001b9c <vTaskMissedYield+0x8>)
1a001b96:	2201      	movs	r2, #1
1a001b98:	601a      	str	r2, [r3, #0]
}
1a001b9a:	4770      	bx	lr
1a001b9c:	100029ac 	.word	0x100029ac

1a001ba0 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001ba0:	4b05      	ldr	r3, [pc, #20]	; (1a001bb8 <xTaskGetSchedulerState+0x18>)
1a001ba2:	681b      	ldr	r3, [r3, #0]
1a001ba4:	b133      	cbz	r3, 1a001bb4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001ba6:	4b05      	ldr	r3, [pc, #20]	; (1a001bbc <xTaskGetSchedulerState+0x1c>)
1a001ba8:	681b      	ldr	r3, [r3, #0]
1a001baa:	b10b      	cbz	r3, 1a001bb0 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001bac:	2000      	movs	r0, #0
	}
1a001bae:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001bb0:	2002      	movs	r0, #2
1a001bb2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a001bb4:	2001      	movs	r0, #1
1a001bb6:	4770      	bx	lr
1a001bb8:	1000297c 	.word	0x1000297c
1a001bbc:	1000292c 	.word	0x1000292c

1a001bc0 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
1a001bc0:	2800      	cmp	r0, #0
1a001bc2:	d050      	beq.n	1a001c66 <xTaskPriorityInherit+0xa6>
	{
1a001bc4:	b538      	push	{r3, r4, r5, lr}
1a001bc6:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
1a001bc8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
1a001bca:	4928      	ldr	r1, [pc, #160]	; (1a001c6c <xTaskPriorityInherit+0xac>)
1a001bcc:	6809      	ldr	r1, [r1, #0]
1a001bce:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001bd0:	428a      	cmp	r2, r1
1a001bd2:	d23e      	bcs.n	1a001c52 <xTaskPriorityInherit+0x92>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001bd4:	6981      	ldr	r1, [r0, #24]
1a001bd6:	2900      	cmp	r1, #0
1a001bd8:	db05      	blt.n	1a001be6 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001bda:	4924      	ldr	r1, [pc, #144]	; (1a001c6c <xTaskPriorityInherit+0xac>)
1a001bdc:	6809      	ldr	r1, [r1, #0]
1a001bde:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
1a001be0:	f1c1 0107 	rsb	r1, r1, #7
1a001be4:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
1a001be6:	6960      	ldr	r0, [r4, #20]
1a001be8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a001bec:	0091      	lsls	r1, r2, #2
1a001bee:	4a20      	ldr	r2, [pc, #128]	; (1a001c70 <xTaskPriorityInherit+0xb0>)
1a001bf0:	440a      	add	r2, r1
1a001bf2:	4290      	cmp	r0, r2
1a001bf4:	d005      	beq.n	1a001c02 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001bf6:	4a1d      	ldr	r2, [pc, #116]	; (1a001c6c <xTaskPriorityInherit+0xac>)
1a001bf8:	6812      	ldr	r2, [r2, #0]
1a001bfa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a001bfc:	62e2      	str	r2, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
1a001bfe:	2001      	movs	r0, #1
	}
1a001c00:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001c02:	1d25      	adds	r5, r4, #4
1a001c04:	4628      	mov	r0, r5
1a001c06:	f7ff fac0 	bl	1a00118a <uxListRemove>
1a001c0a:	b968      	cbnz	r0, 1a001c28 <xTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
1a001c0c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001c0e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a001c12:	008a      	lsls	r2, r1, #2
1a001c14:	4916      	ldr	r1, [pc, #88]	; (1a001c70 <xTaskPriorityInherit+0xb0>)
1a001c16:	588a      	ldr	r2, [r1, r2]
1a001c18:	b932      	cbnz	r2, 1a001c28 <xTaskPriorityInherit+0x68>
1a001c1a:	2201      	movs	r2, #1
1a001c1c:	409a      	lsls	r2, r3
1a001c1e:	4915      	ldr	r1, [pc, #84]	; (1a001c74 <xTaskPriorityInherit+0xb4>)
1a001c20:	680b      	ldr	r3, [r1, #0]
1a001c22:	ea23 0302 	bic.w	r3, r3, r2
1a001c26:	600b      	str	r3, [r1, #0]
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
1a001c28:	4b10      	ldr	r3, [pc, #64]	; (1a001c6c <xTaskPriorityInherit+0xac>)
1a001c2a:	681b      	ldr	r3, [r3, #0]
1a001c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001c2e:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
1a001c30:	2401      	movs	r4, #1
1a001c32:	fa04 f203 	lsl.w	r2, r4, r3
1a001c36:	490f      	ldr	r1, [pc, #60]	; (1a001c74 <xTaskPriorityInherit+0xb4>)
1a001c38:	6808      	ldr	r0, [r1, #0]
1a001c3a:	4302      	orrs	r2, r0
1a001c3c:	600a      	str	r2, [r1, #0]
1a001c3e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a001c42:	009a      	lsls	r2, r3, #2
1a001c44:	4629      	mov	r1, r5
1a001c46:	480a      	ldr	r0, [pc, #40]	; (1a001c70 <xTaskPriorityInherit+0xb0>)
1a001c48:	4410      	add	r0, r2
1a001c4a:	f7ff fa78 	bl	1a00113e <vListInsertEnd>
				xReturn = pdTRUE;
1a001c4e:	4620      	mov	r0, r4
1a001c50:	e7d6      	b.n	1a001c00 <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
1a001c52:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a001c54:	4b05      	ldr	r3, [pc, #20]	; (1a001c6c <xTaskPriorityInherit+0xac>)
1a001c56:	681b      	ldr	r3, [r3, #0]
1a001c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001c5a:	429a      	cmp	r2, r3
1a001c5c:	d201      	bcs.n	1a001c62 <xTaskPriorityInherit+0xa2>
					xReturn = pdTRUE;
1a001c5e:	2001      	movs	r0, #1
		return xReturn;
1a001c60:	e7ce      	b.n	1a001c00 <xTaskPriorityInherit+0x40>
	BaseType_t xReturn = pdFALSE;
1a001c62:	2000      	movs	r0, #0
1a001c64:	e7cc      	b.n	1a001c00 <xTaskPriorityInherit+0x40>
1a001c66:	2000      	movs	r0, #0
	}
1a001c68:	4770      	bx	lr
1a001c6a:	bf00      	nop
1a001c6c:	10002888 	.word	0x10002888
1a001c70:	10002894 	.word	0x10002894
1a001c74:	10002934 	.word	0x10002934

1a001c78 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001c78:	2800      	cmp	r0, #0
1a001c7a:	d049      	beq.n	1a001d10 <xTaskPriorityDisinherit+0x98>
	{
1a001c7c:	b538      	push	{r3, r4, r5, lr}
1a001c7e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001c80:	4a26      	ldr	r2, [pc, #152]	; (1a001d1c <xTaskPriorityDisinherit+0xa4>)
1a001c82:	6812      	ldr	r2, [r2, #0]
1a001c84:	4282      	cmp	r2, r0
1a001c86:	d008      	beq.n	1a001c9a <xTaskPriorityDisinherit+0x22>
1a001c88:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c8c:	f383 8811 	msr	BASEPRI, r3
1a001c90:	f3bf 8f6f 	isb	sy
1a001c94:	f3bf 8f4f 	dsb	sy
1a001c98:	e7fe      	b.n	1a001c98 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a001c9a:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a001c9c:	b942      	cbnz	r2, 1a001cb0 <xTaskPriorityDisinherit+0x38>
1a001c9e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ca2:	f383 8811 	msr	BASEPRI, r3
1a001ca6:	f3bf 8f6f 	isb	sy
1a001caa:	f3bf 8f4f 	dsb	sy
1a001cae:	e7fe      	b.n	1a001cae <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001cb0:	3a01      	subs	r2, #1
1a001cb2:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001cb4:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a001cb6:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a001cb8:	4288      	cmp	r0, r1
1a001cba:	d02b      	beq.n	1a001d14 <xTaskPriorityDisinherit+0x9c>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a001cbc:	bb62      	cbnz	r2, 1a001d18 <xTaskPriorityDisinherit+0xa0>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001cbe:	1d25      	adds	r5, r4, #4
1a001cc0:	4628      	mov	r0, r5
1a001cc2:	f7ff fa62 	bl	1a00118a <uxListRemove>
1a001cc6:	b970      	cbnz	r0, 1a001ce6 <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001cc8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001cca:	2314      	movs	r3, #20
1a001ccc:	fb03 f302 	mul.w	r3, r3, r2
1a001cd0:	4913      	ldr	r1, [pc, #76]	; (1a001d20 <xTaskPriorityDisinherit+0xa8>)
1a001cd2:	58cb      	ldr	r3, [r1, r3]
1a001cd4:	b93b      	cbnz	r3, 1a001ce6 <xTaskPriorityDisinherit+0x6e>
1a001cd6:	2301      	movs	r3, #1
1a001cd8:	fa03 f202 	lsl.w	r2, r3, r2
1a001cdc:	4911      	ldr	r1, [pc, #68]	; (1a001d24 <xTaskPriorityDisinherit+0xac>)
1a001cde:	680b      	ldr	r3, [r1, #0]
1a001ce0:	ea23 0302 	bic.w	r3, r3, r2
1a001ce4:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a001ce6:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a001ce8:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001cea:	f1c3 0207 	rsb	r2, r3, #7
1a001cee:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a001cf0:	2401      	movs	r4, #1
1a001cf2:	fa04 f203 	lsl.w	r2, r4, r3
1a001cf6:	490b      	ldr	r1, [pc, #44]	; (1a001d24 <xTaskPriorityDisinherit+0xac>)
1a001cf8:	6808      	ldr	r0, [r1, #0]
1a001cfa:	4302      	orrs	r2, r0
1a001cfc:	600a      	str	r2, [r1, #0]
1a001cfe:	4629      	mov	r1, r5
1a001d00:	4a07      	ldr	r2, [pc, #28]	; (1a001d20 <xTaskPriorityDisinherit+0xa8>)
1a001d02:	2014      	movs	r0, #20
1a001d04:	fb00 2003 	mla	r0, r0, r3, r2
1a001d08:	f7ff fa19 	bl	1a00113e <vListInsertEnd>
					xReturn = pdTRUE;
1a001d0c:	4620      	mov	r0, r4
	}
1a001d0e:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a001d10:	2000      	movs	r0, #0
	}
1a001d12:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a001d14:	2000      	movs	r0, #0
1a001d16:	e7fa      	b.n	1a001d0e <xTaskPriorityDisinherit+0x96>
1a001d18:	2000      	movs	r0, #0
		return xReturn;
1a001d1a:	e7f8      	b.n	1a001d0e <xTaskPriorityDisinherit+0x96>
1a001d1c:	10002888 	.word	0x10002888
1a001d20:	10002894 	.word	0x10002894
1a001d24:	10002934 	.word	0x10002934

1a001d28 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
1a001d28:	2800      	cmp	r0, #0
1a001d2a:	d055      	beq.n	1a001dd8 <vTaskPriorityDisinheritAfterTimeout+0xb0>
	{
1a001d2c:	b538      	push	{r3, r4, r5, lr}
1a001d2e:	4603      	mov	r3, r0
			configASSERT( pxTCB->uxMutexesHeld );
1a001d30:	6d40      	ldr	r0, [r0, #84]	; 0x54
1a001d32:	b940      	cbnz	r0, 1a001d46 <vTaskPriorityDisinheritAfterTimeout+0x1e>
1a001d34:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d38:	f383 8811 	msr	BASEPRI, r3
1a001d3c:	f3bf 8f6f 	isb	sy
1a001d40:	f3bf 8f4f 	dsb	sy
1a001d44:	e7fe      	b.n	1a001d44 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
1a001d46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
1a001d48:	428a      	cmp	r2, r1
1a001d4a:	d200      	bcs.n	1a001d4e <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
1a001d4c:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
1a001d4e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
1a001d50:	4291      	cmp	r1, r2
1a001d52:	d001      	beq.n	1a001d58 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
1a001d54:	2801      	cmp	r0, #1
1a001d56:	d000      	beq.n	1a001d5a <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
1a001d58:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
1a001d5a:	4820      	ldr	r0, [pc, #128]	; (1a001ddc <vTaskPriorityDisinheritAfterTimeout+0xb4>)
1a001d5c:	6800      	ldr	r0, [r0, #0]
1a001d5e:	4298      	cmp	r0, r3
1a001d60:	d108      	bne.n	1a001d74 <vTaskPriorityDisinheritAfterTimeout+0x4c>
1a001d62:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001d66:	f383 8811 	msr	BASEPRI, r3
1a001d6a:	f3bf 8f6f 	isb	sy
1a001d6e:	f3bf 8f4f 	dsb	sy
1a001d72:	e7fe      	b.n	1a001d72 <vTaskPriorityDisinheritAfterTimeout+0x4a>
					pxTCB->uxPriority = uxPriorityToUse;
1a001d74:	62da      	str	r2, [r3, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001d76:	6998      	ldr	r0, [r3, #24]
1a001d78:	2800      	cmp	r0, #0
1a001d7a:	db02      	blt.n	1a001d82 <vTaskPriorityDisinheritAfterTimeout+0x5a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001d7c:	f1c2 0207 	rsb	r2, r2, #7
1a001d80:	619a      	str	r2, [r3, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a001d82:	695a      	ldr	r2, [r3, #20]
1a001d84:	4816      	ldr	r0, [pc, #88]	; (1a001de0 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001d86:	2414      	movs	r4, #20
1a001d88:	fb04 0101 	mla	r1, r4, r1, r0
1a001d8c:	428a      	cmp	r2, r1
1a001d8e:	d1e3      	bne.n	1a001d58 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a001d90:	461c      	mov	r4, r3
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001d92:	1d1d      	adds	r5, r3, #4
1a001d94:	4628      	mov	r0, r5
1a001d96:	f7ff f9f8 	bl	1a00118a <uxListRemove>
1a001d9a:	b970      	cbnz	r0, 1a001dba <vTaskPriorityDisinheritAfterTimeout+0x92>
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a001d9c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001d9e:	2314      	movs	r3, #20
1a001da0:	fb03 f302 	mul.w	r3, r3, r2
1a001da4:	490e      	ldr	r1, [pc, #56]	; (1a001de0 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001da6:	58cb      	ldr	r3, [r1, r3]
1a001da8:	b93b      	cbnz	r3, 1a001dba <vTaskPriorityDisinheritAfterTimeout+0x92>
1a001daa:	2301      	movs	r3, #1
1a001dac:	fa03 f202 	lsl.w	r2, r3, r2
1a001db0:	490c      	ldr	r1, [pc, #48]	; (1a001de4 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a001db2:	680b      	ldr	r3, [r1, #0]
1a001db4:	ea23 0302 	bic.w	r3, r3, r2
1a001db8:	600b      	str	r3, [r1, #0]
						prvAddTaskToReadyList( pxTCB );
1a001dba:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001dbc:	2301      	movs	r3, #1
1a001dbe:	4093      	lsls	r3, r2
1a001dc0:	4908      	ldr	r1, [pc, #32]	; (1a001de4 <vTaskPriorityDisinheritAfterTimeout+0xbc>)
1a001dc2:	6808      	ldr	r0, [r1, #0]
1a001dc4:	4303      	orrs	r3, r0
1a001dc6:	600b      	str	r3, [r1, #0]
1a001dc8:	4629      	mov	r1, r5
1a001dca:	4b05      	ldr	r3, [pc, #20]	; (1a001de0 <vTaskPriorityDisinheritAfterTimeout+0xb8>)
1a001dcc:	2014      	movs	r0, #20
1a001dce:	fb00 3002 	mla	r0, r0, r2, r3
1a001dd2:	f7ff f9b4 	bl	1a00113e <vListInsertEnd>
	}
1a001dd6:	e7bf      	b.n	1a001d58 <vTaskPriorityDisinheritAfterTimeout+0x30>
1a001dd8:	4770      	bx	lr
1a001dda:	bf00      	nop
1a001ddc:	10002888 	.word	0x10002888
1a001de0:	10002894 	.word	0x10002894
1a001de4:	10002934 	.word	0x10002934

1a001de8 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
1a001de8:	4b05      	ldr	r3, [pc, #20]	; (1a001e00 <pvTaskIncrementMutexHeldCount+0x18>)
1a001dea:	681b      	ldr	r3, [r3, #0]
1a001dec:	b123      	cbz	r3, 1a001df8 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
1a001dee:	4b04      	ldr	r3, [pc, #16]	; (1a001e00 <pvTaskIncrementMutexHeldCount+0x18>)
1a001df0:	681a      	ldr	r2, [r3, #0]
1a001df2:	6d53      	ldr	r3, [r2, #84]	; 0x54
1a001df4:	3301      	adds	r3, #1
1a001df6:	6553      	str	r3, [r2, #84]	; 0x54
		return pxCurrentTCB;
1a001df8:	4b01      	ldr	r3, [pc, #4]	; (1a001e00 <pvTaskIncrementMutexHeldCount+0x18>)
1a001dfa:	6818      	ldr	r0, [r3, #0]
	}
1a001dfc:	4770      	bx	lr
1a001dfe:	bf00      	nop
1a001e00:	10002888 	.word	0x10002888

1a001e04 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a001e04:	4b06      	ldr	r3, [pc, #24]	; (1a001e20 <prvGetNextExpireTime+0x1c>)
1a001e06:	681a      	ldr	r2, [r3, #0]
1a001e08:	6813      	ldr	r3, [r2, #0]
1a001e0a:	fab3 f383 	clz	r3, r3
1a001e0e:	095b      	lsrs	r3, r3, #5
1a001e10:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a001e12:	b913      	cbnz	r3, 1a001e1a <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001e14:	68d3      	ldr	r3, [r2, #12]
1a001e16:	6818      	ldr	r0, [r3, #0]
1a001e18:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a001e1a:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a001e1c:	4770      	bx	lr
1a001e1e:	bf00      	nop
1a001e20:	100029b0 	.word	0x100029b0

1a001e24 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a001e24:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a001e26:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001e28:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001e2a:	4291      	cmp	r1, r2
1a001e2c:	d80c      	bhi.n	1a001e48 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001e2e:	1ad2      	subs	r2, r2, r3
1a001e30:	6983      	ldr	r3, [r0, #24]
1a001e32:	429a      	cmp	r2, r3
1a001e34:	d301      	bcc.n	1a001e3a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001e36:	2001      	movs	r0, #1
1a001e38:	e010      	b.n	1a001e5c <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001e3a:	1d01      	adds	r1, r0, #4
1a001e3c:	4b09      	ldr	r3, [pc, #36]	; (1a001e64 <prvInsertTimerInActiveList+0x40>)
1a001e3e:	6818      	ldr	r0, [r3, #0]
1a001e40:	f7ff f989 	bl	1a001156 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001e44:	2000      	movs	r0, #0
1a001e46:	e009      	b.n	1a001e5c <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001e48:	429a      	cmp	r2, r3
1a001e4a:	d201      	bcs.n	1a001e50 <prvInsertTimerInActiveList+0x2c>
1a001e4c:	4299      	cmp	r1, r3
1a001e4e:	d206      	bcs.n	1a001e5e <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001e50:	1d01      	adds	r1, r0, #4
1a001e52:	4b05      	ldr	r3, [pc, #20]	; (1a001e68 <prvInsertTimerInActiveList+0x44>)
1a001e54:	6818      	ldr	r0, [r3, #0]
1a001e56:	f7ff f97e 	bl	1a001156 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001e5a:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
1a001e5c:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a001e5e:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a001e60:	e7fc      	b.n	1a001e5c <prvInsertTimerInActiveList+0x38>
1a001e62:	bf00      	nop
1a001e64:	100029b4 	.word	0x100029b4
1a001e68:	100029b0 	.word	0x100029b0

1a001e6c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001e6c:	b530      	push	{r4, r5, lr}
1a001e6e:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001e70:	f000 fa48 	bl	1a002304 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001e74:	4b11      	ldr	r3, [pc, #68]	; (1a001ebc <prvCheckForValidListAndQueue+0x50>)
1a001e76:	681b      	ldr	r3, [r3, #0]
1a001e78:	b11b      	cbz	r3, 1a001e82 <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001e7a:	f000 fa65 	bl	1a002348 <vPortExitCritical>
}
1a001e7e:	b003      	add	sp, #12
1a001e80:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a001e82:	4d0f      	ldr	r5, [pc, #60]	; (1a001ec0 <prvCheckForValidListAndQueue+0x54>)
1a001e84:	4628      	mov	r0, r5
1a001e86:	f7ff f94c 	bl	1a001122 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001e8a:	4c0e      	ldr	r4, [pc, #56]	; (1a001ec4 <prvCheckForValidListAndQueue+0x58>)
1a001e8c:	4620      	mov	r0, r4
1a001e8e:	f7ff f948 	bl	1a001122 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001e92:	4b0d      	ldr	r3, [pc, #52]	; (1a001ec8 <prvCheckForValidListAndQueue+0x5c>)
1a001e94:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001e96:	4b0d      	ldr	r3, [pc, #52]	; (1a001ecc <prvCheckForValidListAndQueue+0x60>)
1a001e98:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001e9a:	2300      	movs	r3, #0
1a001e9c:	9300      	str	r3, [sp, #0]
1a001e9e:	4b0c      	ldr	r3, [pc, #48]	; (1a001ed0 <prvCheckForValidListAndQueue+0x64>)
1a001ea0:	4a0c      	ldr	r2, [pc, #48]	; (1a001ed4 <prvCheckForValidListAndQueue+0x68>)
1a001ea2:	2110      	movs	r1, #16
1a001ea4:	200a      	movs	r0, #10
1a001ea6:	f7fe fdf2 	bl	1a000a8e <xQueueGenericCreateStatic>
1a001eaa:	4b04      	ldr	r3, [pc, #16]	; (1a001ebc <prvCheckForValidListAndQueue+0x50>)
1a001eac:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001eae:	2800      	cmp	r0, #0
1a001eb0:	d0e3      	beq.n	1a001e7a <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001eb2:	4909      	ldr	r1, [pc, #36]	; (1a001ed8 <prvCheckForValidListAndQueue+0x6c>)
1a001eb4:	f7ff f8f8 	bl	1a0010a8 <vQueueAddToRegistry>
1a001eb8:	e7df      	b.n	1a001e7a <prvCheckForValidListAndQueue+0xe>
1a001eba:	bf00      	nop
1a001ebc:	10002ad4 	.word	0x10002ad4
1a001ec0:	10002a58 	.word	0x10002a58
1a001ec4:	10002a6c 	.word	0x10002a6c
1a001ec8:	100029b0 	.word	0x100029b0
1a001ecc:	100029b4 	.word	0x100029b4
1a001ed0:	10002a84 	.word	0x10002a84
1a001ed4:	100029b8 	.word	0x100029b8
1a001ed8:	1a00491c 	.word	0x1a00491c

1a001edc <xTimerCreateTimerTask>:
{
1a001edc:	b510      	push	{r4, lr}
1a001ede:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a001ee0:	f7ff ffc4 	bl	1a001e6c <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a001ee4:	4b12      	ldr	r3, [pc, #72]	; (1a001f30 <xTimerCreateTimerTask+0x54>)
1a001ee6:	681b      	ldr	r3, [r3, #0]
1a001ee8:	b1cb      	cbz	r3, 1a001f1e <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001eea:	2400      	movs	r4, #0
1a001eec:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001eee:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a001ef0:	aa07      	add	r2, sp, #28
1a001ef2:	a906      	add	r1, sp, #24
1a001ef4:	a805      	add	r0, sp, #20
1a001ef6:	f7ff f969 	bl	1a0011cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a001efa:	9b05      	ldr	r3, [sp, #20]
1a001efc:	9302      	str	r3, [sp, #8]
1a001efe:	9b06      	ldr	r3, [sp, #24]
1a001f00:	9301      	str	r3, [sp, #4]
1a001f02:	2304      	movs	r3, #4
1a001f04:	9300      	str	r3, [sp, #0]
1a001f06:	4623      	mov	r3, r4
1a001f08:	9a07      	ldr	r2, [sp, #28]
1a001f0a:	490a      	ldr	r1, [pc, #40]	; (1a001f34 <xTimerCreateTimerTask+0x58>)
1a001f0c:	480a      	ldr	r0, [pc, #40]	; (1a001f38 <xTimerCreateTimerTask+0x5c>)
1a001f0e:	f7ff fb27 	bl	1a001560 <xTaskCreateStatic>
1a001f12:	4b0a      	ldr	r3, [pc, #40]	; (1a001f3c <xTimerCreateTimerTask+0x60>)
1a001f14:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a001f16:	b110      	cbz	r0, 1a001f1e <xTimerCreateTimerTask+0x42>
}
1a001f18:	2001      	movs	r0, #1
1a001f1a:	b008      	add	sp, #32
1a001f1c:	bd10      	pop	{r4, pc}
1a001f1e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f22:	f383 8811 	msr	BASEPRI, r3
1a001f26:	f3bf 8f6f 	isb	sy
1a001f2a:	f3bf 8f4f 	dsb	sy
1a001f2e:	e7fe      	b.n	1a001f2e <xTimerCreateTimerTask+0x52>
1a001f30:	10002ad4 	.word	0x10002ad4
1a001f34:	1a004924 	.word	0x1a004924
1a001f38:	1a002221 	.word	0x1a002221
1a001f3c:	10002ad8 	.word	0x10002ad8

1a001f40 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a001f40:	b1c8      	cbz	r0, 1a001f76 <xTimerGenericCommand+0x36>
{
1a001f42:	b530      	push	{r4, r5, lr}
1a001f44:	b085      	sub	sp, #20
1a001f46:	4615      	mov	r5, r2
1a001f48:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a001f4a:	4a17      	ldr	r2, [pc, #92]	; (1a001fa8 <xTimerGenericCommand+0x68>)
1a001f4c:	6810      	ldr	r0, [r2, #0]
1a001f4e:	b340      	cbz	r0, 1a001fa2 <xTimerGenericCommand+0x62>
1a001f50:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a001f52:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001f54:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001f56:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001f58:	2905      	cmp	r1, #5
1a001f5a:	dc1d      	bgt.n	1a001f98 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001f5c:	f7ff fe20 	bl	1a001ba0 <xTaskGetSchedulerState>
1a001f60:	2802      	cmp	r0, #2
1a001f62:	d011      	beq.n	1a001f88 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001f64:	2300      	movs	r3, #0
1a001f66:	461a      	mov	r2, r3
1a001f68:	4669      	mov	r1, sp
1a001f6a:	480f      	ldr	r0, [pc, #60]	; (1a001fa8 <xTimerGenericCommand+0x68>)
1a001f6c:	6800      	ldr	r0, [r0, #0]
1a001f6e:	f7fe fdfd 	bl	1a000b6c <xQueueGenericSend>
}
1a001f72:	b005      	add	sp, #20
1a001f74:	bd30      	pop	{r4, r5, pc}
1a001f76:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f7a:	f383 8811 	msr	BASEPRI, r3
1a001f7e:	f3bf 8f6f 	isb	sy
1a001f82:	f3bf 8f4f 	dsb	sy
1a001f86:	e7fe      	b.n	1a001f86 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001f88:	2300      	movs	r3, #0
1a001f8a:	9a08      	ldr	r2, [sp, #32]
1a001f8c:	4669      	mov	r1, sp
1a001f8e:	4806      	ldr	r0, [pc, #24]	; (1a001fa8 <xTimerGenericCommand+0x68>)
1a001f90:	6800      	ldr	r0, [r0, #0]
1a001f92:	f7fe fdeb 	bl	1a000b6c <xQueueGenericSend>
1a001f96:	e7ec      	b.n	1a001f72 <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001f98:	2300      	movs	r3, #0
1a001f9a:	4669      	mov	r1, sp
1a001f9c:	f7fe fea4 	bl	1a000ce8 <xQueueGenericSendFromISR>
1a001fa0:	e7e7      	b.n	1a001f72 <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
1a001fa2:	2000      	movs	r0, #0
	return xReturn;
1a001fa4:	e7e5      	b.n	1a001f72 <xTimerGenericCommand+0x32>
1a001fa6:	bf00      	nop
1a001fa8:	10002ad4 	.word	0x10002ad4

1a001fac <prvSwitchTimerLists>:
{
1a001fac:	b570      	push	{r4, r5, r6, lr}
1a001fae:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001fb0:	4b1a      	ldr	r3, [pc, #104]	; (1a00201c <prvSwitchTimerLists+0x70>)
1a001fb2:	681b      	ldr	r3, [r3, #0]
1a001fb4:	681a      	ldr	r2, [r3, #0]
1a001fb6:	b352      	cbz	r2, 1a00200e <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001fb8:	68db      	ldr	r3, [r3, #12]
1a001fba:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001fbc:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001fbe:	1d25      	adds	r5, r4, #4
1a001fc0:	4628      	mov	r0, r5
1a001fc2:	f7ff f8e2 	bl	1a00118a <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001fc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001fc8:	4620      	mov	r0, r4
1a001fca:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001fcc:	69e3      	ldr	r3, [r4, #28]
1a001fce:	2b01      	cmp	r3, #1
1a001fd0:	d1ee      	bne.n	1a001fb0 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001fd2:	69a3      	ldr	r3, [r4, #24]
1a001fd4:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a001fd6:	429e      	cmp	r6, r3
1a001fd8:	d207      	bcs.n	1a001fea <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001fda:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001fdc:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001fde:	4629      	mov	r1, r5
1a001fe0:	4b0e      	ldr	r3, [pc, #56]	; (1a00201c <prvSwitchTimerLists+0x70>)
1a001fe2:	6818      	ldr	r0, [r3, #0]
1a001fe4:	f7ff f8b7 	bl	1a001156 <vListInsert>
1a001fe8:	e7e2      	b.n	1a001fb0 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001fea:	2100      	movs	r1, #0
1a001fec:	9100      	str	r1, [sp, #0]
1a001fee:	460b      	mov	r3, r1
1a001ff0:	4632      	mov	r2, r6
1a001ff2:	4620      	mov	r0, r4
1a001ff4:	f7ff ffa4 	bl	1a001f40 <xTimerGenericCommand>
				configASSERT( xResult );
1a001ff8:	2800      	cmp	r0, #0
1a001ffa:	d1d9      	bne.n	1a001fb0 <prvSwitchTimerLists+0x4>
1a001ffc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002000:	f383 8811 	msr	BASEPRI, r3
1a002004:	f3bf 8f6f 	isb	sy
1a002008:	f3bf 8f4f 	dsb	sy
1a00200c:	e7fe      	b.n	1a00200c <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a00200e:	4a04      	ldr	r2, [pc, #16]	; (1a002020 <prvSwitchTimerLists+0x74>)
1a002010:	6810      	ldr	r0, [r2, #0]
1a002012:	4902      	ldr	r1, [pc, #8]	; (1a00201c <prvSwitchTimerLists+0x70>)
1a002014:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a002016:	6013      	str	r3, [r2, #0]
}
1a002018:	b002      	add	sp, #8
1a00201a:	bd70      	pop	{r4, r5, r6, pc}
1a00201c:	100029b0 	.word	0x100029b0
1a002020:	100029b4 	.word	0x100029b4

1a002024 <prvSampleTimeNow>:
{
1a002024:	b538      	push	{r3, r4, r5, lr}
1a002026:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a002028:	f7ff fb58 	bl	1a0016dc <xTaskGetTickCount>
1a00202c:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a00202e:	4b07      	ldr	r3, [pc, #28]	; (1a00204c <prvSampleTimeNow+0x28>)
1a002030:	681b      	ldr	r3, [r3, #0]
1a002032:	4283      	cmp	r3, r0
1a002034:	d805      	bhi.n	1a002042 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a002036:	2300      	movs	r3, #0
1a002038:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a00203a:	4b04      	ldr	r3, [pc, #16]	; (1a00204c <prvSampleTimeNow+0x28>)
1a00203c:	601c      	str	r4, [r3, #0]
}
1a00203e:	4620      	mov	r0, r4
1a002040:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a002042:	f7ff ffb3 	bl	1a001fac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a002046:	2301      	movs	r3, #1
1a002048:	602b      	str	r3, [r5, #0]
1a00204a:	e7f6      	b.n	1a00203a <prvSampleTimeNow+0x16>
1a00204c:	10002a80 	.word	0x10002a80

1a002050 <prvProcessExpiredTimer>:
{
1a002050:	b570      	push	{r4, r5, r6, lr}
1a002052:	b082      	sub	sp, #8
1a002054:	4605      	mov	r5, r0
1a002056:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a002058:	4b14      	ldr	r3, [pc, #80]	; (1a0020ac <prvProcessExpiredTimer+0x5c>)
1a00205a:	681b      	ldr	r3, [r3, #0]
1a00205c:	68db      	ldr	r3, [r3, #12]
1a00205e:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002060:	1d20      	adds	r0, r4, #4
1a002062:	f7ff f892 	bl	1a00118a <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a002066:	69e3      	ldr	r3, [r4, #28]
1a002068:	2b01      	cmp	r3, #1
1a00206a:	d004      	beq.n	1a002076 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00206c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00206e:	4620      	mov	r0, r4
1a002070:	4798      	blx	r3
}
1a002072:	b002      	add	sp, #8
1a002074:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a002076:	69a1      	ldr	r1, [r4, #24]
1a002078:	462b      	mov	r3, r5
1a00207a:	4632      	mov	r2, r6
1a00207c:	4429      	add	r1, r5
1a00207e:	4620      	mov	r0, r4
1a002080:	f7ff fed0 	bl	1a001e24 <prvInsertTimerInActiveList>
1a002084:	2800      	cmp	r0, #0
1a002086:	d0f1      	beq.n	1a00206c <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a002088:	2100      	movs	r1, #0
1a00208a:	9100      	str	r1, [sp, #0]
1a00208c:	460b      	mov	r3, r1
1a00208e:	462a      	mov	r2, r5
1a002090:	4620      	mov	r0, r4
1a002092:	f7ff ff55 	bl	1a001f40 <xTimerGenericCommand>
			configASSERT( xResult );
1a002096:	2800      	cmp	r0, #0
1a002098:	d1e8      	bne.n	1a00206c <prvProcessExpiredTimer+0x1c>
1a00209a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00209e:	f383 8811 	msr	BASEPRI, r3
1a0020a2:	f3bf 8f6f 	isb	sy
1a0020a6:	f3bf 8f4f 	dsb	sy
1a0020aa:	e7fe      	b.n	1a0020aa <prvProcessExpiredTimer+0x5a>
1a0020ac:	100029b0 	.word	0x100029b0

1a0020b0 <prvProcessTimerOrBlockTask>:
{
1a0020b0:	b570      	push	{r4, r5, r6, lr}
1a0020b2:	b082      	sub	sp, #8
1a0020b4:	4606      	mov	r6, r0
1a0020b6:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a0020b8:	f7ff fb08 	bl	1a0016cc <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a0020bc:	a801      	add	r0, sp, #4
1a0020be:	f7ff ffb1 	bl	1a002024 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a0020c2:	9b01      	ldr	r3, [sp, #4]
1a0020c4:	bb1b      	cbnz	r3, 1a00210e <prvProcessTimerOrBlockTask+0x5e>
1a0020c6:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a0020c8:	b90c      	cbnz	r4, 1a0020ce <prvProcessTimerOrBlockTask+0x1e>
1a0020ca:	42b0      	cmp	r0, r6
1a0020cc:	d218      	bcs.n	1a002100 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a0020ce:	b12c      	cbz	r4, 1a0020dc <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a0020d0:	4b11      	ldr	r3, [pc, #68]	; (1a002118 <prvProcessTimerOrBlockTask+0x68>)
1a0020d2:	681b      	ldr	r3, [r3, #0]
1a0020d4:	681c      	ldr	r4, [r3, #0]
1a0020d6:	fab4 f484 	clz	r4, r4
1a0020da:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a0020dc:	4622      	mov	r2, r4
1a0020de:	1b71      	subs	r1, r6, r5
1a0020e0:	4b0e      	ldr	r3, [pc, #56]	; (1a00211c <prvProcessTimerOrBlockTask+0x6c>)
1a0020e2:	6818      	ldr	r0, [r3, #0]
1a0020e4:	f7fe fff4 	bl	1a0010d0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a0020e8:	f7ff fb8a 	bl	1a001800 <xTaskResumeAll>
1a0020ec:	b988      	cbnz	r0, 1a002112 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a0020ee:	4b0c      	ldr	r3, [pc, #48]	; (1a002120 <prvProcessTimerOrBlockTask+0x70>)
1a0020f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0020f4:	601a      	str	r2, [r3, #0]
1a0020f6:	f3bf 8f4f 	dsb	sy
1a0020fa:	f3bf 8f6f 	isb	sy
1a0020fe:	e008      	b.n	1a002112 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a002100:	f7ff fb7e 	bl	1a001800 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a002104:	4629      	mov	r1, r5
1a002106:	4630      	mov	r0, r6
1a002108:	f7ff ffa2 	bl	1a002050 <prvProcessExpiredTimer>
1a00210c:	e001      	b.n	1a002112 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a00210e:	f7ff fb77 	bl	1a001800 <xTaskResumeAll>
}
1a002112:	b002      	add	sp, #8
1a002114:	bd70      	pop	{r4, r5, r6, pc}
1a002116:	bf00      	nop
1a002118:	100029b4 	.word	0x100029b4
1a00211c:	10002ad4 	.word	0x10002ad4
1a002120:	e000ed04 	.word	0xe000ed04

1a002124 <prvProcessReceivedCommands>:
{
1a002124:	b530      	push	{r4, r5, lr}
1a002126:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002128:	e002      	b.n	1a002130 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a00212a:	9b04      	ldr	r3, [sp, #16]
1a00212c:	2b00      	cmp	r3, #0
1a00212e:	da0f      	bge.n	1a002150 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a002130:	2200      	movs	r2, #0
1a002132:	a904      	add	r1, sp, #16
1a002134:	4b39      	ldr	r3, [pc, #228]	; (1a00221c <prvProcessReceivedCommands+0xf8>)
1a002136:	6818      	ldr	r0, [r3, #0]
1a002138:	f7fe fe3c 	bl	1a000db4 <xQueueReceive>
1a00213c:	2800      	cmp	r0, #0
1a00213e:	d06a      	beq.n	1a002216 <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a002140:	9b04      	ldr	r3, [sp, #16]
1a002142:	2b00      	cmp	r3, #0
1a002144:	daf1      	bge.n	1a00212a <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a002146:	9907      	ldr	r1, [sp, #28]
1a002148:	9806      	ldr	r0, [sp, #24]
1a00214a:	9b05      	ldr	r3, [sp, #20]
1a00214c:	4798      	blx	r3
1a00214e:	e7ec      	b.n	1a00212a <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a002150:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a002152:	6963      	ldr	r3, [r4, #20]
1a002154:	b113      	cbz	r3, 1a00215c <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a002156:	1d20      	adds	r0, r4, #4
1a002158:	f7ff f817 	bl	1a00118a <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a00215c:	a803      	add	r0, sp, #12
1a00215e:	f7ff ff61 	bl	1a002024 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a002162:	9b04      	ldr	r3, [sp, #16]
1a002164:	2b09      	cmp	r3, #9
1a002166:	d8e3      	bhi.n	1a002130 <prvProcessReceivedCommands+0xc>
1a002168:	a201      	add	r2, pc, #4	; (adr r2, 1a002170 <prvProcessReceivedCommands+0x4c>)
1a00216a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a00216e:	bf00      	nop
1a002170:	1a002199 	.word	0x1a002199
1a002174:	1a002199 	.word	0x1a002199
1a002178:	1a002199 	.word	0x1a002199
1a00217c:	1a002131 	.word	0x1a002131
1a002180:	1a0021e1 	.word	0x1a0021e1
1a002184:	1a002207 	.word	0x1a002207
1a002188:	1a002199 	.word	0x1a002199
1a00218c:	1a002199 	.word	0x1a002199
1a002190:	1a002131 	.word	0x1a002131
1a002194:	1a0021e1 	.word	0x1a0021e1
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a002198:	9905      	ldr	r1, [sp, #20]
1a00219a:	69a5      	ldr	r5, [r4, #24]
1a00219c:	460b      	mov	r3, r1
1a00219e:	4602      	mov	r2, r0
1a0021a0:	4429      	add	r1, r5
1a0021a2:	4620      	mov	r0, r4
1a0021a4:	f7ff fe3e 	bl	1a001e24 <prvInsertTimerInActiveList>
1a0021a8:	2800      	cmp	r0, #0
1a0021aa:	d0c1      	beq.n	1a002130 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a0021ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0021ae:	4620      	mov	r0, r4
1a0021b0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a0021b2:	69e3      	ldr	r3, [r4, #28]
1a0021b4:	2b01      	cmp	r3, #1
1a0021b6:	d1bb      	bne.n	1a002130 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a0021b8:	69a2      	ldr	r2, [r4, #24]
1a0021ba:	2100      	movs	r1, #0
1a0021bc:	9100      	str	r1, [sp, #0]
1a0021be:	460b      	mov	r3, r1
1a0021c0:	9805      	ldr	r0, [sp, #20]
1a0021c2:	4402      	add	r2, r0
1a0021c4:	4620      	mov	r0, r4
1a0021c6:	f7ff febb 	bl	1a001f40 <xTimerGenericCommand>
							configASSERT( xResult );
1a0021ca:	2800      	cmp	r0, #0
1a0021cc:	d1b0      	bne.n	1a002130 <prvProcessReceivedCommands+0xc>
1a0021ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021d2:	f383 8811 	msr	BASEPRI, r3
1a0021d6:	f3bf 8f6f 	isb	sy
1a0021da:	f3bf 8f4f 	dsb	sy
1a0021de:	e7fe      	b.n	1a0021de <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a0021e0:	9905      	ldr	r1, [sp, #20]
1a0021e2:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a0021e4:	b131      	cbz	r1, 1a0021f4 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a0021e6:	4603      	mov	r3, r0
1a0021e8:	4602      	mov	r2, r0
1a0021ea:	4401      	add	r1, r0
1a0021ec:	4620      	mov	r0, r4
1a0021ee:	f7ff fe19 	bl	1a001e24 <prvInsertTimerInActiveList>
					break;
1a0021f2:	e79d      	b.n	1a002130 <prvProcessReceivedCommands+0xc>
1a0021f4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0021f8:	f383 8811 	msr	BASEPRI, r3
1a0021fc:	f3bf 8f6f 	isb	sy
1a002200:	f3bf 8f4f 	dsb	sy
1a002204:	e7fe      	b.n	1a002204 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a002206:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a00220a:	2b00      	cmp	r3, #0
1a00220c:	d190      	bne.n	1a002130 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a00220e:	4620      	mov	r0, r4
1a002210:	f7fe fb08 	bl	1a000824 <vPortFree>
1a002214:	e78c      	b.n	1a002130 <prvProcessReceivedCommands+0xc>
}
1a002216:	b009      	add	sp, #36	; 0x24
1a002218:	bd30      	pop	{r4, r5, pc}
1a00221a:	bf00      	nop
1a00221c:	10002ad4 	.word	0x10002ad4

1a002220 <prvTimerTask>:
{
1a002220:	b500      	push	{lr}
1a002222:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a002224:	a801      	add	r0, sp, #4
1a002226:	f7ff fded 	bl	1a001e04 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a00222a:	9901      	ldr	r1, [sp, #4]
1a00222c:	f7ff ff40 	bl	1a0020b0 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a002230:	f7ff ff78 	bl	1a002124 <prvProcessReceivedCommands>
1a002234:	e7f6      	b.n	1a002224 <prvTimerTask+0x4>
1a002236:	Address 0x000000001a002236 is out of bounds.


1a002238 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a002238:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a00223a:	2300      	movs	r3, #0
1a00223c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a00223e:	4b0d      	ldr	r3, [pc, #52]	; (1a002274 <prvTaskExitError+0x3c>)
1a002240:	681b      	ldr	r3, [r3, #0]
1a002242:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a002246:	d008      	beq.n	1a00225a <prvTaskExitError+0x22>
1a002248:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00224c:	f383 8811 	msr	BASEPRI, r3
1a002250:	f3bf 8f6f 	isb	sy
1a002254:	f3bf 8f4f 	dsb	sy
1a002258:	e7fe      	b.n	1a002258 <prvTaskExitError+0x20>
1a00225a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00225e:	f383 8811 	msr	BASEPRI, r3
1a002262:	f3bf 8f6f 	isb	sy
1a002266:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a00226a:	9b01      	ldr	r3, [sp, #4]
1a00226c:	2b00      	cmp	r3, #0
1a00226e:	d0fc      	beq.n	1a00226a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a002270:	b002      	add	sp, #8
1a002272:	4770      	bx	lr
1a002274:	10000000 	.word	0x10000000

1a002278 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a002278:	4808      	ldr	r0, [pc, #32]	; (1a00229c <prvPortStartFirstTask+0x24>)
1a00227a:	6800      	ldr	r0, [r0, #0]
1a00227c:	6800      	ldr	r0, [r0, #0]
1a00227e:	f380 8808 	msr	MSP, r0
1a002282:	f04f 0000 	mov.w	r0, #0
1a002286:	f380 8814 	msr	CONTROL, r0
1a00228a:	b662      	cpsie	i
1a00228c:	b661      	cpsie	f
1a00228e:	f3bf 8f4f 	dsb	sy
1a002292:	f3bf 8f6f 	isb	sy
1a002296:	df00      	svc	0
1a002298:	bf00      	nop
1a00229a:	0000      	.short	0x0000
1a00229c:	e000ed08 	.word	0xe000ed08

1a0022a0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a0022a0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a0022b0 <vPortEnableVFP+0x10>
1a0022a4:	6801      	ldr	r1, [r0, #0]
1a0022a6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a0022aa:	6001      	str	r1, [r0, #0]
1a0022ac:	4770      	bx	lr
1a0022ae:	0000      	.short	0x0000
1a0022b0:	e000ed88 	.word	0xe000ed88

1a0022b4 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a0022b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a0022b8:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a0022bc:	f021 0101 	bic.w	r1, r1, #1
1a0022c0:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a0022c4:	4b05      	ldr	r3, [pc, #20]	; (1a0022dc <pxPortInitialiseStack+0x28>)
1a0022c6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a0022ca:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a0022ce:	f06f 0302 	mvn.w	r3, #2
1a0022d2:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a0022d6:	3844      	subs	r0, #68	; 0x44
1a0022d8:	4770      	bx	lr
1a0022da:	bf00      	nop
1a0022dc:	1a002239 	.word	0x1a002239

1a0022e0 <SVC_Handler>:
	__asm volatile (
1a0022e0:	4b07      	ldr	r3, [pc, #28]	; (1a002300 <pxCurrentTCBConst2>)
1a0022e2:	6819      	ldr	r1, [r3, #0]
1a0022e4:	6808      	ldr	r0, [r1, #0]
1a0022e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0022ea:	f380 8809 	msr	PSP, r0
1a0022ee:	f3bf 8f6f 	isb	sy
1a0022f2:	f04f 0000 	mov.w	r0, #0
1a0022f6:	f380 8811 	msr	BASEPRI, r0
1a0022fa:	4770      	bx	lr
1a0022fc:	f3af 8000 	nop.w

1a002300 <pxCurrentTCBConst2>:
1a002300:	10002888 	.word	0x10002888

1a002304 <vPortEnterCritical>:
1a002304:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002308:	f383 8811 	msr	BASEPRI, r3
1a00230c:	f3bf 8f6f 	isb	sy
1a002310:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a002314:	4a0a      	ldr	r2, [pc, #40]	; (1a002340 <vPortEnterCritical+0x3c>)
1a002316:	6813      	ldr	r3, [r2, #0]
1a002318:	3301      	adds	r3, #1
1a00231a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a00231c:	2b01      	cmp	r3, #1
1a00231e:	d000      	beq.n	1a002322 <vPortEnterCritical+0x1e>
}
1a002320:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a002322:	4b08      	ldr	r3, [pc, #32]	; (1a002344 <vPortEnterCritical+0x40>)
1a002324:	681b      	ldr	r3, [r3, #0]
1a002326:	f013 0fff 	tst.w	r3, #255	; 0xff
1a00232a:	d0f9      	beq.n	1a002320 <vPortEnterCritical+0x1c>
1a00232c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002330:	f383 8811 	msr	BASEPRI, r3
1a002334:	f3bf 8f6f 	isb	sy
1a002338:	f3bf 8f4f 	dsb	sy
1a00233c:	e7fe      	b.n	1a00233c <vPortEnterCritical+0x38>
1a00233e:	bf00      	nop
1a002340:	10000000 	.word	0x10000000
1a002344:	e000ed04 	.word	0xe000ed04

1a002348 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a002348:	4b09      	ldr	r3, [pc, #36]	; (1a002370 <vPortExitCritical+0x28>)
1a00234a:	681b      	ldr	r3, [r3, #0]
1a00234c:	b943      	cbnz	r3, 1a002360 <vPortExitCritical+0x18>
1a00234e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002352:	f383 8811 	msr	BASEPRI, r3
1a002356:	f3bf 8f6f 	isb	sy
1a00235a:	f3bf 8f4f 	dsb	sy
1a00235e:	e7fe      	b.n	1a00235e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a002360:	3b01      	subs	r3, #1
1a002362:	4a03      	ldr	r2, [pc, #12]	; (1a002370 <vPortExitCritical+0x28>)
1a002364:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a002366:	b90b      	cbnz	r3, 1a00236c <vPortExitCritical+0x24>
	__asm volatile
1a002368:	f383 8811 	msr	BASEPRI, r3
}
1a00236c:	4770      	bx	lr
1a00236e:	bf00      	nop
1a002370:	10000000 	.word	0x10000000
1a002374:	ffffffff 	.word	0xffffffff
1a002378:	ffffffff 	.word	0xffffffff
1a00237c:	ffffffff 	.word	0xffffffff

1a002380 <PendSV_Handler>:
	__asm volatile
1a002380:	f3ef 8009 	mrs	r0, PSP
1a002384:	f3bf 8f6f 	isb	sy
1a002388:	4b15      	ldr	r3, [pc, #84]	; (1a0023e0 <pxCurrentTCBConst>)
1a00238a:	681a      	ldr	r2, [r3, #0]
1a00238c:	f01e 0f10 	tst.w	lr, #16
1a002390:	bf08      	it	eq
1a002392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a002396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00239a:	6010      	str	r0, [r2, #0]
1a00239c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a0023a0:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a0023a4:	f380 8811 	msr	BASEPRI, r0
1a0023a8:	f3bf 8f4f 	dsb	sy
1a0023ac:	f3bf 8f6f 	isb	sy
1a0023b0:	f7ff fac6 	bl	1a001940 <vTaskSwitchContext>
1a0023b4:	f04f 0000 	mov.w	r0, #0
1a0023b8:	f380 8811 	msr	BASEPRI, r0
1a0023bc:	bc09      	pop	{r0, r3}
1a0023be:	6819      	ldr	r1, [r3, #0]
1a0023c0:	6808      	ldr	r0, [r1, #0]
1a0023c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0023c6:	f01e 0f10 	tst.w	lr, #16
1a0023ca:	bf08      	it	eq
1a0023cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a0023d0:	f380 8809 	msr	PSP, r0
1a0023d4:	f3bf 8f6f 	isb	sy
1a0023d8:	4770      	bx	lr
1a0023da:	bf00      	nop
1a0023dc:	f3af 8000 	nop.w

1a0023e0 <pxCurrentTCBConst>:
1a0023e0:	10002888 	.word	0x10002888

1a0023e4 <SysTick_Handler>:
{
1a0023e4:	b508      	push	{r3, lr}
	__asm volatile
1a0023e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023ea:	f383 8811 	msr	BASEPRI, r3
1a0023ee:	f3bf 8f6f 	isb	sy
1a0023f2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a0023f6:	f7ff f977 	bl	1a0016e8 <xTaskIncrementTick>
1a0023fa:	b118      	cbz	r0, 1a002404 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a0023fc:	4b03      	ldr	r3, [pc, #12]	; (1a00240c <SysTick_Handler+0x28>)
1a0023fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002402:	601a      	str	r2, [r3, #0]
	__asm volatile
1a002404:	2300      	movs	r3, #0
1a002406:	f383 8811 	msr	BASEPRI, r3
}
1a00240a:	bd08      	pop	{r3, pc}
1a00240c:	e000ed04 	.word	0xe000ed04

1a002410 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a002410:	4a08      	ldr	r2, [pc, #32]	; (1a002434 <vPortSetupTimerInterrupt+0x24>)
1a002412:	2300      	movs	r3, #0
1a002414:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a002416:	4908      	ldr	r1, [pc, #32]	; (1a002438 <vPortSetupTimerInterrupt+0x28>)
1a002418:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a00241a:	4b08      	ldr	r3, [pc, #32]	; (1a00243c <vPortSetupTimerInterrupt+0x2c>)
1a00241c:	681b      	ldr	r3, [r3, #0]
1a00241e:	4908      	ldr	r1, [pc, #32]	; (1a002440 <vPortSetupTimerInterrupt+0x30>)
1a002420:	fba1 1303 	umull	r1, r3, r1, r3
1a002424:	099b      	lsrs	r3, r3, #6
1a002426:	3b01      	subs	r3, #1
1a002428:	4906      	ldr	r1, [pc, #24]	; (1a002444 <vPortSetupTimerInterrupt+0x34>)
1a00242a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00242c:	2307      	movs	r3, #7
1a00242e:	6013      	str	r3, [r2, #0]
}
1a002430:	4770      	bx	lr
1a002432:	bf00      	nop
1a002434:	e000e010 	.word	0xe000e010
1a002438:	e000e018 	.word	0xe000e018
1a00243c:	10002b4c 	.word	0x10002b4c
1a002440:	10624dd3 	.word	0x10624dd3
1a002444:	e000e014 	.word	0xe000e014

1a002448 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002448:	4b3a      	ldr	r3, [pc, #232]	; (1a002534 <xPortStartScheduler+0xec>)
1a00244a:	681a      	ldr	r2, [r3, #0]
1a00244c:	4b3a      	ldr	r3, [pc, #232]	; (1a002538 <xPortStartScheduler+0xf0>)
1a00244e:	429a      	cmp	r2, r3
1a002450:	d00d      	beq.n	1a00246e <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002452:	4b38      	ldr	r3, [pc, #224]	; (1a002534 <xPortStartScheduler+0xec>)
1a002454:	681a      	ldr	r2, [r3, #0]
1a002456:	4b39      	ldr	r3, [pc, #228]	; (1a00253c <xPortStartScheduler+0xf4>)
1a002458:	429a      	cmp	r2, r3
1a00245a:	d111      	bne.n	1a002480 <xPortStartScheduler+0x38>
	__asm volatile
1a00245c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002460:	f383 8811 	msr	BASEPRI, r3
1a002464:	f3bf 8f6f 	isb	sy
1a002468:	f3bf 8f4f 	dsb	sy
1a00246c:	e7fe      	b.n	1a00246c <xPortStartScheduler+0x24>
1a00246e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002472:	f383 8811 	msr	BASEPRI, r3
1a002476:	f3bf 8f6f 	isb	sy
1a00247a:	f3bf 8f4f 	dsb	sy
1a00247e:	e7fe      	b.n	1a00247e <xPortStartScheduler+0x36>
{
1a002480:	b510      	push	{r4, lr}
1a002482:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002484:	4b2e      	ldr	r3, [pc, #184]	; (1a002540 <xPortStartScheduler+0xf8>)
1a002486:	781a      	ldrb	r2, [r3, #0]
1a002488:	b2d2      	uxtb	r2, r2
1a00248a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a00248c:	22ff      	movs	r2, #255	; 0xff
1a00248e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a002490:	781b      	ldrb	r3, [r3, #0]
1a002492:	b2db      	uxtb	r3, r3
1a002494:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002498:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00249c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a0024a0:	4a28      	ldr	r2, [pc, #160]	; (1a002544 <xPortStartScheduler+0xfc>)
1a0024a2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a0024a4:	4b28      	ldr	r3, [pc, #160]	; (1a002548 <xPortStartScheduler+0x100>)
1a0024a6:	2207      	movs	r2, #7
1a0024a8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0024aa:	e009      	b.n	1a0024c0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a0024ac:	4a26      	ldr	r2, [pc, #152]	; (1a002548 <xPortStartScheduler+0x100>)
1a0024ae:	6813      	ldr	r3, [r2, #0]
1a0024b0:	3b01      	subs	r3, #1
1a0024b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a0024b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0024b8:	005b      	lsls	r3, r3, #1
1a0024ba:	b2db      	uxtb	r3, r3
1a0024bc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a0024c0:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a0024c4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0024c8:	d1f0      	bne.n	1a0024ac <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0024ca:	4b1f      	ldr	r3, [pc, #124]	; (1a002548 <xPortStartScheduler+0x100>)
1a0024cc:	681b      	ldr	r3, [r3, #0]
1a0024ce:	2b04      	cmp	r3, #4
1a0024d0:	d008      	beq.n	1a0024e4 <xPortStartScheduler+0x9c>
1a0024d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024d6:	f383 8811 	msr	BASEPRI, r3
1a0024da:	f3bf 8f6f 	isb	sy
1a0024de:	f3bf 8f4f 	dsb	sy
1a0024e2:	e7fe      	b.n	1a0024e2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0024e4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0024e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0024ea:	4a17      	ldr	r2, [pc, #92]	; (1a002548 <xPortStartScheduler+0x100>)
1a0024ec:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0024ee:	9b01      	ldr	r3, [sp, #4]
1a0024f0:	b2db      	uxtb	r3, r3
1a0024f2:	4a13      	ldr	r2, [pc, #76]	; (1a002540 <xPortStartScheduler+0xf8>)
1a0024f4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0024f6:	4b15      	ldr	r3, [pc, #84]	; (1a00254c <xPortStartScheduler+0x104>)
1a0024f8:	681a      	ldr	r2, [r3, #0]
1a0024fa:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0024fe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a002500:	681a      	ldr	r2, [r3, #0]
1a002502:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a002506:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a002508:	f7ff ff82 	bl	1a002410 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a00250c:	2400      	movs	r4, #0
1a00250e:	4b10      	ldr	r3, [pc, #64]	; (1a002550 <xPortStartScheduler+0x108>)
1a002510:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a002512:	f7ff fec5 	bl	1a0022a0 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a002516:	4a0f      	ldr	r2, [pc, #60]	; (1a002554 <xPortStartScheduler+0x10c>)
1a002518:	6813      	ldr	r3, [r2, #0]
1a00251a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a00251e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002520:	f7ff feaa 	bl	1a002278 <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002524:	f7ff fa0c 	bl	1a001940 <vTaskSwitchContext>
	prvTaskExitError();
1a002528:	f7ff fe86 	bl	1a002238 <prvTaskExitError>
}
1a00252c:	4620      	mov	r0, r4
1a00252e:	b002      	add	sp, #8
1a002530:	bd10      	pop	{r4, pc}
1a002532:	bf00      	nop
1a002534:	e000ed00 	.word	0xe000ed00
1a002538:	410fc271 	.word	0x410fc271
1a00253c:	410fc270 	.word	0x410fc270
1a002540:	e000e400 	.word	0xe000e400
1a002544:	10002adc 	.word	0x10002adc
1a002548:	10002ae0 	.word	0x10002ae0
1a00254c:	e000ed20 	.word	0xe000ed20
1a002550:	10000000 	.word	0x10000000
1a002554:	e000ef34 	.word	0xe000ef34

1a002558 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002558:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00255c:	2b0f      	cmp	r3, #15
1a00255e:	d90f      	bls.n	1a002580 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002560:	4a10      	ldr	r2, [pc, #64]	; (1a0025a4 <vPortValidateInterruptPriority+0x4c>)
1a002562:	5c9b      	ldrb	r3, [r3, r2]
1a002564:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002566:	4a10      	ldr	r2, [pc, #64]	; (1a0025a8 <vPortValidateInterruptPriority+0x50>)
1a002568:	7812      	ldrb	r2, [r2, #0]
1a00256a:	429a      	cmp	r2, r3
1a00256c:	d908      	bls.n	1a002580 <vPortValidateInterruptPriority+0x28>
1a00256e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002572:	f383 8811 	msr	BASEPRI, r3
1a002576:	f3bf 8f6f 	isb	sy
1a00257a:	f3bf 8f4f 	dsb	sy
1a00257e:	e7fe      	b.n	1a00257e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002580:	4b0a      	ldr	r3, [pc, #40]	; (1a0025ac <vPortValidateInterruptPriority+0x54>)
1a002582:	681b      	ldr	r3, [r3, #0]
1a002584:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002588:	4a09      	ldr	r2, [pc, #36]	; (1a0025b0 <vPortValidateInterruptPriority+0x58>)
1a00258a:	6812      	ldr	r2, [r2, #0]
1a00258c:	4293      	cmp	r3, r2
1a00258e:	d908      	bls.n	1a0025a2 <vPortValidateInterruptPriority+0x4a>
1a002590:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002594:	f383 8811 	msr	BASEPRI, r3
1a002598:	f3bf 8f6f 	isb	sy
1a00259c:	f3bf 8f4f 	dsb	sy
1a0025a0:	e7fe      	b.n	1a0025a0 <vPortValidateInterruptPriority+0x48>
	}
1a0025a2:	4770      	bx	lr
1a0025a4:	e000e3f0 	.word	0xe000e3f0
1a0025a8:	10002adc 	.word	0x10002adc
1a0025ac:	e000ed0c 	.word	0xe000ed0c
1a0025b0:	10002ae0 	.word	0x10002ae0

1a0025b4 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a0025b4:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a0025b6:	4b05      	ldr	r3, [pc, #20]	; (1a0025cc <DAC_IRQHandler+0x18>)
1a0025b8:	2201      	movs	r2, #1
1a0025ba:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a0025be:	4b04      	ldr	r3, [pc, #16]	; (1a0025d0 <DAC_IRQHandler+0x1c>)
1a0025c0:	681b      	ldr	r3, [r3, #0]
1a0025c2:	b113      	cbz	r3, 1a0025ca <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0025c4:	4b02      	ldr	r3, [pc, #8]	; (1a0025d0 <DAC_IRQHandler+0x1c>)
1a0025c6:	681b      	ldr	r3, [r3, #0]
1a0025c8:	4798      	blx	r3
   }
}
1a0025ca:	bd08      	pop	{r3, pc}
1a0025cc:	e000e100 	.word	0xe000e100
1a0025d0:	10002ae4 	.word	0x10002ae4

1a0025d4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0025d4:	2200      	movs	r2, #0
1a0025d6:	2a05      	cmp	r2, #5
1a0025d8:	d819      	bhi.n	1a00260e <Board_LED_Init+0x3a>
{
1a0025da:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0025dc:	490c      	ldr	r1, [pc, #48]	; (1a002610 <Board_LED_Init+0x3c>)
1a0025de:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0025e2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0025e6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0025e8:	4b0a      	ldr	r3, [pc, #40]	; (1a002614 <Board_LED_Init+0x40>)
1a0025ea:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0025ee:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0025f2:	2001      	movs	r0, #1
1a0025f4:	40a0      	lsls	r0, r4
1a0025f6:	4301      	orrs	r1, r0
1a0025f8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0025fc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a002600:	2100      	movs	r1, #0
1a002602:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a002604:	3201      	adds	r2, #1
1a002606:	2a05      	cmp	r2, #5
1a002608:	d9e8      	bls.n	1a0025dc <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00260a:	bc70      	pop	{r4, r5, r6}
1a00260c:	4770      	bx	lr
1a00260e:	4770      	bx	lr
1a002610:	1a004938 	.word	0x1a004938
1a002614:	400f4000 	.word	0x400f4000

1a002618 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002618:	2300      	movs	r3, #0
1a00261a:	2b03      	cmp	r3, #3
1a00261c:	d816      	bhi.n	1a00264c <Board_TEC_Init+0x34>
{
1a00261e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002620:	490b      	ldr	r1, [pc, #44]	; (1a002650 <Board_TEC_Init+0x38>)
1a002622:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002626:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00262a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00262c:	4c09      	ldr	r4, [pc, #36]	; (1a002654 <Board_TEC_Init+0x3c>)
1a00262e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002632:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002636:	2001      	movs	r0, #1
1a002638:	40a8      	lsls	r0, r5
1a00263a:	ea21 0100 	bic.w	r1, r1, r0
1a00263e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002642:	3301      	adds	r3, #1
1a002644:	2b03      	cmp	r3, #3
1a002646:	d9eb      	bls.n	1a002620 <Board_TEC_Init+0x8>
   }
}
1a002648:	bc30      	pop	{r4, r5}
1a00264a:	4770      	bx	lr
1a00264c:	4770      	bx	lr
1a00264e:	bf00      	nop
1a002650:	1a004930 	.word	0x1a004930
1a002654:	400f4000 	.word	0x400f4000

1a002658 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002658:	2300      	movs	r3, #0
1a00265a:	2b08      	cmp	r3, #8
1a00265c:	d816      	bhi.n	1a00268c <Board_GPIO_Init+0x34>
{
1a00265e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002660:	490b      	ldr	r1, [pc, #44]	; (1a002690 <Board_GPIO_Init+0x38>)
1a002662:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002666:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00266a:	784d      	ldrb	r5, [r1, #1]
1a00266c:	4c09      	ldr	r4, [pc, #36]	; (1a002694 <Board_GPIO_Init+0x3c>)
1a00266e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002672:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002676:	2001      	movs	r0, #1
1a002678:	40a8      	lsls	r0, r5
1a00267a:	ea21 0100 	bic.w	r1, r1, r0
1a00267e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002682:	3301      	adds	r3, #1
1a002684:	2b08      	cmp	r3, #8
1a002686:	d9eb      	bls.n	1a002660 <Board_GPIO_Init+0x8>
   }
}
1a002688:	bc30      	pop	{r4, r5}
1a00268a:	4770      	bx	lr
1a00268c:	4770      	bx	lr
1a00268e:	bf00      	nop
1a002690:	1a004944 	.word	0x1a004944
1a002694:	400f4000 	.word	0x400f4000

1a002698 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002698:	b510      	push	{r4, lr}
1a00269a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a00269c:	4c08      	ldr	r4, [pc, #32]	; (1a0026c0 <Board_ADC_Init+0x28>)
1a00269e:	4669      	mov	r1, sp
1a0026a0:	4620      	mov	r0, r4
1a0026a2:	f000 f9bf 	bl	1a002a24 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0026a6:	4a07      	ldr	r2, [pc, #28]	; (1a0026c4 <Board_ADC_Init+0x2c>)
1a0026a8:	4669      	mov	r1, sp
1a0026aa:	4620      	mov	r0, r4
1a0026ac:	f000 f9da 	bl	1a002a64 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0026b0:	2200      	movs	r2, #0
1a0026b2:	4669      	mov	r1, sp
1a0026b4:	4620      	mov	r0, r4
1a0026b6:	f000 f9ee 	bl	1a002a96 <Chip_ADC_SetResolution>
}
1a0026ba:	b002      	add	sp, #8
1a0026bc:	bd10      	pop	{r4, pc}
1a0026be:	bf00      	nop
1a0026c0:	400e3000 	.word	0x400e3000
1a0026c4:	00061a80 	.word	0x00061a80

1a0026c8 <Board_SPI_Init>:
{
1a0026c8:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0026ca:	4c0b      	ldr	r4, [pc, #44]	; (1a0026f8 <Board_SPI_Init+0x30>)
1a0026cc:	4620      	mov	r0, r4
1a0026ce:	f000 fde3 	bl	1a003298 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0026d2:	6863      	ldr	r3, [r4, #4]
1a0026d4:	f023 0304 	bic.w	r3, r3, #4
1a0026d8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0026da:	6823      	ldr	r3, [r4, #0]
1a0026dc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0026e0:	f043 0307 	orr.w	r3, r3, #7
1a0026e4:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0026e6:	4905      	ldr	r1, [pc, #20]	; (1a0026fc <Board_SPI_Init+0x34>)
1a0026e8:	4620      	mov	r0, r4
1a0026ea:	f000 fdb6 	bl	1a00325a <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0026ee:	6863      	ldr	r3, [r4, #4]
1a0026f0:	f043 0302 	orr.w	r3, r3, #2
1a0026f4:	6063      	str	r3, [r4, #4]
}
1a0026f6:	bd10      	pop	{r4, pc}
1a0026f8:	400c5000 	.word	0x400c5000
1a0026fc:	000186a0 	.word	0x000186a0

1a002700 <Board_I2C_Init>:
{
1a002700:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a002702:	2000      	movs	r0, #0
1a002704:	f000 fd5c 	bl	1a0031c0 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a002708:	4b04      	ldr	r3, [pc, #16]	; (1a00271c <Board_I2C_Init+0x1c>)
1a00270a:	f640 0208 	movw	r2, #2056	; 0x808
1a00270e:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a002712:	4903      	ldr	r1, [pc, #12]	; (1a002720 <Board_I2C_Init+0x20>)
1a002714:	2000      	movs	r0, #0
1a002716:	f000 fd65 	bl	1a0031e4 <Chip_I2C_SetClockRate>
}
1a00271a:	bd08      	pop	{r3, pc}
1a00271c:	40086000 	.word	0x40086000
1a002720:	000f4240 	.word	0x000f4240

1a002724 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002724:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002726:	4c07      	ldr	r4, [pc, #28]	; (1a002744 <Board_Debug_Init+0x20>)
1a002728:	4620      	mov	r0, r4
1a00272a:	f000 f8b9 	bl	1a0028a0 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00272e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002732:	4620      	mov	r0, r4
1a002734:	f000 f8de 	bl	1a0028f4 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002738:	2303      	movs	r3, #3
1a00273a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00273c:	2301      	movs	r3, #1
1a00273e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002740:	bd10      	pop	{r4, pc}
1a002742:	bf00      	nop
1a002744:	400c1000 	.word	0x400c1000

1a002748 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002748:	4b03      	ldr	r3, [pc, #12]	; (1a002758 <Board_UARTPutChar+0x10>)
1a00274a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00274c:	f013 0f20 	tst.w	r3, #32
1a002750:	d0fa      	beq.n	1a002748 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002752:	4b01      	ldr	r3, [pc, #4]	; (1a002758 <Board_UARTPutChar+0x10>)
1a002754:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002756:	4770      	bx	lr
1a002758:	400c1000 	.word	0x400c1000

1a00275c <Board_UARTGetChar>:
	return pUART->LSR;
1a00275c:	4b05      	ldr	r3, [pc, #20]	; (1a002774 <Board_UARTGetChar+0x18>)
1a00275e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002760:	f013 0f01 	tst.w	r3, #1
1a002764:	d003      	beq.n	1a00276e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002766:	4b03      	ldr	r3, [pc, #12]	; (1a002774 <Board_UARTGetChar+0x18>)
1a002768:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00276a:	b2c0      	uxtb	r0, r0
1a00276c:	4770      	bx	lr
   }
   return EOF;
1a00276e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002772:	4770      	bx	lr
1a002774:	400c1000 	.word	0x400c1000

1a002778 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002778:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00277a:	f7ff ffd3 	bl	1a002724 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00277e:	4809      	ldr	r0, [pc, #36]	; (1a0027a4 <Board_Init+0x2c>)
1a002780:	f000 fc62 	bl	1a003048 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002784:	f7ff ff68 	bl	1a002658 <Board_GPIO_Init>
   Board_ADC_Init();
1a002788:	f7ff ff86 	bl	1a002698 <Board_ADC_Init>
   Board_SPI_Init();
1a00278c:	f7ff ff9c 	bl	1a0026c8 <Board_SPI_Init>
   Board_I2C_Init();
1a002790:	f7ff ffb6 	bl	1a002700 <Board_I2C_Init>

   Board_LED_Init();
1a002794:	f7ff ff1e 	bl	1a0025d4 <Board_LED_Init>
   Board_TEC_Init();
1a002798:	f7ff ff3e 	bl	1a002618 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00279c:	f000 fc4a 	bl	1a003034 <SystemCoreClockUpdate>
}
1a0027a0:	bd08      	pop	{r3, pc}
1a0027a2:	bf00      	nop
1a0027a4:	400f4000 	.word	0x400f4000

1a0027a8 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a0027a8:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a0027aa:	b2c0      	uxtb	r0, r0
1a0027ac:	f7ff ffcc 	bl	1a002748 <Board_UARTPutChar>
}
1a0027b0:	bd08      	pop	{r3, pc}

1a0027b2 <__stdio_getchar>:

int __stdio_getchar()
{
1a0027b2:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0027b4:	f7ff ffd2 	bl	1a00275c <Board_UARTGetChar>
}
1a0027b8:	bd08      	pop	{r3, pc}

1a0027ba <__stdio_init>:

void __stdio_init()
{
1a0027ba:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0027bc:	f7ff ffb2 	bl	1a002724 <Board_Debug_Init>
1a0027c0:	bd08      	pop	{r3, pc}
1a0027c2:	Address 0x000000001a0027c2 is out of bounds.


1a0027c4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0027c4:	2300      	movs	r3, #0
1a0027c6:	2b1c      	cmp	r3, #28
1a0027c8:	d812      	bhi.n	1a0027f0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0027ca:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0027cc:	4a09      	ldr	r2, [pc, #36]	; (1a0027f4 <Board_SetupMuxing+0x30>)
1a0027ce:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0027d2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0027d6:	784a      	ldrb	r2, [r1, #1]
1a0027d8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0027da:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0027de:	4906      	ldr	r1, [pc, #24]	; (1a0027f8 <Board_SetupMuxing+0x34>)
1a0027e0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0027e4:	3301      	adds	r3, #1
1a0027e6:	2b1c      	cmp	r3, #28
1a0027e8:	d9f0      	bls.n	1a0027cc <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0027ea:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0027ee:	4770      	bx	lr
1a0027f0:	4770      	bx	lr
1a0027f2:	bf00      	nop
1a0027f4:	1a004960 	.word	0x1a004960
1a0027f8:	40086000 	.word	0x40086000

1a0027fc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0027fc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0027fe:	4a17      	ldr	r2, [pc, #92]	; (1a00285c <Board_SetupClocking+0x60>)
1a002800:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a002804:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002808:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00280c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a002810:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a002814:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a002818:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00281c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002820:	2201      	movs	r2, #1
1a002822:	490f      	ldr	r1, [pc, #60]	; (1a002860 <Board_SetupClocking+0x64>)
1a002824:	2006      	movs	r0, #6
1a002826:	f000 fc11 	bl	1a00304c <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00282a:	2400      	movs	r4, #0
1a00282c:	b14c      	cbz	r4, 1a002842 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00282e:	4b0b      	ldr	r3, [pc, #44]	; (1a00285c <Board_SetupClocking+0x60>)
1a002830:	685a      	ldr	r2, [r3, #4]
1a002832:	f022 020c 	bic.w	r2, r2, #12
1a002836:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002838:	685a      	ldr	r2, [r3, #4]
1a00283a:	f042 0203 	orr.w	r2, r2, #3
1a00283e:	605a      	str	r2, [r3, #4]
}
1a002840:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002842:	4808      	ldr	r0, [pc, #32]	; (1a002864 <Board_SetupClocking+0x68>)
1a002844:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002848:	2301      	movs	r3, #1
1a00284a:	788a      	ldrb	r2, [r1, #2]
1a00284c:	7849      	ldrb	r1, [r1, #1]
1a00284e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002852:	f000 fb4b 	bl	1a002eec <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002856:	3401      	adds	r4, #1
1a002858:	e7e8      	b.n	1a00282c <Board_SetupClocking+0x30>
1a00285a:	bf00      	nop
1a00285c:	40043000 	.word	0x40043000
1a002860:	0c28cb00 	.word	0x0c28cb00
1a002864:	1a00495c 	.word	0x1a00495c

1a002868 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002868:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00286a:	f7ff ffab 	bl	1a0027c4 <Board_SetupMuxing>
    Board_SetupClocking();
1a00286e:	f7ff ffc5 	bl	1a0027fc <Board_SetupClocking>
}
1a002872:	bd08      	pop	{r3, pc}

1a002874 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002874:	4b09      	ldr	r3, [pc, #36]	; (1a00289c <Chip_UART_GetIndex+0x28>)
1a002876:	4298      	cmp	r0, r3
1a002878:	d009      	beq.n	1a00288e <Chip_UART_GetIndex+0x1a>
1a00287a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00287e:	4298      	cmp	r0, r3
1a002880:	d007      	beq.n	1a002892 <Chip_UART_GetIndex+0x1e>
1a002882:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002886:	4298      	cmp	r0, r3
1a002888:	d005      	beq.n	1a002896 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a00288a:	2000      	movs	r0, #0
1a00288c:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a00288e:	2002      	movs	r0, #2
1a002890:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a002892:	2003      	movs	r0, #3
1a002894:	4770      	bx	lr
			return 1;
1a002896:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a002898:	4770      	bx	lr
1a00289a:	bf00      	nop
1a00289c:	400c1000 	.word	0x400c1000

1a0028a0 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0028a0:	b530      	push	{r4, r5, lr}
1a0028a2:	b083      	sub	sp, #12
1a0028a4:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0028a6:	f7ff ffe5 	bl	1a002874 <Chip_UART_GetIndex>
1a0028aa:	2301      	movs	r3, #1
1a0028ac:	461a      	mov	r2, r3
1a0028ae:	4619      	mov	r1, r3
1a0028b0:	4d0e      	ldr	r5, [pc, #56]	; (1a0028ec <Chip_UART_Init+0x4c>)
1a0028b2:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0028b6:	f000 fb5f 	bl	1a002f78 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a0028ba:	2307      	movs	r3, #7
1a0028bc:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0028be:	2300      	movs	r3, #0
1a0028c0:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0028c2:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0028c4:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0028c6:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0028c8:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0028ca:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0028cc:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0028ce:	4b08      	ldr	r3, [pc, #32]	; (1a0028f0 <Chip_UART_Init+0x50>)
1a0028d0:	429c      	cmp	r4, r3
1a0028d2:	d006      	beq.n	1a0028e2 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0028d4:	2303      	movs	r3, #3
1a0028d6:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0028d8:	2310      	movs	r3, #16
1a0028da:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0028dc:	9b01      	ldr	r3, [sp, #4]
}
1a0028de:	b003      	add	sp, #12
1a0028e0:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0028e2:	2300      	movs	r3, #0
1a0028e4:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0028e6:	69a3      	ldr	r3, [r4, #24]
1a0028e8:	9301      	str	r3, [sp, #4]
1a0028ea:	e7f3      	b.n	1a0028d4 <Chip_UART_Init+0x34>
1a0028ec:	1a0049dc 	.word	0x1a0049dc
1a0028f0:	40082000 	.word	0x40082000

1a0028f4 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0028f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0028f8:	b083      	sub	sp, #12
1a0028fa:	4683      	mov	fp, r0
1a0028fc:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0028fe:	f7ff ffb9 	bl	1a002874 <Chip_UART_GetIndex>
1a002902:	4b35      	ldr	r3, [pc, #212]	; (1a0029d8 <Chip_UART_SetBaudFDR+0xe4>)
1a002904:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002908:	f000 fb6e 	bl	1a002fe8 <Chip_Clock_GetRate>
1a00290c:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a00290e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a002912:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a002914:	2300      	movs	r3, #0
1a002916:	9301      	str	r3, [sp, #4]
1a002918:	46a2      	mov	sl, r4
1a00291a:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00291c:	e02a      	b.n	1a002974 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a00291e:	4242      	negs	r2, r0
				div ++;
1a002920:	1c4b      	adds	r3, r1, #1
1a002922:	e017      	b.n	1a002954 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002924:	b30a      	cbz	r2, 1a00296a <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002926:	4617      	mov	r7, r2
			sd = d;
1a002928:	9501      	str	r5, [sp, #4]
			sm = m;
1a00292a:	46a2      	mov	sl, r4
			sdiv = div;
1a00292c:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00292e:	3501      	adds	r5, #1
1a002930:	42ac      	cmp	r4, r5
1a002932:	d91e      	bls.n	1a002972 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002934:	0933      	lsrs	r3, r6, #4
1a002936:	0730      	lsls	r0, r6, #28
1a002938:	fba4 0100 	umull	r0, r1, r4, r0
1a00293c:	fb04 1103 	mla	r1, r4, r3, r1
1a002940:	1962      	adds	r2, r4, r5
1a002942:	fb08 f202 	mul.w	r2, r8, r2
1a002946:	2300      	movs	r3, #0
1a002948:	f000 fe8a 	bl	1a003660 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a00294c:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00294e:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a002950:	2800      	cmp	r0, #0
1a002952:	dbe4      	blt.n	1a00291e <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002954:	4297      	cmp	r7, r2
1a002956:	d3ea      	bcc.n	1a00292e <Chip_UART_SetBaudFDR+0x3a>
1a002958:	2b00      	cmp	r3, #0
1a00295a:	d0e8      	beq.n	1a00292e <Chip_UART_SetBaudFDR+0x3a>
1a00295c:	0c19      	lsrs	r1, r3, #16
1a00295e:	d1e6      	bne.n	1a00292e <Chip_UART_SetBaudFDR+0x3a>
1a002960:	2b02      	cmp	r3, #2
1a002962:	d8df      	bhi.n	1a002924 <Chip_UART_SetBaudFDR+0x30>
1a002964:	2d00      	cmp	r5, #0
1a002966:	d0dd      	beq.n	1a002924 <Chip_UART_SetBaudFDR+0x30>
1a002968:	e7e1      	b.n	1a00292e <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00296a:	4617      	mov	r7, r2
			sd = d;
1a00296c:	9501      	str	r5, [sp, #4]
			sm = m;
1a00296e:	46a2      	mov	sl, r4
			sdiv = div;
1a002970:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002972:	3401      	adds	r4, #1
1a002974:	b11f      	cbz	r7, 1a00297e <Chip_UART_SetBaudFDR+0x8a>
1a002976:	2c0f      	cmp	r4, #15
1a002978:	d801      	bhi.n	1a00297e <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00297a:	2500      	movs	r5, #0
1a00297c:	e7d8      	b.n	1a002930 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00297e:	f1b9 0f00 	cmp.w	r9, #0
1a002982:	d024      	beq.n	1a0029ce <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002984:	f8db 300c 	ldr.w	r3, [fp, #12]
1a002988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00298c:	f8cb 300c 	str.w	r3, [fp, #12]
1a002990:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a002994:	f8cb 3000 	str.w	r3, [fp]
1a002998:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a00299c:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0029a0:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0029a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0029a8:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0029ac:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0029b0:	b2db      	uxtb	r3, r3
1a0029b2:	9901      	ldr	r1, [sp, #4]
1a0029b4:	f001 020f 	and.w	r2, r1, #15
1a0029b8:	4313      	orrs	r3, r2
1a0029ba:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0029be:	0933      	lsrs	r3, r6, #4
1a0029c0:	fb0a f303 	mul.w	r3, sl, r3
1a0029c4:	448a      	add	sl, r1
1a0029c6:	fb09 f90a 	mul.w	r9, r9, sl
1a0029ca:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0029ce:	4648      	mov	r0, r9
1a0029d0:	b003      	add	sp, #12
1a0029d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0029d6:	bf00      	nop
1a0029d8:	1a0049d4 	.word	0x1a0049d4

1a0029dc <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0029dc:	4b03      	ldr	r3, [pc, #12]	; (1a0029ec <Chip_ADC_GetClockIndex+0x10>)
1a0029de:	4298      	cmp	r0, r3
1a0029e0:	d001      	beq.n	1a0029e6 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0029e2:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0029e4:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0029e6:	2004      	movs	r0, #4
1a0029e8:	4770      	bx	lr
1a0029ea:	bf00      	nop
1a0029ec:	400e4000 	.word	0x400e4000

1a0029f0 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0029f0:	b570      	push	{r4, r5, r6, lr}
1a0029f2:	460d      	mov	r5, r1
1a0029f4:	4614      	mov	r4, r2
1a0029f6:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0029f8:	f7ff fff0 	bl	1a0029dc <Chip_ADC_GetClockIndex>
1a0029fc:	f000 faf4 	bl	1a002fe8 <Chip_Clock_GetRate>
	if (burstMode) {
1a002a00:	b965      	cbnz	r5, 1a002a1c <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a002a02:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a002a06:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a002a0a:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a002a0e:	0064      	lsls	r4, r4, #1
1a002a10:	fbb0 f0f4 	udiv	r0, r0, r4
1a002a14:	b2c0      	uxtb	r0, r0
1a002a16:	3801      	subs	r0, #1
	return div;
}
1a002a18:	b2c0      	uxtb	r0, r0
1a002a1a:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a002a1c:	fb04 f406 	mul.w	r4, r4, r6
1a002a20:	e7f3      	b.n	1a002a0a <getClkDiv+0x1a>
1a002a22:	Address 0x000000001a002a22 is out of bounds.


1a002a24 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a002a24:	b538      	push	{r3, r4, r5, lr}
1a002a26:	4605      	mov	r5, r0
1a002a28:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a002a2a:	f7ff ffd7 	bl	1a0029dc <Chip_ADC_GetClockIndex>
1a002a2e:	2301      	movs	r3, #1
1a002a30:	461a      	mov	r2, r3
1a002a32:	4619      	mov	r1, r3
1a002a34:	f000 faa0 	bl	1a002f78 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a002a38:	2100      	movs	r1, #0
1a002a3a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002a3c:	4a08      	ldr	r2, [pc, #32]	; (1a002a60 <Chip_ADC_Init+0x3c>)
1a002a3e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002a40:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002a42:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002a44:	230b      	movs	r3, #11
1a002a46:	4628      	mov	r0, r5
1a002a48:	f7ff ffd2 	bl	1a0029f0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002a4c:	0200      	lsls	r0, r0, #8
1a002a4e:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002a52:	7920      	ldrb	r0, [r4, #4]
1a002a54:	0440      	lsls	r0, r0, #17
1a002a56:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002a5a:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a002a5c:	6028      	str	r0, [r5, #0]
}
1a002a5e:	bd38      	pop	{r3, r4, r5, pc}
1a002a60:	00061a80 	.word	0x00061a80

1a002a64 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002a64:	b570      	push	{r4, r5, r6, lr}
1a002a66:	4605      	mov	r5, r0
1a002a68:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a002a6a:	6804      	ldr	r4, [r0, #0]
1a002a6c:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002a70:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002a74:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a002a76:	790b      	ldrb	r3, [r1, #4]
1a002a78:	f1c3 030b 	rsb	r3, r3, #11
1a002a7c:	b2db      	uxtb	r3, r3
1a002a7e:	7949      	ldrb	r1, [r1, #5]
1a002a80:	f7ff ffb6 	bl	1a0029f0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002a84:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002a88:	7930      	ldrb	r0, [r6, #4]
1a002a8a:	0440      	lsls	r0, r0, #17
1a002a8c:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a002a90:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a002a92:	6028      	str	r0, [r5, #0]
}
1a002a94:	bd70      	pop	{r4, r5, r6, pc}

1a002a96 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a002a96:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a002a98:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a002a9a:	680a      	ldr	r2, [r1, #0]
1a002a9c:	f7ff ffe2 	bl	1a002a64 <Chip_ADC_SetSampleRate>
}
1a002aa0:	bd08      	pop	{r3, pc}
1a002aa2:	Address 0x000000001a002aa2 is out of bounds.


1a002aa4 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002aa4:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a002aa6:	680b      	ldr	r3, [r1, #0]
1a002aa8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002aac:	d002      	beq.n	1a002ab4 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002aae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002ab2:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a002ab4:	4607      	mov	r7, r0
1a002ab6:	2501      	movs	r5, #1
1a002ab8:	e03b      	b.n	1a002b32 <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a002aba:	694b      	ldr	r3, [r1, #20]
1a002abc:	fb03 f302 	mul.w	r3, r3, r2
1a002ac0:	fbb3 f3f5 	udiv	r3, r3, r5
1a002ac4:	e014      	b.n	1a002af0 <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a002ac6:	461c      	mov	r4, r3
1a002ac8:	e020      	b.n	1a002b0c <pll_calc_divs+0x68>
		return -val;
1a002aca:	f1cc 0c00 	rsb	ip, ip, #0
1a002ace:	e020      	b.n	1a002b12 <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a002ad0:	3201      	adds	r2, #1
1a002ad2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a002ad6:	dc26      	bgt.n	1a002b26 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a002ad8:	680c      	ldr	r4, [r1, #0]
1a002ada:	f014 0f40 	tst.w	r4, #64	; 0x40
1a002ade:	d0ec      	beq.n	1a002aba <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a002ae0:	1c73      	adds	r3, r6, #1
1a002ae2:	fa02 fc03 	lsl.w	ip, r2, r3
1a002ae6:	694b      	ldr	r3, [r1, #20]
1a002ae8:	fb03 f30c 	mul.w	r3, r3, ip
1a002aec:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a002af0:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a002b40 <pll_calc_divs+0x9c>
1a002af4:	4563      	cmp	r3, ip
1a002af6:	d9eb      	bls.n	1a002ad0 <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a002af8:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a002b44 <pll_calc_divs+0xa0>
1a002afc:	4563      	cmp	r3, ip
1a002afe:	d812      	bhi.n	1a002b26 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a002b00:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002b04:	d1df      	bne.n	1a002ac6 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a002b06:	1c74      	adds	r4, r6, #1
1a002b08:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a002b0c:	ebb0 0c04 	subs.w	ip, r0, r4
1a002b10:	d4db      	bmi.n	1a002aca <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a002b12:	4567      	cmp	r7, ip
1a002b14:	d9dc      	bls.n	1a002ad0 <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a002b16:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a002b18:	1c77      	adds	r7, r6, #1
1a002b1a:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a002b1c:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a002b1e:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a002b20:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a002b22:	4667      	mov	r7, ip
1a002b24:	e7d4      	b.n	1a002ad0 <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a002b26:	3601      	adds	r6, #1
1a002b28:	2e03      	cmp	r6, #3
1a002b2a:	dc01      	bgt.n	1a002b30 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a002b2c:	2201      	movs	r2, #1
1a002b2e:	e7d0      	b.n	1a002ad2 <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a002b30:	3501      	adds	r5, #1
1a002b32:	2d04      	cmp	r5, #4
1a002b34:	dc01      	bgt.n	1a002b3a <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a002b36:	2600      	movs	r6, #0
1a002b38:	e7f6      	b.n	1a002b28 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a002b3a:	bcf0      	pop	{r4, r5, r6, r7}
1a002b3c:	4770      	bx	lr
1a002b3e:	bf00      	nop
1a002b40:	094c5eff 	.word	0x094c5eff
1a002b44:	1312d000 	.word	0x1312d000

1a002b48 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a002b48:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002b4a:	b099      	sub	sp, #100	; 0x64
1a002b4c:	4605      	mov	r5, r0
1a002b4e:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002b50:	225c      	movs	r2, #92	; 0x5c
1a002b52:	2100      	movs	r1, #0
1a002b54:	a801      	add	r0, sp, #4
1a002b56:	f001 f8ac 	bl	1a003cb2 <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a002b5a:	2380      	movs	r3, #128	; 0x80
1a002b5c:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002b5e:	6963      	ldr	r3, [r4, #20]
1a002b60:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002b62:	7923      	ldrb	r3, [r4, #4]
1a002b64:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a002b68:	4669      	mov	r1, sp
1a002b6a:	4628      	mov	r0, r5
1a002b6c:	f7ff ff9a 	bl	1a002aa4 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002b70:	9b06      	ldr	r3, [sp, #24]
1a002b72:	42ab      	cmp	r3, r5
1a002b74:	d027      	beq.n	1a002bc6 <pll_get_frac+0x7e>
	if (val < 0)
1a002b76:	1aeb      	subs	r3, r5, r3
1a002b78:	d42e      	bmi.n	1a002bd8 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a002b7a:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002b7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002b82:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002b84:	6963      	ldr	r3, [r4, #20]
1a002b86:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a002b88:	7923      	ldrb	r3, [r4, #4]
1a002b8a:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002b8e:	a910      	add	r1, sp, #64	; 0x40
1a002b90:	4628      	mov	r0, r5
1a002b92:	f7ff ff87 	bl	1a002aa4 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a002b96:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a002b98:	42ab      	cmp	r3, r5
1a002b9a:	d01f      	beq.n	1a002bdc <pll_get_frac+0x94>
	if (val < 0)
1a002b9c:	1aeb      	subs	r3, r5, r3
1a002b9e:	d425      	bmi.n	1a002bec <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002ba0:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002ba2:	4b2b      	ldr	r3, [pc, #172]	; (1a002c50 <pll_get_frac+0x108>)
1a002ba4:	429d      	cmp	r5, r3
1a002ba6:	d923      	bls.n	1a002bf0 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a002ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a002baa:	1aed      	subs	r5, r5, r3
1a002bac:	d433      	bmi.n	1a002c16 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002bae:	42ae      	cmp	r6, r5
1a002bb0:	dc3b      	bgt.n	1a002c2a <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002bb2:	42be      	cmp	r6, r7
1a002bb4:	dc31      	bgt.n	1a002c1a <pll_get_frac+0xd2>
			*ppll = pll[0];
1a002bb6:	466d      	mov	r5, sp
1a002bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002bbc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002bc0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002bc4:	e006      	b.n	1a002bd4 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a002bc6:	466d      	mov	r5, sp
1a002bc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002bca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002bcc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002bd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a002bd4:	b019      	add	sp, #100	; 0x64
1a002bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a002bd8:	425b      	negs	r3, r3
1a002bda:	e7ce      	b.n	1a002b7a <pll_get_frac+0x32>
		*ppll = pll[2];
1a002bdc:	ad10      	add	r5, sp, #64	; 0x40
1a002bde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002be0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002be2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002be6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a002bea:	e7f3      	b.n	1a002bd4 <pll_get_frac+0x8c>
		return -val;
1a002bec:	425b      	negs	r3, r3
1a002bee:	e7d7      	b.n	1a002ba0 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a002bf0:	2340      	movs	r3, #64	; 0x40
1a002bf2:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a002bf4:	6963      	ldr	r3, [r4, #20]
1a002bf6:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a002bf8:	a908      	add	r1, sp, #32
1a002bfa:	4628      	mov	r0, r5
1a002bfc:	f7ff ff52 	bl	1a002aa4 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a002c00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a002c02:	42ab      	cmp	r3, r5
1a002c04:	d1d0      	bne.n	1a002ba8 <pll_get_frac+0x60>
			*ppll = pll[1];
1a002c06:	ad08      	add	r5, sp, #32
1a002c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c0c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a002c14:	e7de      	b.n	1a002bd4 <pll_get_frac+0x8c>
		return -val;
1a002c16:	426d      	negs	r5, r5
1a002c18:	e7c9      	b.n	1a002bae <pll_get_frac+0x66>
			*ppll = pll[2];
1a002c1a:	ad10      	add	r5, sp, #64	; 0x40
1a002c1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c20:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c28:	e7d4      	b.n	1a002bd4 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a002c2a:	42af      	cmp	r7, r5
1a002c2c:	db07      	blt.n	1a002c3e <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002c2e:	ad08      	add	r5, sp, #32
1a002c30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c34:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c3c:	e7ca      	b.n	1a002bd4 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002c3e:	ad10      	add	r5, sp, #64	; 0x40
1a002c40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002c42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002c44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002c48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002c4c:	e7c2      	b.n	1a002bd4 <pll_get_frac+0x8c>
1a002c4e:	bf00      	nop
1a002c50:	068e7780 	.word	0x068e7780

1a002c54 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002c54:	b430      	push	{r4, r5}
1a002c56:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a002c58:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a002c5a:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002c5c:	e000      	b.n	1a002c60 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002c5e:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002c60:	281c      	cmp	r0, #28
1a002c62:	d118      	bne.n	1a002c96 <Chip_Clock_FindBaseClock+0x42>
1a002c64:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002c68:	0051      	lsls	r1, r2, #1
1a002c6a:	4a0c      	ldr	r2, [pc, #48]	; (1a002c9c <Chip_Clock_FindBaseClock+0x48>)
1a002c6c:	440a      	add	r2, r1
1a002c6e:	7914      	ldrb	r4, [r2, #4]
1a002c70:	4284      	cmp	r4, r0
1a002c72:	d010      	beq.n	1a002c96 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002c74:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a002c78:	004a      	lsls	r2, r1, #1
1a002c7a:	4908      	ldr	r1, [pc, #32]	; (1a002c9c <Chip_Clock_FindBaseClock+0x48>)
1a002c7c:	5a8a      	ldrh	r2, [r1, r2]
1a002c7e:	42aa      	cmp	r2, r5
1a002c80:	d8ed      	bhi.n	1a002c5e <Chip_Clock_FindBaseClock+0xa>
1a002c82:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a002c86:	0051      	lsls	r1, r2, #1
1a002c88:	4a04      	ldr	r2, [pc, #16]	; (1a002c9c <Chip_Clock_FindBaseClock+0x48>)
1a002c8a:	440a      	add	r2, r1
1a002c8c:	8852      	ldrh	r2, [r2, #2]
1a002c8e:	42aa      	cmp	r2, r5
1a002c90:	d3e5      	bcc.n	1a002c5e <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002c92:	4620      	mov	r0, r4
1a002c94:	e7e4      	b.n	1a002c60 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002c96:	bc30      	pop	{r4, r5}
1a002c98:	4770      	bx	lr
1a002c9a:	bf00      	nop
1a002c9c:	1a0049f0 	.word	0x1a0049f0

1a002ca0 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002ca0:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002ca2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002ca6:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002ca8:	4a0d      	ldr	r2, [pc, #52]	; (1a002ce0 <Chip_Clock_EnableCrystal+0x40>)
1a002caa:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a002cac:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002cb0:	6992      	ldr	r2, [r2, #24]
1a002cb2:	428a      	cmp	r2, r1
1a002cb4:	d001      	beq.n	1a002cba <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002cb6:	4a0a      	ldr	r2, [pc, #40]	; (1a002ce0 <Chip_Clock_EnableCrystal+0x40>)
1a002cb8:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a002cba:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a002cbe:	4a09      	ldr	r2, [pc, #36]	; (1a002ce4 <Chip_Clock_EnableCrystal+0x44>)
1a002cc0:	6811      	ldr	r1, [r2, #0]
1a002cc2:	4a09      	ldr	r2, [pc, #36]	; (1a002ce8 <Chip_Clock_EnableCrystal+0x48>)
1a002cc4:	4291      	cmp	r1, r2
1a002cc6:	d901      	bls.n	1a002ccc <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a002cc8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002ccc:	4a04      	ldr	r2, [pc, #16]	; (1a002ce0 <Chip_Clock_EnableCrystal+0x40>)
1a002cce:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a002cd0:	9b01      	ldr	r3, [sp, #4]
1a002cd2:	1e5a      	subs	r2, r3, #1
1a002cd4:	9201      	str	r2, [sp, #4]
1a002cd6:	2b00      	cmp	r3, #0
1a002cd8:	d1fa      	bne.n	1a002cd0 <Chip_Clock_EnableCrystal+0x30>
}
1a002cda:	b002      	add	sp, #8
1a002cdc:	4770      	bx	lr
1a002cde:	bf00      	nop
1a002ce0:	40050000 	.word	0x40050000
1a002ce4:	1a004958 	.word	0x1a004958
1a002ce8:	01312cff 	.word	0x01312cff

1a002cec <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a002cec:	3012      	adds	r0, #18
1a002cee:	4b05      	ldr	r3, [pc, #20]	; (1a002d04 <Chip_Clock_GetDividerSource+0x18>)
1a002cf0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a002cf4:	f010 0f01 	tst.w	r0, #1
1a002cf8:	d102      	bne.n	1a002d00 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002cfa:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002cfe:	4770      	bx	lr
		return CLKINPUT_PD;
1a002d00:	2011      	movs	r0, #17
}
1a002d02:	4770      	bx	lr
1a002d04:	40050000 	.word	0x40050000

1a002d08 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a002d08:	f100 0212 	add.w	r2, r0, #18
1a002d0c:	4b03      	ldr	r3, [pc, #12]	; (1a002d1c <Chip_Clock_GetDividerDivisor+0x14>)
1a002d0e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a002d12:	4b03      	ldr	r3, [pc, #12]	; (1a002d20 <Chip_Clock_GetDividerDivisor+0x18>)
1a002d14:	5c18      	ldrb	r0, [r3, r0]
}
1a002d16:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a002d1a:	4770      	bx	lr
1a002d1c:	40050000 	.word	0x40050000
1a002d20:	1a0049e8 	.word	0x1a0049e8

1a002d24 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002d24:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002d26:	2810      	cmp	r0, #16
1a002d28:	d80a      	bhi.n	1a002d40 <Chip_Clock_GetClockInputHz+0x1c>
1a002d2a:	e8df f000 	tbb	[pc, r0]
1a002d2e:	0b42      	.short	0x0b42
1a002d30:	091f160d 	.word	0x091f160d
1a002d34:	2b282522 	.word	0x2b282522
1a002d38:	322e0909 	.word	0x322e0909
1a002d3c:	3a36      	.short	0x3a36
1a002d3e:	3e          	.byte	0x3e
1a002d3f:	00          	.byte	0x00
	uint32_t rate = 0;
1a002d40:	2000      	movs	r0, #0
1a002d42:	e038      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a002d44:	481e      	ldr	r0, [pc, #120]	; (1a002dc0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002d46:	e036      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002d48:	4b1e      	ldr	r3, [pc, #120]	; (1a002dc4 <Chip_Clock_GetClockInputHz+0xa0>)
1a002d4a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002d4e:	f003 0307 	and.w	r3, r3, #7
1a002d52:	2b04      	cmp	r3, #4
1a002d54:	d130      	bne.n	1a002db8 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a002d56:	2000      	movs	r0, #0
1a002d58:	e02d      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002d5a:	4b1a      	ldr	r3, [pc, #104]	; (1a002dc4 <Chip_Clock_GetClockInputHz+0xa0>)
1a002d5c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002d60:	f003 0307 	and.w	r3, r3, #7
1a002d64:	2b04      	cmp	r3, #4
1a002d66:	d029      	beq.n	1a002dbc <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a002d68:	4817      	ldr	r0, [pc, #92]	; (1a002dc8 <Chip_Clock_GetClockInputHz+0xa4>)
1a002d6a:	e024      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a002d6c:	4b17      	ldr	r3, [pc, #92]	; (1a002dcc <Chip_Clock_GetClockInputHz+0xa8>)
1a002d6e:	6818      	ldr	r0, [r3, #0]
		break;
1a002d70:	e021      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a002d72:	4b17      	ldr	r3, [pc, #92]	; (1a002dd0 <Chip_Clock_GetClockInputHz+0xac>)
1a002d74:	6818      	ldr	r0, [r3, #0]
		break;
1a002d76:	e01e      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002d78:	4b16      	ldr	r3, [pc, #88]	; (1a002dd4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002d7a:	6818      	ldr	r0, [r3, #0]
		break;
1a002d7c:	e01b      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002d7e:	4b15      	ldr	r3, [pc, #84]	; (1a002dd4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002d80:	6858      	ldr	r0, [r3, #4]
		break;
1a002d82:	e018      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002d84:	f000 f86a 	bl	1a002e5c <Chip_Clock_GetMainPLLHz>
		break;
1a002d88:	e015      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002d8a:	2100      	movs	r1, #0
1a002d8c:	f000 f89c 	bl	1a002ec8 <Chip_Clock_GetDivRate>
		break;
1a002d90:	e011      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002d92:	2101      	movs	r1, #1
1a002d94:	f000 f898 	bl	1a002ec8 <Chip_Clock_GetDivRate>
		break;
1a002d98:	e00d      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002d9a:	2102      	movs	r1, #2
1a002d9c:	f000 f894 	bl	1a002ec8 <Chip_Clock_GetDivRate>
		break;
1a002da0:	e009      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002da2:	2103      	movs	r1, #3
1a002da4:	f000 f890 	bl	1a002ec8 <Chip_Clock_GetDivRate>
		break;
1a002da8:	e005      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002daa:	2104      	movs	r1, #4
1a002dac:	f000 f88c 	bl	1a002ec8 <Chip_Clock_GetDivRate>
		break;
1a002db0:	e001      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a002db2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002db6:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a002db8:	4803      	ldr	r0, [pc, #12]	; (1a002dc8 <Chip_Clock_GetClockInputHz+0xa4>)
1a002dba:	e7fc      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a002dbc:	4806      	ldr	r0, [pc, #24]	; (1a002dd8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002dbe:	e7fa      	b.n	1a002db6 <Chip_Clock_GetClockInputHz+0x92>
1a002dc0:	00b71b00 	.word	0x00b71b00
1a002dc4:	40043000 	.word	0x40043000
1a002dc8:	017d7840 	.word	0x017d7840
1a002dcc:	1a00492c 	.word	0x1a00492c
1a002dd0:	1a004958 	.word	0x1a004958
1a002dd4:	10002ae8 	.word	0x10002ae8
1a002dd8:	02faf080 	.word	0x02faf080

1a002ddc <Chip_Clock_CalcMainPLLValue>:
{
1a002ddc:	b538      	push	{r3, r4, r5, lr}
1a002dde:	4605      	mov	r5, r0
1a002de0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a002de2:	7908      	ldrb	r0, [r1, #4]
1a002de4:	f7ff ff9e 	bl	1a002d24 <Chip_Clock_GetClockInputHz>
1a002de8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002dea:	4b19      	ldr	r3, [pc, #100]	; (1a002e50 <Chip_Clock_CalcMainPLLValue+0x74>)
1a002dec:	442b      	add	r3, r5
1a002dee:	4a19      	ldr	r2, [pc, #100]	; (1a002e54 <Chip_Clock_CalcMainPLLValue+0x78>)
1a002df0:	4293      	cmp	r3, r2
1a002df2:	d821      	bhi.n	1a002e38 <Chip_Clock_CalcMainPLLValue+0x5c>
1a002df4:	b318      	cbz	r0, 1a002e3e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a002df6:	2380      	movs	r3, #128	; 0x80
1a002df8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002dfa:	2300      	movs	r3, #0
1a002dfc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002dfe:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002e00:	fbb5 f3f0 	udiv	r3, r5, r0
1a002e04:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a002e06:	4a14      	ldr	r2, [pc, #80]	; (1a002e58 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002e08:	4295      	cmp	r5, r2
1a002e0a:	d903      	bls.n	1a002e14 <Chip_Clock_CalcMainPLLValue+0x38>
1a002e0c:	fb03 f000 	mul.w	r0, r3, r0
1a002e10:	42a8      	cmp	r0, r5
1a002e12:	d007      	beq.n	1a002e24 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a002e14:	4621      	mov	r1, r4
1a002e16:	4628      	mov	r0, r5
1a002e18:	f7ff fe96 	bl	1a002b48 <pll_get_frac>
		if (!ppll->nsel) {
1a002e1c:	68a3      	ldr	r3, [r4, #8]
1a002e1e:	b18b      	cbz	r3, 1a002e44 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002e20:	3b01      	subs	r3, #1
1a002e22:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002e24:	6923      	ldr	r3, [r4, #16]
1a002e26:	b183      	cbz	r3, 1a002e4a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002e28:	68e2      	ldr	r2, [r4, #12]
1a002e2a:	b10a      	cbz	r2, 1a002e30 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002e2c:	3a01      	subs	r2, #1
1a002e2e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002e30:	3b01      	subs	r3, #1
1a002e32:	6123      	str	r3, [r4, #16]
	return 0;
1a002e34:	2000      	movs	r0, #0
}
1a002e36:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002e38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e3c:	e7fb      	b.n	1a002e36 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002e3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e42:	e7f8      	b.n	1a002e36 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002e44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e48:	e7f5      	b.n	1a002e36 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002e4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002e4e:	e7f2      	b.n	1a002e36 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002e50:	ff6b3a10 	.word	0xff6b3a10
1a002e54:	0b940510 	.word	0x0b940510
1a002e58:	094c5eff 	.word	0x094c5eff

1a002e5c <Chip_Clock_GetMainPLLHz>:
{
1a002e5c:	b530      	push	{r4, r5, lr}
1a002e5e:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002e60:	4d17      	ldr	r5, [pc, #92]	; (1a002ec0 <Chip_Clock_GetMainPLLHz+0x64>)
1a002e62:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002e64:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002e68:	f7ff ff5c 	bl	1a002d24 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002e6c:	4b15      	ldr	r3, [pc, #84]	; (1a002ec4 <Chip_Clock_GetMainPLLHz+0x68>)
1a002e6e:	681b      	ldr	r3, [r3, #0]
1a002e70:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002e72:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a002e74:	f013 0f01 	tst.w	r3, #1
1a002e78:	d01f      	beq.n	1a002eba <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a002e7a:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002e7e:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002e82:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002e86:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002e8a:	3301      	adds	r3, #1
	n = nsel + 1;
1a002e8c:	3201      	adds	r2, #1
	p = ptab[psel];
1a002e8e:	f10d 0c08 	add.w	ip, sp, #8
1a002e92:	4461      	add	r1, ip
1a002e94:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002e98:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002e9c:	d108      	bne.n	1a002eb0 <Chip_Clock_GetMainPLLHz+0x54>
1a002e9e:	b93d      	cbnz	r5, 1a002eb0 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002ea0:	0049      	lsls	r1, r1, #1
1a002ea2:	fbb3 f3f1 	udiv	r3, r3, r1
1a002ea6:	fbb0 f0f2 	udiv	r0, r0, r2
1a002eaa:	fb00 f003 	mul.w	r0, r0, r3
1a002eae:	e005      	b.n	1a002ebc <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a002eb0:	fbb0 f0f2 	udiv	r0, r0, r2
1a002eb4:	fb03 f000 	mul.w	r0, r3, r0
1a002eb8:	e000      	b.n	1a002ebc <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a002eba:	2000      	movs	r0, #0
}
1a002ebc:	b003      	add	sp, #12
1a002ebe:	bd30      	pop	{r4, r5, pc}
1a002ec0:	40050000 	.word	0x40050000
1a002ec4:	1a0049e4 	.word	0x1a0049e4

1a002ec8 <Chip_Clock_GetDivRate>:
{
1a002ec8:	b538      	push	{r3, r4, r5, lr}
1a002eca:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002ecc:	4608      	mov	r0, r1
1a002ece:	f7ff ff0d 	bl	1a002cec <Chip_Clock_GetDividerSource>
1a002ed2:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002ed4:	4620      	mov	r0, r4
1a002ed6:	f7ff ff17 	bl	1a002d08 <Chip_Clock_GetDividerDivisor>
1a002eda:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002edc:	4628      	mov	r0, r5
1a002ede:	f7ff ff21 	bl	1a002d24 <Chip_Clock_GetClockInputHz>
1a002ee2:	3401      	adds	r4, #1
}
1a002ee4:	fbb0 f0f4 	udiv	r0, r0, r4
1a002ee8:	bd38      	pop	{r3, r4, r5, pc}
1a002eea:	Address 0x000000001a002eea is out of bounds.


1a002eec <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002eec:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002eee:	f100 0416 	add.w	r4, r0, #22
1a002ef2:	00a4      	lsls	r4, r4, #2
1a002ef4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002ef8:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002efc:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002efe:	281b      	cmp	r0, #27
1a002f00:	d813      	bhi.n	1a002f2a <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002f02:	2911      	cmp	r1, #17
1a002f04:	d01a      	beq.n	1a002f3c <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002f06:	4d0e      	ldr	r5, [pc, #56]	; (1a002f40 <Chip_Clock_SetBaseClock+0x54>)
1a002f08:	4025      	ands	r5, r4

			if (autoblocken) {
1a002f0a:	b10a      	cbz	r2, 1a002f10 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002f0c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002f10:	b10b      	cbz	r3, 1a002f16 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002f12:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002f16:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002f1a:	3016      	adds	r0, #22
1a002f1c:	0080      	lsls	r0, r0, #2
1a002f1e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002f22:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002f26:	6045      	str	r5, [r0, #4]
1a002f28:	e008      	b.n	1a002f3c <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002f2a:	f044 0401 	orr.w	r4, r4, #1
1a002f2e:	3016      	adds	r0, #22
1a002f30:	0080      	lsls	r0, r0, #2
1a002f32:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002f36:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002f3a:	6044      	str	r4, [r0, #4]
	}
}
1a002f3c:	bc30      	pop	{r4, r5}
1a002f3e:	4770      	bx	lr
1a002f40:	e0fff7fe 	.word	0xe0fff7fe

1a002f44 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002f44:	281b      	cmp	r0, #27
1a002f46:	d80c      	bhi.n	1a002f62 <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002f48:	3016      	adds	r0, #22
1a002f4a:	0080      	lsls	r0, r0, #2
1a002f4c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002f50:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002f54:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002f56:	f010 0f01 	tst.w	r0, #1
1a002f5a:	d104      	bne.n	1a002f66 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002f5c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002f60:	4770      	bx	lr
		return CLKINPUT_PD;
1a002f62:	2011      	movs	r0, #17
1a002f64:	4770      	bx	lr
		return CLKINPUT_PD;
1a002f66:	2011      	movs	r0, #17
}
1a002f68:	4770      	bx	lr

1a002f6a <Chip_Clock_GetBaseClocktHz>:
{
1a002f6a:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002f6c:	f7ff ffea 	bl	1a002f44 <Chip_Clock_GetBaseClock>
1a002f70:	f7ff fed8 	bl	1a002d24 <Chip_Clock_GetClockInputHz>
}
1a002f74:	bd08      	pop	{r3, pc}
1a002f76:	Address 0x000000001a002f76 is out of bounds.


1a002f78 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002f78:	b969      	cbnz	r1, 1a002f96 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a002f7a:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002f7c:	b10a      	cbz	r2, 1a002f82 <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002f7e:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002f82:	2b02      	cmp	r3, #2
1a002f84:	d009      	beq.n	1a002f9a <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002f86:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002f8a:	d209      	bcs.n	1a002fa0 <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002f8c:	3020      	adds	r0, #32
1a002f8e:	4b07      	ldr	r3, [pc, #28]	; (1a002fac <Chip_Clock_EnableOpts+0x34>)
1a002f90:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002f94:	4770      	bx	lr
		reg |= (1 << 1);
1a002f96:	2103      	movs	r1, #3
1a002f98:	e7f0      	b.n	1a002f7c <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002f9a:	f041 0120 	orr.w	r1, r1, #32
1a002f9e:	e7f2      	b.n	1a002f86 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002fa0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002fa4:	4b02      	ldr	r3, [pc, #8]	; (1a002fb0 <Chip_Clock_EnableOpts+0x38>)
1a002fa6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002faa:	4770      	bx	lr
1a002fac:	40051000 	.word	0x40051000
1a002fb0:	40052000 	.word	0x40052000

1a002fb4 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002fb4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002fb8:	d208      	bcs.n	1a002fcc <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002fba:	4a09      	ldr	r2, [pc, #36]	; (1a002fe0 <Chip_Clock_Enable+0x2c>)
1a002fbc:	3020      	adds	r0, #32
1a002fbe:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002fc2:	f043 0301 	orr.w	r3, r3, #1
1a002fc6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002fca:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002fcc:	4a05      	ldr	r2, [pc, #20]	; (1a002fe4 <Chip_Clock_Enable+0x30>)
1a002fce:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002fd2:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002fd6:	f043 0301 	orr.w	r3, r3, #1
1a002fda:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002fde:	4770      	bx	lr
1a002fe0:	40051000 	.word	0x40051000
1a002fe4:	40052000 	.word	0x40052000

1a002fe8 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002fe8:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002fea:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002fee:	d309      	bcc.n	1a003004 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002ff0:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a002ff4:	4a0d      	ldr	r2, [pc, #52]	; (1a00302c <Chip_Clock_GetRate+0x44>)
1a002ff6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002ffa:	f014 0f01 	tst.w	r4, #1
1a002ffe:	d107      	bne.n	1a003010 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a003000:	2000      	movs	r0, #0
	}

	return rate;
}
1a003002:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a003004:	f100 0320 	add.w	r3, r0, #32
1a003008:	4a09      	ldr	r2, [pc, #36]	; (1a003030 <Chip_Clock_GetRate+0x48>)
1a00300a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a00300e:	e7f4      	b.n	1a002ffa <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a003010:	f7ff fe20 	bl	1a002c54 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a003014:	f7ff ffa9 	bl	1a002f6a <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a003018:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a00301c:	d103      	bne.n	1a003026 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a00301e:	2301      	movs	r3, #1
		rate = rate / div;
1a003020:	fbb0 f0f3 	udiv	r0, r0, r3
1a003024:	e7ed      	b.n	1a003002 <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a003026:	2302      	movs	r3, #2
1a003028:	e7fa      	b.n	1a003020 <Chip_Clock_GetRate+0x38>
1a00302a:	bf00      	nop
1a00302c:	40052000 	.word	0x40052000
1a003030:	40051000 	.word	0x40051000

1a003034 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a003034:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a003036:	2069      	movs	r0, #105	; 0x69
1a003038:	f7ff ffd6 	bl	1a002fe8 <Chip_Clock_GetRate>
1a00303c:	4b01      	ldr	r3, [pc, #4]	; (1a003044 <SystemCoreClockUpdate+0x10>)
1a00303e:	6018      	str	r0, [r3, #0]
}
1a003040:	bd08      	pop	{r3, pc}
1a003042:	bf00      	nop
1a003044:	10002b4c 	.word	0x10002b4c

1a003048 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a003048:	4770      	bx	lr
1a00304a:	Address 0x000000001a00304a is out of bounds.


1a00304c <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a00304c:	b570      	push	{r4, r5, r6, lr}
1a00304e:	b08a      	sub	sp, #40	; 0x28
1a003050:	4605      	mov	r5, r0
1a003052:	460e      	mov	r6, r1
1a003054:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a003056:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00305a:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a00305c:	2806      	cmp	r0, #6
1a00305e:	d018      	beq.n	1a003092 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a003060:	2300      	movs	r3, #0
1a003062:	2201      	movs	r2, #1
1a003064:	4629      	mov	r1, r5
1a003066:	2004      	movs	r0, #4
1a003068:	f7ff ff40 	bl	1a002eec <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a00306c:	4a49      	ldr	r2, [pc, #292]	; (1a003194 <Chip_SetupCoreClock+0x148>)
1a00306e:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a003070:	f043 0301 	orr.w	r3, r3, #1
1a003074:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a003076:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00307a:	a901      	add	r1, sp, #4
1a00307c:	4630      	mov	r0, r6
1a00307e:	f7ff fead 	bl	1a002ddc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a003082:	4b45      	ldr	r3, [pc, #276]	; (1a003198 <Chip_SetupCoreClock+0x14c>)
1a003084:	429e      	cmp	r6, r3
1a003086:	d916      	bls.n	1a0030b6 <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a003088:	9b01      	ldr	r3, [sp, #4]
1a00308a:	f013 0f40 	tst.w	r3, #64	; 0x40
1a00308e:	d003      	beq.n	1a003098 <Chip_SetupCoreClock+0x4c>
1a003090:	e7fe      	b.n	1a003090 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a003092:	f7ff fe05 	bl	1a002ca0 <Chip_Clock_EnableCrystal>
1a003096:	e7e3      	b.n	1a003060 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a003098:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00309c:	d005      	beq.n	1a0030aa <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a00309e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0030a2:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a0030a4:	2500      	movs	r5, #0
			direct = 1;
1a0030a6:	2601      	movs	r6, #1
1a0030a8:	e007      	b.n	1a0030ba <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a0030aa:	9b04      	ldr	r3, [sp, #16]
1a0030ac:	3301      	adds	r3, #1
1a0030ae:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a0030b0:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a0030b2:	2600      	movs	r6, #0
1a0030b4:	e001      	b.n	1a0030ba <Chip_SetupCoreClock+0x6e>
1a0030b6:	2500      	movs	r5, #0
1a0030b8:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a0030ba:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0030be:	9b01      	ldr	r3, [sp, #4]
1a0030c0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0030c4:	9a05      	ldr	r2, [sp, #20]
1a0030c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0030ca:	9a03      	ldr	r2, [sp, #12]
1a0030cc:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0030d0:	9a04      	ldr	r2, [sp, #16]
1a0030d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0030d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0030da:	4a2e      	ldr	r2, [pc, #184]	; (1a003194 <Chip_SetupCoreClock+0x148>)
1a0030dc:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0030de:	4b2d      	ldr	r3, [pc, #180]	; (1a003194 <Chip_SetupCoreClock+0x148>)
1a0030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a0030e2:	f013 0f01 	tst.w	r3, #1
1a0030e6:	d0fa      	beq.n	1a0030de <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0030e8:	2300      	movs	r3, #0
1a0030ea:	2201      	movs	r2, #1
1a0030ec:	2109      	movs	r1, #9
1a0030ee:	2004      	movs	r0, #4
1a0030f0:	f7ff fefc 	bl	1a002eec <Chip_Clock_SetBaseClock>

	if (direct) {
1a0030f4:	b1fe      	cbz	r6, 1a003136 <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a0030f6:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0030fa:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a0030fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0030fe:	1e5a      	subs	r2, r3, #1
1a003100:	9209      	str	r2, [sp, #36]	; 0x24
1a003102:	2b00      	cmp	r3, #0
1a003104:	d1fa      	bne.n	1a0030fc <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a003106:	9b01      	ldr	r3, [sp, #4]
1a003108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00310c:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a00310e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a003112:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a003116:	9a05      	ldr	r2, [sp, #20]
1a003118:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00311c:	9a03      	ldr	r2, [sp, #12]
1a00311e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a003122:	9a04      	ldr	r2, [sp, #16]
1a003124:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a003128:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00312c:	4a19      	ldr	r2, [pc, #100]	; (1a003194 <Chip_SetupCoreClock+0x148>)
1a00312e:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a003130:	b36c      	cbz	r4, 1a00318e <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a003132:	2400      	movs	r4, #0
1a003134:	e029      	b.n	1a00318a <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a003136:	2d00      	cmp	r5, #0
1a003138:	d0fa      	beq.n	1a003130 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a00313a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00313e:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a003140:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003142:	1e5a      	subs	r2, r3, #1
1a003144:	9209      	str	r2, [sp, #36]	; 0x24
1a003146:	2b00      	cmp	r3, #0
1a003148:	d1fa      	bne.n	1a003140 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a00314a:	9b04      	ldr	r3, [sp, #16]
1a00314c:	1e5a      	subs	r2, r3, #1
1a00314e:	9204      	str	r2, [sp, #16]
1a003150:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a003154:	9b01      	ldr	r3, [sp, #4]
1a003156:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a00315a:	9905      	ldr	r1, [sp, #20]
1a00315c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003160:	9903      	ldr	r1, [sp, #12]
1a003162:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a003166:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00316a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00316e:	4a09      	ldr	r2, [pc, #36]	; (1a003194 <Chip_SetupCoreClock+0x148>)
1a003170:	6453      	str	r3, [r2, #68]	; 0x44
1a003172:	e7dd      	b.n	1a003130 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a003174:	4809      	ldr	r0, [pc, #36]	; (1a00319c <Chip_SetupCoreClock+0x150>)
1a003176:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a00317a:	78cb      	ldrb	r3, [r1, #3]
1a00317c:	788a      	ldrb	r2, [r1, #2]
1a00317e:	7849      	ldrb	r1, [r1, #1]
1a003180:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a003184:	f7ff feb2 	bl	1a002eec <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a003188:	3401      	adds	r4, #1
1a00318a:	2c11      	cmp	r4, #17
1a00318c:	d9f2      	bls.n	1a003174 <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a00318e:	b00a      	add	sp, #40	; 0x28
1a003190:	bd70      	pop	{r4, r5, r6, pc}
1a003192:	bf00      	nop
1a003194:	40050000 	.word	0x40050000
1a003198:	068e7780 	.word	0x068e7780
1a00319c:	1a004a5c 	.word	0x1a004a5c

1a0031a0 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a0031a0:	2901      	cmp	r1, #1
1a0031a2:	d000      	beq.n	1a0031a6 <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a0031a4:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a0031a6:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a0031aa:	0082      	lsls	r2, r0, #2
1a0031ac:	4b03      	ldr	r3, [pc, #12]	; (1a0031bc <Chip_I2C_EventHandler+0x1c>)
1a0031ae:	4413      	add	r3, r2
1a0031b0:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a0031b2:	7d13      	ldrb	r3, [r2, #20]
1a0031b4:	b2db      	uxtb	r3, r3
1a0031b6:	2b04      	cmp	r3, #4
1a0031b8:	d0fb      	beq.n	1a0031b2 <Chip_I2C_EventHandler+0x12>
1a0031ba:	e7f3      	b.n	1a0031a4 <Chip_I2C_EventHandler+0x4>
1a0031bc:	10000004 	.word	0x10000004

1a0031c0 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0031c0:	b570      	push	{r4, r5, r6, lr}
1a0031c2:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0031c4:	4e06      	ldr	r6, [pc, #24]	; (1a0031e0 <Chip_I2C_Init+0x20>)
1a0031c6:	00c4      	lsls	r4, r0, #3
1a0031c8:	1a22      	subs	r2, r4, r0
1a0031ca:	0093      	lsls	r3, r2, #2
1a0031cc:	4433      	add	r3, r6
1a0031ce:	8898      	ldrh	r0, [r3, #4]
1a0031d0:	f7ff fef0 	bl	1a002fb4 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a0031d4:	1b64      	subs	r4, r4, r5
1a0031d6:	00a3      	lsls	r3, r4, #2
1a0031d8:	58f3      	ldr	r3, [r6, r3]
1a0031da:	226c      	movs	r2, #108	; 0x6c
1a0031dc:	619a      	str	r2, [r3, #24]
}
1a0031de:	bd70      	pop	{r4, r5, r6, pc}
1a0031e0:	10000004 	.word	0x10000004

1a0031e4 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a0031e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0031e8:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a0031ea:	4e0b      	ldr	r6, [pc, #44]	; (1a003218 <Chip_I2C_SetClockRate+0x34>)
1a0031ec:	00c5      	lsls	r5, r0, #3
1a0031ee:	1a2b      	subs	r3, r5, r0
1a0031f0:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a0031f4:	eb06 0308 	add.w	r3, r6, r8
1a0031f8:	8898      	ldrh	r0, [r3, #4]
1a0031fa:	f7ff fef5 	bl	1a002fe8 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0031fe:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a003202:	f856 3008 	ldr.w	r3, [r6, r8]
1a003206:	0842      	lsrs	r2, r0, #1
1a003208:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a00320a:	f856 3008 	ldr.w	r3, [r6, r8]
1a00320e:	691a      	ldr	r2, [r3, #16]
1a003210:	1a80      	subs	r0, r0, r2
1a003212:	6158      	str	r0, [r3, #20]
}
1a003214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003218:	10000004 	.word	0x10000004

1a00321c <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a00321c:	4b03      	ldr	r3, [pc, #12]	; (1a00322c <Chip_SSP_GetClockIndex+0x10>)
1a00321e:	4298      	cmp	r0, r3
1a003220:	d001      	beq.n	1a003226 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a003222:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a003224:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a003226:	20a5      	movs	r0, #165	; 0xa5
1a003228:	4770      	bx	lr
1a00322a:	bf00      	nop
1a00322c:	400c5000 	.word	0x400c5000

1a003230 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a003230:	4b04      	ldr	r3, [pc, #16]	; (1a003244 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a003232:	4298      	cmp	r0, r3
1a003234:	d002      	beq.n	1a00323c <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a003236:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a00323a:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a00323c:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a003240:	4770      	bx	lr
1a003242:	bf00      	nop
1a003244:	400c5000 	.word	0x400c5000

1a003248 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a003248:	6803      	ldr	r3, [r0, #0]
1a00324a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a00324e:	0209      	lsls	r1, r1, #8
1a003250:	b289      	uxth	r1, r1
1a003252:	4319      	orrs	r1, r3
1a003254:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a003256:	6102      	str	r2, [r0, #16]
}
1a003258:	4770      	bx	lr

1a00325a <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a00325a:	b570      	push	{r4, r5, r6, lr}
1a00325c:	4606      	mov	r6, r0
1a00325e:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a003260:	f7ff ffe6 	bl	1a003230 <Chip_SSP_GetPeriphClockIndex>
1a003264:	f7ff fec0 	bl	1a002fe8 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a003268:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a00326a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a00326e:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a003270:	e000      	b.n	1a003274 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a003272:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a003274:	42ab      	cmp	r3, r5
1a003276:	d90b      	bls.n	1a003290 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a003278:	1c4c      	adds	r4, r1, #1
1a00327a:	fb02 f304 	mul.w	r3, r2, r4
1a00327e:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a003282:	429d      	cmp	r5, r3
1a003284:	d2f6      	bcs.n	1a003274 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a003286:	2cff      	cmp	r4, #255	; 0xff
1a003288:	d9f3      	bls.n	1a003272 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a00328a:	3202      	adds	r2, #2
				cr0_div = 0;
1a00328c:	2100      	movs	r1, #0
1a00328e:	e7f1      	b.n	1a003274 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a003290:	4630      	mov	r0, r6
1a003292:	f7ff ffd9 	bl	1a003248 <Chip_SSP_SetClockRate>
}
1a003296:	bd70      	pop	{r4, r5, r6, pc}

1a003298 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a003298:	b510      	push	{r4, lr}
1a00329a:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a00329c:	f7ff ffbe 	bl	1a00321c <Chip_SSP_GetClockIndex>
1a0032a0:	f7ff fe88 	bl	1a002fb4 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a0032a4:	4620      	mov	r0, r4
1a0032a6:	f7ff ffc3 	bl	1a003230 <Chip_SSP_GetPeriphClockIndex>
1a0032aa:	f7ff fe83 	bl	1a002fb4 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0032ae:	6863      	ldr	r3, [r4, #4]
1a0032b0:	f023 0304 	bic.w	r3, r3, #4
1a0032b4:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0032b6:	6823      	ldr	r3, [r4, #0]
1a0032b8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0032bc:	f043 0307 	orr.w	r3, r3, #7
1a0032c0:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a0032c2:	4902      	ldr	r1, [pc, #8]	; (1a0032cc <Chip_SSP_Init+0x34>)
1a0032c4:	4620      	mov	r0, r4
1a0032c6:	f7ff ffc8 	bl	1a00325a <Chip_SSP_SetBitRate>
}
1a0032ca:	bd10      	pop	{r4, pc}
1a0032cc:	000186a0 	.word	0x000186a0

1a0032d0 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a0032d0:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a0032d2:	4a0b      	ldr	r2, [pc, #44]	; (1a003300 <SystemInit+0x30>)
1a0032d4:	4b0b      	ldr	r3, [pc, #44]	; (1a003304 <SystemInit+0x34>)
1a0032d6:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a0032d8:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a0032dc:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a0032de:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a0032e2:	2b20      	cmp	r3, #32
1a0032e4:	d004      	beq.n	1a0032f0 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a0032e6:	f7ff fabf 	bl	1a002868 <Board_SystemInit>
   Board_Init();
1a0032ea:	f7ff fa45 	bl	1a002778 <Board_Init>
}
1a0032ee:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a0032f0:	4a04      	ldr	r2, [pc, #16]	; (1a003304 <SystemInit+0x34>)
1a0032f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a0032f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0032fa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a0032fe:	e7f2      	b.n	1a0032e6 <SystemInit+0x16>
1a003300:	1a000000 	.word	0x1a000000
1a003304:	e000ed00 	.word	0xe000ed00

1a003308 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a003308:	4b04      	ldr	r3, [pc, #16]	; (1a00331c <cyclesCounterInit+0x14>)
1a00330a:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a00330c:	4a04      	ldr	r2, [pc, #16]	; (1a003320 <cyclesCounterInit+0x18>)
1a00330e:	6813      	ldr	r3, [r2, #0]
1a003310:	f043 0301 	orr.w	r3, r3, #1
1a003314:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a003316:	2001      	movs	r0, #1
1a003318:	4770      	bx	lr
1a00331a:	bf00      	nop
1a00331c:	1000003c 	.word	0x1000003c
1a003320:	e0001000 	.word	0xe0001000

1a003324 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a003324:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a003326:	4d0b      	ldr	r5, [pc, #44]	; (1a003354 <gpioObtainPinInit+0x30>)
1a003328:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a00332c:	182c      	adds	r4, r5, r0
1a00332e:	5628      	ldrsb	r0, [r5, r0]
1a003330:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a003332:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a003336:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a003338:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00333c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00333e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a003342:	9b02      	ldr	r3, [sp, #8]
1a003344:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a003346:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00334a:	9b03      	ldr	r3, [sp, #12]
1a00334c:	701a      	strb	r2, [r3, #0]
}
1a00334e:	bc30      	pop	{r4, r5}
1a003350:	4770      	bx	lr
1a003352:	bf00      	nop
1a003354:	1a004aa4 	.word	0x1a004aa4

1a003358 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a003358:	f110 0f02 	cmn.w	r0, #2
1a00335c:	f000 80c7 	beq.w	1a0034ee <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a003360:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a003364:	f000 80c5 	beq.w	1a0034f2 <gpioInit+0x19a>
{
1a003368:	b570      	push	{r4, r5, r6, lr}
1a00336a:	b084      	sub	sp, #16
1a00336c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00336e:	2300      	movs	r3, #0
1a003370:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003374:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003378:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00337c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003380:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003384:	f10d 030b 	add.w	r3, sp, #11
1a003388:	9301      	str	r3, [sp, #4]
1a00338a:	ab03      	add	r3, sp, #12
1a00338c:	9300      	str	r3, [sp, #0]
1a00338e:	f10d 030d 	add.w	r3, sp, #13
1a003392:	f10d 020e 	add.w	r2, sp, #14
1a003396:	f10d 010f 	add.w	r1, sp, #15
1a00339a:	f7ff ffc3 	bl	1a003324 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00339e:	2c05      	cmp	r4, #5
1a0033a0:	f200 80a9 	bhi.w	1a0034f6 <gpioInit+0x19e>
1a0033a4:	e8df f004 	tbb	[pc, r4]
1a0033a8:	45278109 	.word	0x45278109
1a0033ac:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a0033ae:	4853      	ldr	r0, [pc, #332]	; (1a0034fc <gpioInit+0x1a4>)
1a0033b0:	f7ff fe4a 	bl	1a003048 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a0033b4:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a0033b6:	b004      	add	sp, #16
1a0033b8:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a0033ba:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0033be:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0033c2:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0033c6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0033ca:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0033ce:	494c      	ldr	r1, [pc, #304]	; (1a003500 <gpioInit+0x1a8>)
1a0033d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0033d4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0033d8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0033dc:	2001      	movs	r0, #1
1a0033de:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0033e2:	4c46      	ldr	r4, [pc, #280]	; (1a0034fc <gpioInit+0x1a4>)
1a0033e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0033e8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0033ec:	ea22 0201 	bic.w	r2, r2, r1
1a0033f0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0033f4:	e7df      	b.n	1a0033b6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0033f6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0033fa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0033fe:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a003402:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a003406:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00340a:	493d      	ldr	r1, [pc, #244]	; (1a003500 <gpioInit+0x1a8>)
1a00340c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003410:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003414:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003418:	2001      	movs	r0, #1
1a00341a:	fa00 f102 	lsl.w	r1, r0, r2
1a00341e:	4c37      	ldr	r4, [pc, #220]	; (1a0034fc <gpioInit+0x1a4>)
1a003420:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003424:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003428:	ea22 0201 	bic.w	r2, r2, r1
1a00342c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a003430:	e7c1      	b.n	1a0033b6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a003432:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003436:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00343a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00343e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a003442:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003446:	492e      	ldr	r1, [pc, #184]	; (1a003500 <gpioInit+0x1a8>)
1a003448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00344c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a003450:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003454:	2001      	movs	r0, #1
1a003456:	fa00 f102 	lsl.w	r1, r0, r2
1a00345a:	4c28      	ldr	r4, [pc, #160]	; (1a0034fc <gpioInit+0x1a4>)
1a00345c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a003460:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a003464:	ea22 0201 	bic.w	r2, r2, r1
1a003468:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00346c:	e7a3      	b.n	1a0033b6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00346e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a003472:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a003476:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00347a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00347e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a003482:	491f      	ldr	r1, [pc, #124]	; (1a003500 <gpioInit+0x1a8>)
1a003484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a003488:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00348c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a003490:	2001      	movs	r0, #1
1a003492:	fa00 f102 	lsl.w	r1, r0, r2
1a003496:	4c19      	ldr	r4, [pc, #100]	; (1a0034fc <gpioInit+0x1a4>)
1a003498:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00349c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0034a0:	ea22 0201 	bic.w	r2, r2, r1
1a0034a4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0034a8:	e785      	b.n	1a0033b6 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0034aa:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0034ae:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0034b2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0034b6:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0034ba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0034be:	4910      	ldr	r1, [pc, #64]	; (1a003500 <gpioInit+0x1a8>)
1a0034c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a0034c4:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0034c8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0034cc:	2001      	movs	r0, #1
1a0034ce:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0034d2:	4b0a      	ldr	r3, [pc, #40]	; (1a0034fc <gpioInit+0x1a4>)
1a0034d4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0034d8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0034dc:	4331      	orrs	r1, r6
1a0034de:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0034e2:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0034e4:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0034e8:	2100      	movs	r1, #0
1a0034ea:	5499      	strb	r1, [r3, r2]
1a0034ec:	e763      	b.n	1a0033b6 <gpioInit+0x5e>
	  return FALSE;
1a0034ee:	2000      	movs	r0, #0
1a0034f0:	4770      	bx	lr
	  return FALSE;
1a0034f2:	2000      	movs	r0, #0
}
1a0034f4:	4770      	bx	lr
      ret_val = 0;
1a0034f6:	2000      	movs	r0, #0
1a0034f8:	e75d      	b.n	1a0033b6 <gpioInit+0x5e>
1a0034fa:	bf00      	nop
1a0034fc:	400f4000 	.word	0x400f4000
1a003500:	40086000 	.word	0x40086000

1a003504 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a003504:	f110 0f02 	cmn.w	r0, #2
1a003508:	d02d      	beq.n	1a003566 <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a00350a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00350e:	d02c      	beq.n	1a00356a <gpioWrite+0x66>
{
1a003510:	b510      	push	{r4, lr}
1a003512:	b084      	sub	sp, #16
1a003514:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a003516:	2300      	movs	r3, #0
1a003518:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00351c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003520:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a003524:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003528:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00352c:	f10d 030b 	add.w	r3, sp, #11
1a003530:	9301      	str	r3, [sp, #4]
1a003532:	ab03      	add	r3, sp, #12
1a003534:	9300      	str	r3, [sp, #0]
1a003536:	f10d 030d 	add.w	r3, sp, #13
1a00353a:	f10d 020e 	add.w	r2, sp, #14
1a00353e:	f10d 010f 	add.w	r1, sp, #15
1a003542:	f7ff feef 	bl	1a003324 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a003546:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00354a:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00354e:	1c21      	adds	r1, r4, #0
1a003550:	bf18      	it	ne
1a003552:	2101      	movne	r1, #1
1a003554:	015b      	lsls	r3, r3, #5
1a003556:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00355a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00355e:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a003560:	2001      	movs	r0, #1
}
1a003562:	b004      	add	sp, #16
1a003564:	bd10      	pop	{r4, pc}
	  return FALSE;
1a003566:	2000      	movs	r0, #0
1a003568:	4770      	bx	lr
	  return FALSE;
1a00356a:	2000      	movs	r0, #0
}
1a00356c:	4770      	bx	lr

1a00356e <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a00356e:	f110 0f02 	cmn.w	r0, #2
1a003572:	d02c      	beq.n	1a0035ce <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a003574:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a003578:	d02b      	beq.n	1a0035d2 <gpioRead+0x64>
{
1a00357a:	b500      	push	{lr}
1a00357c:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a00357e:	2300      	movs	r3, #0
1a003580:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a003584:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a003588:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00358c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a003590:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a003594:	f10d 030b 	add.w	r3, sp, #11
1a003598:	9301      	str	r3, [sp, #4]
1a00359a:	ab03      	add	r3, sp, #12
1a00359c:	9300      	str	r3, [sp, #0]
1a00359e:	f10d 030d 	add.w	r3, sp, #13
1a0035a2:	f10d 020e 	add.w	r2, sp, #14
1a0035a6:	f10d 010f 	add.w	r1, sp, #15
1a0035aa:	f7ff febb 	bl	1a003324 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a0035ae:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0035b2:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a0035b6:	015b      	lsls	r3, r3, #5
1a0035b8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0035bc:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0035c0:	5c98      	ldrb	r0, [r3, r2]
1a0035c2:	3000      	adds	r0, #0
1a0035c4:	bf18      	it	ne
1a0035c6:	2001      	movne	r0, #1

   return ret_val;
}
1a0035c8:	b005      	add	sp, #20
1a0035ca:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a0035ce:	2001      	movs	r0, #1
1a0035d0:	4770      	bx	lr
      return FALSE;
1a0035d2:	2000      	movs	r0, #0
}
1a0035d4:	4770      	bx	lr
1a0035d6:	Address 0x000000001a0035d6 is out of bounds.


1a0035d8 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a0035d8:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a0035da:	4b04      	ldr	r3, [pc, #16]	; (1a0035ec <USB0_IRQHandler+0x14>)
1a0035dc:	681b      	ldr	r3, [r3, #0]
1a0035de:	681b      	ldr	r3, [r3, #0]
1a0035e0:	68db      	ldr	r3, [r3, #12]
1a0035e2:	4a03      	ldr	r2, [pc, #12]	; (1a0035f0 <USB0_IRQHandler+0x18>)
1a0035e4:	6810      	ldr	r0, [r2, #0]
1a0035e6:	4798      	blx	r3
}
1a0035e8:	bd08      	pop	{r3, pc}
1a0035ea:	bf00      	nop
1a0035ec:	10002b50 	.word	0x10002b50
1a0035f0:	10002af0 	.word	0x10002af0

1a0035f4 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0035f4:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0035f6:	f7ff fd1d 	bl	1a003034 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0035fa:	4b18      	ldr	r3, [pc, #96]	; (1a00365c <boardInit+0x68>)
1a0035fc:	6818      	ldr	r0, [r3, #0]
1a0035fe:	f7ff fe83 	bl	1a003308 <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a003602:	2105      	movs	r1, #5
1a003604:	2000      	movs	r0, #0
1a003606:	f7ff fea7 	bl	1a003358 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a00360a:	2100      	movs	r1, #0
1a00360c:	2024      	movs	r0, #36	; 0x24
1a00360e:	f7ff fea3 	bl	1a003358 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a003612:	2100      	movs	r1, #0
1a003614:	2025      	movs	r0, #37	; 0x25
1a003616:	f7ff fe9f 	bl	1a003358 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a00361a:	2100      	movs	r1, #0
1a00361c:	2026      	movs	r0, #38	; 0x26
1a00361e:	f7ff fe9b 	bl	1a003358 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a003622:	2100      	movs	r1, #0
1a003624:	2027      	movs	r0, #39	; 0x27
1a003626:	f7ff fe97 	bl	1a003358 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a00362a:	2101      	movs	r1, #1
1a00362c:	2028      	movs	r0, #40	; 0x28
1a00362e:	f7ff fe93 	bl	1a003358 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a003632:	2101      	movs	r1, #1
1a003634:	2029      	movs	r0, #41	; 0x29
1a003636:	f7ff fe8f 	bl	1a003358 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a00363a:	2101      	movs	r1, #1
1a00363c:	202a      	movs	r0, #42	; 0x2a
1a00363e:	f7ff fe8b 	bl	1a003358 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a003642:	2101      	movs	r1, #1
1a003644:	202b      	movs	r0, #43	; 0x2b
1a003646:	f7ff fe87 	bl	1a003358 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a00364a:	2101      	movs	r1, #1
1a00364c:	202c      	movs	r0, #44	; 0x2c
1a00364e:	f7ff fe83 	bl	1a003358 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a003652:	2101      	movs	r1, #1
1a003654:	202d      	movs	r0, #45	; 0x2d
1a003656:	f7ff fe7f 	bl	1a003358 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a00365a:	bd08      	pop	{r3, pc}
1a00365c:	10002b4c 	.word	0x10002b4c

1a003660 <__aeabi_uldivmod>:
1a003660:	b953      	cbnz	r3, 1a003678 <__aeabi_uldivmod+0x18>
1a003662:	b94a      	cbnz	r2, 1a003678 <__aeabi_uldivmod+0x18>
1a003664:	2900      	cmp	r1, #0
1a003666:	bf08      	it	eq
1a003668:	2800      	cmpeq	r0, #0
1a00366a:	bf1c      	itt	ne
1a00366c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a003670:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a003674:	f000 b972 	b.w	1a00395c <__aeabi_idiv0>
1a003678:	f1ad 0c08 	sub.w	ip, sp, #8
1a00367c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a003680:	f000 f806 	bl	1a003690 <__udivmoddi4>
1a003684:	f8dd e004 	ldr.w	lr, [sp, #4]
1a003688:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a00368c:	b004      	add	sp, #16
1a00368e:	4770      	bx	lr

1a003690 <__udivmoddi4>:
1a003690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003694:	9e08      	ldr	r6, [sp, #32]
1a003696:	4604      	mov	r4, r0
1a003698:	4688      	mov	r8, r1
1a00369a:	2b00      	cmp	r3, #0
1a00369c:	d14b      	bne.n	1a003736 <__udivmoddi4+0xa6>
1a00369e:	428a      	cmp	r2, r1
1a0036a0:	4615      	mov	r5, r2
1a0036a2:	d967      	bls.n	1a003774 <__udivmoddi4+0xe4>
1a0036a4:	fab2 f282 	clz	r2, r2
1a0036a8:	b14a      	cbz	r2, 1a0036be <__udivmoddi4+0x2e>
1a0036aa:	f1c2 0720 	rsb	r7, r2, #32
1a0036ae:	fa01 f302 	lsl.w	r3, r1, r2
1a0036b2:	fa20 f707 	lsr.w	r7, r0, r7
1a0036b6:	4095      	lsls	r5, r2
1a0036b8:	ea47 0803 	orr.w	r8, r7, r3
1a0036bc:	4094      	lsls	r4, r2
1a0036be:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0036c2:	0c23      	lsrs	r3, r4, #16
1a0036c4:	fbb8 f7fe 	udiv	r7, r8, lr
1a0036c8:	fa1f fc85 	uxth.w	ip, r5
1a0036cc:	fb0e 8817 	mls	r8, lr, r7, r8
1a0036d0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0036d4:	fb07 f10c 	mul.w	r1, r7, ip
1a0036d8:	4299      	cmp	r1, r3
1a0036da:	d909      	bls.n	1a0036f0 <__udivmoddi4+0x60>
1a0036dc:	18eb      	adds	r3, r5, r3
1a0036de:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a0036e2:	f080 811b 	bcs.w	1a00391c <__udivmoddi4+0x28c>
1a0036e6:	4299      	cmp	r1, r3
1a0036e8:	f240 8118 	bls.w	1a00391c <__udivmoddi4+0x28c>
1a0036ec:	3f02      	subs	r7, #2
1a0036ee:	442b      	add	r3, r5
1a0036f0:	1a5b      	subs	r3, r3, r1
1a0036f2:	b2a4      	uxth	r4, r4
1a0036f4:	fbb3 f0fe 	udiv	r0, r3, lr
1a0036f8:	fb0e 3310 	mls	r3, lr, r0, r3
1a0036fc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003700:	fb00 fc0c 	mul.w	ip, r0, ip
1a003704:	45a4      	cmp	ip, r4
1a003706:	d909      	bls.n	1a00371c <__udivmoddi4+0x8c>
1a003708:	192c      	adds	r4, r5, r4
1a00370a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00370e:	f080 8107 	bcs.w	1a003920 <__udivmoddi4+0x290>
1a003712:	45a4      	cmp	ip, r4
1a003714:	f240 8104 	bls.w	1a003920 <__udivmoddi4+0x290>
1a003718:	3802      	subs	r0, #2
1a00371a:	442c      	add	r4, r5
1a00371c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a003720:	eba4 040c 	sub.w	r4, r4, ip
1a003724:	2700      	movs	r7, #0
1a003726:	b11e      	cbz	r6, 1a003730 <__udivmoddi4+0xa0>
1a003728:	40d4      	lsrs	r4, r2
1a00372a:	2300      	movs	r3, #0
1a00372c:	e9c6 4300 	strd	r4, r3, [r6]
1a003730:	4639      	mov	r1, r7
1a003732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003736:	428b      	cmp	r3, r1
1a003738:	d909      	bls.n	1a00374e <__udivmoddi4+0xbe>
1a00373a:	2e00      	cmp	r6, #0
1a00373c:	f000 80eb 	beq.w	1a003916 <__udivmoddi4+0x286>
1a003740:	2700      	movs	r7, #0
1a003742:	e9c6 0100 	strd	r0, r1, [r6]
1a003746:	4638      	mov	r0, r7
1a003748:	4639      	mov	r1, r7
1a00374a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00374e:	fab3 f783 	clz	r7, r3
1a003752:	2f00      	cmp	r7, #0
1a003754:	d147      	bne.n	1a0037e6 <__udivmoddi4+0x156>
1a003756:	428b      	cmp	r3, r1
1a003758:	d302      	bcc.n	1a003760 <__udivmoddi4+0xd0>
1a00375a:	4282      	cmp	r2, r0
1a00375c:	f200 80fa 	bhi.w	1a003954 <__udivmoddi4+0x2c4>
1a003760:	1a84      	subs	r4, r0, r2
1a003762:	eb61 0303 	sbc.w	r3, r1, r3
1a003766:	2001      	movs	r0, #1
1a003768:	4698      	mov	r8, r3
1a00376a:	2e00      	cmp	r6, #0
1a00376c:	d0e0      	beq.n	1a003730 <__udivmoddi4+0xa0>
1a00376e:	e9c6 4800 	strd	r4, r8, [r6]
1a003772:	e7dd      	b.n	1a003730 <__udivmoddi4+0xa0>
1a003774:	b902      	cbnz	r2, 1a003778 <__udivmoddi4+0xe8>
1a003776:	deff      	udf	#255	; 0xff
1a003778:	fab2 f282 	clz	r2, r2
1a00377c:	2a00      	cmp	r2, #0
1a00377e:	f040 808f 	bne.w	1a0038a0 <__udivmoddi4+0x210>
1a003782:	1b49      	subs	r1, r1, r5
1a003784:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003788:	fa1f f885 	uxth.w	r8, r5
1a00378c:	2701      	movs	r7, #1
1a00378e:	fbb1 fcfe 	udiv	ip, r1, lr
1a003792:	0c23      	lsrs	r3, r4, #16
1a003794:	fb0e 111c 	mls	r1, lr, ip, r1
1a003798:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a00379c:	fb08 f10c 	mul.w	r1, r8, ip
1a0037a0:	4299      	cmp	r1, r3
1a0037a2:	d907      	bls.n	1a0037b4 <__udivmoddi4+0x124>
1a0037a4:	18eb      	adds	r3, r5, r3
1a0037a6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0037aa:	d202      	bcs.n	1a0037b2 <__udivmoddi4+0x122>
1a0037ac:	4299      	cmp	r1, r3
1a0037ae:	f200 80cd 	bhi.w	1a00394c <__udivmoddi4+0x2bc>
1a0037b2:	4684      	mov	ip, r0
1a0037b4:	1a59      	subs	r1, r3, r1
1a0037b6:	b2a3      	uxth	r3, r4
1a0037b8:	fbb1 f0fe 	udiv	r0, r1, lr
1a0037bc:	fb0e 1410 	mls	r4, lr, r0, r1
1a0037c0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a0037c4:	fb08 f800 	mul.w	r8, r8, r0
1a0037c8:	45a0      	cmp	r8, r4
1a0037ca:	d907      	bls.n	1a0037dc <__udivmoddi4+0x14c>
1a0037cc:	192c      	adds	r4, r5, r4
1a0037ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0037d2:	d202      	bcs.n	1a0037da <__udivmoddi4+0x14a>
1a0037d4:	45a0      	cmp	r8, r4
1a0037d6:	f200 80b6 	bhi.w	1a003946 <__udivmoddi4+0x2b6>
1a0037da:	4618      	mov	r0, r3
1a0037dc:	eba4 0408 	sub.w	r4, r4, r8
1a0037e0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0037e4:	e79f      	b.n	1a003726 <__udivmoddi4+0x96>
1a0037e6:	f1c7 0c20 	rsb	ip, r7, #32
1a0037ea:	40bb      	lsls	r3, r7
1a0037ec:	fa22 fe0c 	lsr.w	lr, r2, ip
1a0037f0:	ea4e 0e03 	orr.w	lr, lr, r3
1a0037f4:	fa01 f407 	lsl.w	r4, r1, r7
1a0037f8:	fa20 f50c 	lsr.w	r5, r0, ip
1a0037fc:	fa21 f30c 	lsr.w	r3, r1, ip
1a003800:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a003804:	4325      	orrs	r5, r4
1a003806:	fbb3 f9f8 	udiv	r9, r3, r8
1a00380a:	0c2c      	lsrs	r4, r5, #16
1a00380c:	fb08 3319 	mls	r3, r8, r9, r3
1a003810:	fa1f fa8e 	uxth.w	sl, lr
1a003814:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a003818:	fb09 f40a 	mul.w	r4, r9, sl
1a00381c:	429c      	cmp	r4, r3
1a00381e:	fa02 f207 	lsl.w	r2, r2, r7
1a003822:	fa00 f107 	lsl.w	r1, r0, r7
1a003826:	d90b      	bls.n	1a003840 <__udivmoddi4+0x1b0>
1a003828:	eb1e 0303 	adds.w	r3, lr, r3
1a00382c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a003830:	f080 8087 	bcs.w	1a003942 <__udivmoddi4+0x2b2>
1a003834:	429c      	cmp	r4, r3
1a003836:	f240 8084 	bls.w	1a003942 <__udivmoddi4+0x2b2>
1a00383a:	f1a9 0902 	sub.w	r9, r9, #2
1a00383e:	4473      	add	r3, lr
1a003840:	1b1b      	subs	r3, r3, r4
1a003842:	b2ad      	uxth	r5, r5
1a003844:	fbb3 f0f8 	udiv	r0, r3, r8
1a003848:	fb08 3310 	mls	r3, r8, r0, r3
1a00384c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a003850:	fb00 fa0a 	mul.w	sl, r0, sl
1a003854:	45a2      	cmp	sl, r4
1a003856:	d908      	bls.n	1a00386a <__udivmoddi4+0x1da>
1a003858:	eb1e 0404 	adds.w	r4, lr, r4
1a00385c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a003860:	d26b      	bcs.n	1a00393a <__udivmoddi4+0x2aa>
1a003862:	45a2      	cmp	sl, r4
1a003864:	d969      	bls.n	1a00393a <__udivmoddi4+0x2aa>
1a003866:	3802      	subs	r0, #2
1a003868:	4474      	add	r4, lr
1a00386a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00386e:	fba0 8902 	umull	r8, r9, r0, r2
1a003872:	eba4 040a 	sub.w	r4, r4, sl
1a003876:	454c      	cmp	r4, r9
1a003878:	46c2      	mov	sl, r8
1a00387a:	464b      	mov	r3, r9
1a00387c:	d354      	bcc.n	1a003928 <__udivmoddi4+0x298>
1a00387e:	d051      	beq.n	1a003924 <__udivmoddi4+0x294>
1a003880:	2e00      	cmp	r6, #0
1a003882:	d069      	beq.n	1a003958 <__udivmoddi4+0x2c8>
1a003884:	ebb1 050a 	subs.w	r5, r1, sl
1a003888:	eb64 0403 	sbc.w	r4, r4, r3
1a00388c:	fa04 fc0c 	lsl.w	ip, r4, ip
1a003890:	40fd      	lsrs	r5, r7
1a003892:	40fc      	lsrs	r4, r7
1a003894:	ea4c 0505 	orr.w	r5, ip, r5
1a003898:	e9c6 5400 	strd	r5, r4, [r6]
1a00389c:	2700      	movs	r7, #0
1a00389e:	e747      	b.n	1a003730 <__udivmoddi4+0xa0>
1a0038a0:	f1c2 0320 	rsb	r3, r2, #32
1a0038a4:	fa20 f703 	lsr.w	r7, r0, r3
1a0038a8:	4095      	lsls	r5, r2
1a0038aa:	fa01 f002 	lsl.w	r0, r1, r2
1a0038ae:	fa21 f303 	lsr.w	r3, r1, r3
1a0038b2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0038b6:	4338      	orrs	r0, r7
1a0038b8:	0c01      	lsrs	r1, r0, #16
1a0038ba:	fbb3 f7fe 	udiv	r7, r3, lr
1a0038be:	fa1f f885 	uxth.w	r8, r5
1a0038c2:	fb0e 3317 	mls	r3, lr, r7, r3
1a0038c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0038ca:	fb07 f308 	mul.w	r3, r7, r8
1a0038ce:	428b      	cmp	r3, r1
1a0038d0:	fa04 f402 	lsl.w	r4, r4, r2
1a0038d4:	d907      	bls.n	1a0038e6 <__udivmoddi4+0x256>
1a0038d6:	1869      	adds	r1, r5, r1
1a0038d8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a0038dc:	d22f      	bcs.n	1a00393e <__udivmoddi4+0x2ae>
1a0038de:	428b      	cmp	r3, r1
1a0038e0:	d92d      	bls.n	1a00393e <__udivmoddi4+0x2ae>
1a0038e2:	3f02      	subs	r7, #2
1a0038e4:	4429      	add	r1, r5
1a0038e6:	1acb      	subs	r3, r1, r3
1a0038e8:	b281      	uxth	r1, r0
1a0038ea:	fbb3 f0fe 	udiv	r0, r3, lr
1a0038ee:	fb0e 3310 	mls	r3, lr, r0, r3
1a0038f2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0038f6:	fb00 f308 	mul.w	r3, r0, r8
1a0038fa:	428b      	cmp	r3, r1
1a0038fc:	d907      	bls.n	1a00390e <__udivmoddi4+0x27e>
1a0038fe:	1869      	adds	r1, r5, r1
1a003900:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a003904:	d217      	bcs.n	1a003936 <__udivmoddi4+0x2a6>
1a003906:	428b      	cmp	r3, r1
1a003908:	d915      	bls.n	1a003936 <__udivmoddi4+0x2a6>
1a00390a:	3802      	subs	r0, #2
1a00390c:	4429      	add	r1, r5
1a00390e:	1ac9      	subs	r1, r1, r3
1a003910:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a003914:	e73b      	b.n	1a00378e <__udivmoddi4+0xfe>
1a003916:	4637      	mov	r7, r6
1a003918:	4630      	mov	r0, r6
1a00391a:	e709      	b.n	1a003730 <__udivmoddi4+0xa0>
1a00391c:	4607      	mov	r7, r0
1a00391e:	e6e7      	b.n	1a0036f0 <__udivmoddi4+0x60>
1a003920:	4618      	mov	r0, r3
1a003922:	e6fb      	b.n	1a00371c <__udivmoddi4+0x8c>
1a003924:	4541      	cmp	r1, r8
1a003926:	d2ab      	bcs.n	1a003880 <__udivmoddi4+0x1f0>
1a003928:	ebb8 0a02 	subs.w	sl, r8, r2
1a00392c:	eb69 020e 	sbc.w	r2, r9, lr
1a003930:	3801      	subs	r0, #1
1a003932:	4613      	mov	r3, r2
1a003934:	e7a4      	b.n	1a003880 <__udivmoddi4+0x1f0>
1a003936:	4660      	mov	r0, ip
1a003938:	e7e9      	b.n	1a00390e <__udivmoddi4+0x27e>
1a00393a:	4618      	mov	r0, r3
1a00393c:	e795      	b.n	1a00386a <__udivmoddi4+0x1da>
1a00393e:	4667      	mov	r7, ip
1a003940:	e7d1      	b.n	1a0038e6 <__udivmoddi4+0x256>
1a003942:	4681      	mov	r9, r0
1a003944:	e77c      	b.n	1a003840 <__udivmoddi4+0x1b0>
1a003946:	3802      	subs	r0, #2
1a003948:	442c      	add	r4, r5
1a00394a:	e747      	b.n	1a0037dc <__udivmoddi4+0x14c>
1a00394c:	f1ac 0c02 	sub.w	ip, ip, #2
1a003950:	442b      	add	r3, r5
1a003952:	e72f      	b.n	1a0037b4 <__udivmoddi4+0x124>
1a003954:	4638      	mov	r0, r7
1a003956:	e708      	b.n	1a00376a <__udivmoddi4+0xda>
1a003958:	4637      	mov	r7, r6
1a00395a:	e6e9      	b.n	1a003730 <__udivmoddi4+0xa0>

1a00395c <__aeabi_idiv0>:
1a00395c:	4770      	bx	lr
1a00395e:	bf00      	nop

1a003960 <__sflush_r>:
1a003960:	898a      	ldrh	r2, [r1, #12]
1a003962:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003966:	4605      	mov	r5, r0
1a003968:	0710      	lsls	r0, r2, #28
1a00396a:	460c      	mov	r4, r1
1a00396c:	d458      	bmi.n	1a003a20 <__sflush_r+0xc0>
1a00396e:	684b      	ldr	r3, [r1, #4]
1a003970:	2b00      	cmp	r3, #0
1a003972:	dc05      	bgt.n	1a003980 <__sflush_r+0x20>
1a003974:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a003976:	2b00      	cmp	r3, #0
1a003978:	dc02      	bgt.n	1a003980 <__sflush_r+0x20>
1a00397a:	2000      	movs	r0, #0
1a00397c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003980:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a003982:	2e00      	cmp	r6, #0
1a003984:	d0f9      	beq.n	1a00397a <__sflush_r+0x1a>
1a003986:	2300      	movs	r3, #0
1a003988:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a00398c:	682f      	ldr	r7, [r5, #0]
1a00398e:	6a21      	ldr	r1, [r4, #32]
1a003990:	602b      	str	r3, [r5, #0]
1a003992:	d032      	beq.n	1a0039fa <__sflush_r+0x9a>
1a003994:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a003996:	89a3      	ldrh	r3, [r4, #12]
1a003998:	075a      	lsls	r2, r3, #29
1a00399a:	d505      	bpl.n	1a0039a8 <__sflush_r+0x48>
1a00399c:	6863      	ldr	r3, [r4, #4]
1a00399e:	1ac0      	subs	r0, r0, r3
1a0039a0:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a0039a2:	b10b      	cbz	r3, 1a0039a8 <__sflush_r+0x48>
1a0039a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a0039a6:	1ac0      	subs	r0, r0, r3
1a0039a8:	2300      	movs	r3, #0
1a0039aa:	4602      	mov	r2, r0
1a0039ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a0039ae:	6a21      	ldr	r1, [r4, #32]
1a0039b0:	4628      	mov	r0, r5
1a0039b2:	47b0      	blx	r6
1a0039b4:	1c43      	adds	r3, r0, #1
1a0039b6:	89a3      	ldrh	r3, [r4, #12]
1a0039b8:	d106      	bne.n	1a0039c8 <__sflush_r+0x68>
1a0039ba:	6829      	ldr	r1, [r5, #0]
1a0039bc:	291d      	cmp	r1, #29
1a0039be:	d848      	bhi.n	1a003a52 <__sflush_r+0xf2>
1a0039c0:	4a29      	ldr	r2, [pc, #164]	; (1a003a68 <__sflush_r+0x108>)
1a0039c2:	40ca      	lsrs	r2, r1
1a0039c4:	07d6      	lsls	r6, r2, #31
1a0039c6:	d544      	bpl.n	1a003a52 <__sflush_r+0xf2>
1a0039c8:	2200      	movs	r2, #0
1a0039ca:	6062      	str	r2, [r4, #4]
1a0039cc:	04d9      	lsls	r1, r3, #19
1a0039ce:	6922      	ldr	r2, [r4, #16]
1a0039d0:	6022      	str	r2, [r4, #0]
1a0039d2:	d504      	bpl.n	1a0039de <__sflush_r+0x7e>
1a0039d4:	1c42      	adds	r2, r0, #1
1a0039d6:	d101      	bne.n	1a0039dc <__sflush_r+0x7c>
1a0039d8:	682b      	ldr	r3, [r5, #0]
1a0039da:	b903      	cbnz	r3, 1a0039de <__sflush_r+0x7e>
1a0039dc:	6560      	str	r0, [r4, #84]	; 0x54
1a0039de:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a0039e0:	602f      	str	r7, [r5, #0]
1a0039e2:	2900      	cmp	r1, #0
1a0039e4:	d0c9      	beq.n	1a00397a <__sflush_r+0x1a>
1a0039e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a0039ea:	4299      	cmp	r1, r3
1a0039ec:	d002      	beq.n	1a0039f4 <__sflush_r+0x94>
1a0039ee:	4628      	mov	r0, r5
1a0039f0:	f000 f968 	bl	1a003cc4 <_free_r>
1a0039f4:	2000      	movs	r0, #0
1a0039f6:	6360      	str	r0, [r4, #52]	; 0x34
1a0039f8:	e7c0      	b.n	1a00397c <__sflush_r+0x1c>
1a0039fa:	2301      	movs	r3, #1
1a0039fc:	4628      	mov	r0, r5
1a0039fe:	47b0      	blx	r6
1a003a00:	1c41      	adds	r1, r0, #1
1a003a02:	d1c8      	bne.n	1a003996 <__sflush_r+0x36>
1a003a04:	682b      	ldr	r3, [r5, #0]
1a003a06:	2b00      	cmp	r3, #0
1a003a08:	d0c5      	beq.n	1a003996 <__sflush_r+0x36>
1a003a0a:	2b1d      	cmp	r3, #29
1a003a0c:	d001      	beq.n	1a003a12 <__sflush_r+0xb2>
1a003a0e:	2b16      	cmp	r3, #22
1a003a10:	d101      	bne.n	1a003a16 <__sflush_r+0xb6>
1a003a12:	602f      	str	r7, [r5, #0]
1a003a14:	e7b1      	b.n	1a00397a <__sflush_r+0x1a>
1a003a16:	89a3      	ldrh	r3, [r4, #12]
1a003a18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003a1c:	81a3      	strh	r3, [r4, #12]
1a003a1e:	e7ad      	b.n	1a00397c <__sflush_r+0x1c>
1a003a20:	690f      	ldr	r7, [r1, #16]
1a003a22:	2f00      	cmp	r7, #0
1a003a24:	d0a9      	beq.n	1a00397a <__sflush_r+0x1a>
1a003a26:	0793      	lsls	r3, r2, #30
1a003a28:	680e      	ldr	r6, [r1, #0]
1a003a2a:	bf08      	it	eq
1a003a2c:	694b      	ldreq	r3, [r1, #20]
1a003a2e:	600f      	str	r7, [r1, #0]
1a003a30:	bf18      	it	ne
1a003a32:	2300      	movne	r3, #0
1a003a34:	eba6 0807 	sub.w	r8, r6, r7
1a003a38:	608b      	str	r3, [r1, #8]
1a003a3a:	f1b8 0f00 	cmp.w	r8, #0
1a003a3e:	dd9c      	ble.n	1a00397a <__sflush_r+0x1a>
1a003a40:	4643      	mov	r3, r8
1a003a42:	463a      	mov	r2, r7
1a003a44:	6a21      	ldr	r1, [r4, #32]
1a003a46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a003a48:	4628      	mov	r0, r5
1a003a4a:	47b0      	blx	r6
1a003a4c:	2800      	cmp	r0, #0
1a003a4e:	dc06      	bgt.n	1a003a5e <__sflush_r+0xfe>
1a003a50:	89a3      	ldrh	r3, [r4, #12]
1a003a52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003a56:	81a3      	strh	r3, [r4, #12]
1a003a58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003a5c:	e78e      	b.n	1a00397c <__sflush_r+0x1c>
1a003a5e:	4407      	add	r7, r0
1a003a60:	eba8 0800 	sub.w	r8, r8, r0
1a003a64:	e7e9      	b.n	1a003a3a <__sflush_r+0xda>
1a003a66:	bf00      	nop
1a003a68:	20400001 	.word	0x20400001

1a003a6c <_fflush_r>:
1a003a6c:	b538      	push	{r3, r4, r5, lr}
1a003a6e:	690b      	ldr	r3, [r1, #16]
1a003a70:	4605      	mov	r5, r0
1a003a72:	460c      	mov	r4, r1
1a003a74:	b1db      	cbz	r3, 1a003aae <_fflush_r+0x42>
1a003a76:	b118      	cbz	r0, 1a003a80 <_fflush_r+0x14>
1a003a78:	6983      	ldr	r3, [r0, #24]
1a003a7a:	b90b      	cbnz	r3, 1a003a80 <_fflush_r+0x14>
1a003a7c:	f000 f860 	bl	1a003b40 <__sinit>
1a003a80:	4b0c      	ldr	r3, [pc, #48]	; (1a003ab4 <_fflush_r+0x48>)
1a003a82:	429c      	cmp	r4, r3
1a003a84:	d109      	bne.n	1a003a9a <_fflush_r+0x2e>
1a003a86:	686c      	ldr	r4, [r5, #4]
1a003a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003a8c:	b17b      	cbz	r3, 1a003aae <_fflush_r+0x42>
1a003a8e:	4621      	mov	r1, r4
1a003a90:	4628      	mov	r0, r5
1a003a92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a003a96:	f7ff bf63 	b.w	1a003960 <__sflush_r>
1a003a9a:	4b07      	ldr	r3, [pc, #28]	; (1a003ab8 <_fflush_r+0x4c>)
1a003a9c:	429c      	cmp	r4, r3
1a003a9e:	d101      	bne.n	1a003aa4 <_fflush_r+0x38>
1a003aa0:	68ac      	ldr	r4, [r5, #8]
1a003aa2:	e7f1      	b.n	1a003a88 <_fflush_r+0x1c>
1a003aa4:	4b05      	ldr	r3, [pc, #20]	; (1a003abc <_fflush_r+0x50>)
1a003aa6:	429c      	cmp	r4, r3
1a003aa8:	bf08      	it	eq
1a003aaa:	68ec      	ldreq	r4, [r5, #12]
1a003aac:	e7ec      	b.n	1a003a88 <_fflush_r+0x1c>
1a003aae:	2000      	movs	r0, #0
1a003ab0:	bd38      	pop	{r3, r4, r5, pc}
1a003ab2:	bf00      	nop
1a003ab4:	1a004bac 	.word	0x1a004bac
1a003ab8:	1a004bcc 	.word	0x1a004bcc
1a003abc:	1a004b8c 	.word	0x1a004b8c

1a003ac0 <std>:
1a003ac0:	2300      	movs	r3, #0
1a003ac2:	b510      	push	{r4, lr}
1a003ac4:	4604      	mov	r4, r0
1a003ac6:	e9c0 3300 	strd	r3, r3, [r0]
1a003aca:	6083      	str	r3, [r0, #8]
1a003acc:	8181      	strh	r1, [r0, #12]
1a003ace:	6643      	str	r3, [r0, #100]	; 0x64
1a003ad0:	81c2      	strh	r2, [r0, #14]
1a003ad2:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a003ad6:	6183      	str	r3, [r0, #24]
1a003ad8:	4619      	mov	r1, r3
1a003ada:	2208      	movs	r2, #8
1a003adc:	305c      	adds	r0, #92	; 0x5c
1a003ade:	f000 f8e8 	bl	1a003cb2 <memset>
1a003ae2:	4b05      	ldr	r3, [pc, #20]	; (1a003af8 <std+0x38>)
1a003ae4:	6263      	str	r3, [r4, #36]	; 0x24
1a003ae6:	4b05      	ldr	r3, [pc, #20]	; (1a003afc <std+0x3c>)
1a003ae8:	62a3      	str	r3, [r4, #40]	; 0x28
1a003aea:	4b05      	ldr	r3, [pc, #20]	; (1a003b00 <std+0x40>)
1a003aec:	62e3      	str	r3, [r4, #44]	; 0x2c
1a003aee:	4b05      	ldr	r3, [pc, #20]	; (1a003b04 <std+0x44>)
1a003af0:	6224      	str	r4, [r4, #32]
1a003af2:	6323      	str	r3, [r4, #48]	; 0x30
1a003af4:	bd10      	pop	{r4, pc}
1a003af6:	bf00      	nop
1a003af8:	1a003f0d 	.word	0x1a003f0d
1a003afc:	1a003f2f 	.word	0x1a003f2f
1a003b00:	1a003f67 	.word	0x1a003f67
1a003b04:	1a003f8b 	.word	0x1a003f8b

1a003b08 <_cleanup_r>:
1a003b08:	4901      	ldr	r1, [pc, #4]	; (1a003b10 <_cleanup_r+0x8>)
1a003b0a:	f000 b885 	b.w	1a003c18 <_fwalk_reent>
1a003b0e:	bf00      	nop
1a003b10:	1a003a6d 	.word	0x1a003a6d

1a003b14 <__sfmoreglue>:
1a003b14:	b570      	push	{r4, r5, r6, lr}
1a003b16:	1e4a      	subs	r2, r1, #1
1a003b18:	2568      	movs	r5, #104	; 0x68
1a003b1a:	4355      	muls	r5, r2
1a003b1c:	460e      	mov	r6, r1
1a003b1e:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003b22:	f000 f91d 	bl	1a003d60 <_malloc_r>
1a003b26:	4604      	mov	r4, r0
1a003b28:	b140      	cbz	r0, 1a003b3c <__sfmoreglue+0x28>
1a003b2a:	2100      	movs	r1, #0
1a003b2c:	e9c0 1600 	strd	r1, r6, [r0]
1a003b30:	300c      	adds	r0, #12
1a003b32:	60a0      	str	r0, [r4, #8]
1a003b34:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003b38:	f000 f8bb 	bl	1a003cb2 <memset>
1a003b3c:	4620      	mov	r0, r4
1a003b3e:	bd70      	pop	{r4, r5, r6, pc}

1a003b40 <__sinit>:
1a003b40:	6983      	ldr	r3, [r0, #24]
1a003b42:	b510      	push	{r4, lr}
1a003b44:	4604      	mov	r4, r0
1a003b46:	bb33      	cbnz	r3, 1a003b96 <__sinit+0x56>
1a003b48:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a003b4c:	6503      	str	r3, [r0, #80]	; 0x50
1a003b4e:	4b12      	ldr	r3, [pc, #72]	; (1a003b98 <__sinit+0x58>)
1a003b50:	4a12      	ldr	r2, [pc, #72]	; (1a003b9c <__sinit+0x5c>)
1a003b52:	681b      	ldr	r3, [r3, #0]
1a003b54:	6282      	str	r2, [r0, #40]	; 0x28
1a003b56:	4298      	cmp	r0, r3
1a003b58:	bf04      	itt	eq
1a003b5a:	2301      	moveq	r3, #1
1a003b5c:	6183      	streq	r3, [r0, #24]
1a003b5e:	f000 f81f 	bl	1a003ba0 <__sfp>
1a003b62:	6060      	str	r0, [r4, #4]
1a003b64:	4620      	mov	r0, r4
1a003b66:	f000 f81b 	bl	1a003ba0 <__sfp>
1a003b6a:	60a0      	str	r0, [r4, #8]
1a003b6c:	4620      	mov	r0, r4
1a003b6e:	f000 f817 	bl	1a003ba0 <__sfp>
1a003b72:	2200      	movs	r2, #0
1a003b74:	60e0      	str	r0, [r4, #12]
1a003b76:	2104      	movs	r1, #4
1a003b78:	6860      	ldr	r0, [r4, #4]
1a003b7a:	f7ff ffa1 	bl	1a003ac0 <std>
1a003b7e:	2201      	movs	r2, #1
1a003b80:	2109      	movs	r1, #9
1a003b82:	68a0      	ldr	r0, [r4, #8]
1a003b84:	f7ff ff9c 	bl	1a003ac0 <std>
1a003b88:	2202      	movs	r2, #2
1a003b8a:	2112      	movs	r1, #18
1a003b8c:	68e0      	ldr	r0, [r4, #12]
1a003b8e:	f7ff ff97 	bl	1a003ac0 <std>
1a003b92:	2301      	movs	r3, #1
1a003b94:	61a3      	str	r3, [r4, #24]
1a003b96:	bd10      	pop	{r4, pc}
1a003b98:	1a004bec 	.word	0x1a004bec
1a003b9c:	1a003b09 	.word	0x1a003b09

1a003ba0 <__sfp>:
1a003ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003ba2:	4b1b      	ldr	r3, [pc, #108]	; (1a003c10 <__sfp+0x70>)
1a003ba4:	681e      	ldr	r6, [r3, #0]
1a003ba6:	69b3      	ldr	r3, [r6, #24]
1a003ba8:	4607      	mov	r7, r0
1a003baa:	b913      	cbnz	r3, 1a003bb2 <__sfp+0x12>
1a003bac:	4630      	mov	r0, r6
1a003bae:	f7ff ffc7 	bl	1a003b40 <__sinit>
1a003bb2:	3648      	adds	r6, #72	; 0x48
1a003bb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a003bb8:	3b01      	subs	r3, #1
1a003bba:	d503      	bpl.n	1a003bc4 <__sfp+0x24>
1a003bbc:	6833      	ldr	r3, [r6, #0]
1a003bbe:	b133      	cbz	r3, 1a003bce <__sfp+0x2e>
1a003bc0:	6836      	ldr	r6, [r6, #0]
1a003bc2:	e7f7      	b.n	1a003bb4 <__sfp+0x14>
1a003bc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a003bc8:	b16d      	cbz	r5, 1a003be6 <__sfp+0x46>
1a003bca:	3468      	adds	r4, #104	; 0x68
1a003bcc:	e7f4      	b.n	1a003bb8 <__sfp+0x18>
1a003bce:	2104      	movs	r1, #4
1a003bd0:	4638      	mov	r0, r7
1a003bd2:	f7ff ff9f 	bl	1a003b14 <__sfmoreglue>
1a003bd6:	6030      	str	r0, [r6, #0]
1a003bd8:	2800      	cmp	r0, #0
1a003bda:	d1f1      	bne.n	1a003bc0 <__sfp+0x20>
1a003bdc:	230c      	movs	r3, #12
1a003bde:	603b      	str	r3, [r7, #0]
1a003be0:	4604      	mov	r4, r0
1a003be2:	4620      	mov	r0, r4
1a003be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003be6:	4b0b      	ldr	r3, [pc, #44]	; (1a003c14 <__sfp+0x74>)
1a003be8:	6665      	str	r5, [r4, #100]	; 0x64
1a003bea:	e9c4 5500 	strd	r5, r5, [r4]
1a003bee:	60a5      	str	r5, [r4, #8]
1a003bf0:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a003bf4:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a003bf8:	2208      	movs	r2, #8
1a003bfa:	4629      	mov	r1, r5
1a003bfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003c00:	f000 f857 	bl	1a003cb2 <memset>
1a003c04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a003c08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a003c0c:	e7e9      	b.n	1a003be2 <__sfp+0x42>
1a003c0e:	bf00      	nop
1a003c10:	1a004bec 	.word	0x1a004bec
1a003c14:	ffff0001 	.word	0xffff0001

1a003c18 <_fwalk_reent>:
1a003c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003c1c:	4680      	mov	r8, r0
1a003c1e:	4689      	mov	r9, r1
1a003c20:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a003c24:	2600      	movs	r6, #0
1a003c26:	b914      	cbnz	r4, 1a003c2e <_fwalk_reent+0x16>
1a003c28:	4630      	mov	r0, r6
1a003c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003c2e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a003c32:	3f01      	subs	r7, #1
1a003c34:	d501      	bpl.n	1a003c3a <_fwalk_reent+0x22>
1a003c36:	6824      	ldr	r4, [r4, #0]
1a003c38:	e7f5      	b.n	1a003c26 <_fwalk_reent+0xe>
1a003c3a:	89ab      	ldrh	r3, [r5, #12]
1a003c3c:	2b01      	cmp	r3, #1
1a003c3e:	d907      	bls.n	1a003c50 <_fwalk_reent+0x38>
1a003c40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a003c44:	3301      	adds	r3, #1
1a003c46:	d003      	beq.n	1a003c50 <_fwalk_reent+0x38>
1a003c48:	4629      	mov	r1, r5
1a003c4a:	4640      	mov	r0, r8
1a003c4c:	47c8      	blx	r9
1a003c4e:	4306      	orrs	r6, r0
1a003c50:	3568      	adds	r5, #104	; 0x68
1a003c52:	e7ee      	b.n	1a003c32 <_fwalk_reent+0x1a>

1a003c54 <__libc_init_array>:
1a003c54:	b570      	push	{r4, r5, r6, lr}
1a003c56:	4e0d      	ldr	r6, [pc, #52]	; (1a003c8c <__libc_init_array+0x38>)
1a003c58:	4c0d      	ldr	r4, [pc, #52]	; (1a003c90 <__libc_init_array+0x3c>)
1a003c5a:	1ba4      	subs	r4, r4, r6
1a003c5c:	10a4      	asrs	r4, r4, #2
1a003c5e:	2500      	movs	r5, #0
1a003c60:	42a5      	cmp	r5, r4
1a003c62:	d109      	bne.n	1a003c78 <__libc_init_array+0x24>
1a003c64:	4e0b      	ldr	r6, [pc, #44]	; (1a003c94 <__libc_init_array+0x40>)
1a003c66:	4c0c      	ldr	r4, [pc, #48]	; (1a003c98 <__libc_init_array+0x44>)
1a003c68:	f7fc fc8b 	bl	1a000582 <_init>
1a003c6c:	1ba4      	subs	r4, r4, r6
1a003c6e:	10a4      	asrs	r4, r4, #2
1a003c70:	2500      	movs	r5, #0
1a003c72:	42a5      	cmp	r5, r4
1a003c74:	d105      	bne.n	1a003c82 <__libc_init_array+0x2e>
1a003c76:	bd70      	pop	{r4, r5, r6, pc}
1a003c78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003c7c:	4798      	blx	r3
1a003c7e:	3501      	adds	r5, #1
1a003c80:	e7ee      	b.n	1a003c60 <__libc_init_array+0xc>
1a003c82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a003c86:	4798      	blx	r3
1a003c88:	3501      	adds	r5, #1
1a003c8a:	e7f2      	b.n	1a003c72 <__libc_init_array+0x1e>
1a003c8c:	1a004c24 	.word	0x1a004c24
1a003c90:	1a004c24 	.word	0x1a004c24
1a003c94:	1a004c24 	.word	0x1a004c24
1a003c98:	1a004c28 	.word	0x1a004c28

1a003c9c <memcpy>:
1a003c9c:	b510      	push	{r4, lr}
1a003c9e:	1e43      	subs	r3, r0, #1
1a003ca0:	440a      	add	r2, r1
1a003ca2:	4291      	cmp	r1, r2
1a003ca4:	d100      	bne.n	1a003ca8 <memcpy+0xc>
1a003ca6:	bd10      	pop	{r4, pc}
1a003ca8:	f811 4b01 	ldrb.w	r4, [r1], #1
1a003cac:	f803 4f01 	strb.w	r4, [r3, #1]!
1a003cb0:	e7f7      	b.n	1a003ca2 <memcpy+0x6>

1a003cb2 <memset>:
1a003cb2:	4402      	add	r2, r0
1a003cb4:	4603      	mov	r3, r0
1a003cb6:	4293      	cmp	r3, r2
1a003cb8:	d100      	bne.n	1a003cbc <memset+0xa>
1a003cba:	4770      	bx	lr
1a003cbc:	f803 1b01 	strb.w	r1, [r3], #1
1a003cc0:	e7f9      	b.n	1a003cb6 <memset+0x4>
1a003cc2:	Address 0x000000001a003cc2 is out of bounds.


1a003cc4 <_free_r>:
1a003cc4:	b538      	push	{r3, r4, r5, lr}
1a003cc6:	4605      	mov	r5, r0
1a003cc8:	2900      	cmp	r1, #0
1a003cca:	d045      	beq.n	1a003d58 <_free_r+0x94>
1a003ccc:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003cd0:	1f0c      	subs	r4, r1, #4
1a003cd2:	2b00      	cmp	r3, #0
1a003cd4:	bfb8      	it	lt
1a003cd6:	18e4      	addlt	r4, r4, r3
1a003cd8:	f000 fa80 	bl	1a0041dc <__malloc_lock>
1a003cdc:	4a1f      	ldr	r2, [pc, #124]	; (1a003d5c <_free_r+0x98>)
1a003cde:	6813      	ldr	r3, [r2, #0]
1a003ce0:	4610      	mov	r0, r2
1a003ce2:	b933      	cbnz	r3, 1a003cf2 <_free_r+0x2e>
1a003ce4:	6063      	str	r3, [r4, #4]
1a003ce6:	6014      	str	r4, [r2, #0]
1a003ce8:	4628      	mov	r0, r5
1a003cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a003cee:	f000 ba76 	b.w	1a0041de <__malloc_unlock>
1a003cf2:	42a3      	cmp	r3, r4
1a003cf4:	d90c      	bls.n	1a003d10 <_free_r+0x4c>
1a003cf6:	6821      	ldr	r1, [r4, #0]
1a003cf8:	1862      	adds	r2, r4, r1
1a003cfa:	4293      	cmp	r3, r2
1a003cfc:	bf04      	itt	eq
1a003cfe:	681a      	ldreq	r2, [r3, #0]
1a003d00:	685b      	ldreq	r3, [r3, #4]
1a003d02:	6063      	str	r3, [r4, #4]
1a003d04:	bf04      	itt	eq
1a003d06:	1852      	addeq	r2, r2, r1
1a003d08:	6022      	streq	r2, [r4, #0]
1a003d0a:	6004      	str	r4, [r0, #0]
1a003d0c:	e7ec      	b.n	1a003ce8 <_free_r+0x24>
1a003d0e:	4613      	mov	r3, r2
1a003d10:	685a      	ldr	r2, [r3, #4]
1a003d12:	b10a      	cbz	r2, 1a003d18 <_free_r+0x54>
1a003d14:	42a2      	cmp	r2, r4
1a003d16:	d9fa      	bls.n	1a003d0e <_free_r+0x4a>
1a003d18:	6819      	ldr	r1, [r3, #0]
1a003d1a:	1858      	adds	r0, r3, r1
1a003d1c:	42a0      	cmp	r0, r4
1a003d1e:	d10b      	bne.n	1a003d38 <_free_r+0x74>
1a003d20:	6820      	ldr	r0, [r4, #0]
1a003d22:	4401      	add	r1, r0
1a003d24:	1858      	adds	r0, r3, r1
1a003d26:	4282      	cmp	r2, r0
1a003d28:	6019      	str	r1, [r3, #0]
1a003d2a:	d1dd      	bne.n	1a003ce8 <_free_r+0x24>
1a003d2c:	6810      	ldr	r0, [r2, #0]
1a003d2e:	6852      	ldr	r2, [r2, #4]
1a003d30:	605a      	str	r2, [r3, #4]
1a003d32:	4401      	add	r1, r0
1a003d34:	6019      	str	r1, [r3, #0]
1a003d36:	e7d7      	b.n	1a003ce8 <_free_r+0x24>
1a003d38:	d902      	bls.n	1a003d40 <_free_r+0x7c>
1a003d3a:	230c      	movs	r3, #12
1a003d3c:	602b      	str	r3, [r5, #0]
1a003d3e:	e7d3      	b.n	1a003ce8 <_free_r+0x24>
1a003d40:	6820      	ldr	r0, [r4, #0]
1a003d42:	1821      	adds	r1, r4, r0
1a003d44:	428a      	cmp	r2, r1
1a003d46:	bf04      	itt	eq
1a003d48:	6811      	ldreq	r1, [r2, #0]
1a003d4a:	6852      	ldreq	r2, [r2, #4]
1a003d4c:	6062      	str	r2, [r4, #4]
1a003d4e:	bf04      	itt	eq
1a003d50:	1809      	addeq	r1, r1, r0
1a003d52:	6021      	streq	r1, [r4, #0]
1a003d54:	605c      	str	r4, [r3, #4]
1a003d56:	e7c7      	b.n	1a003ce8 <_free_r+0x24>
1a003d58:	bd38      	pop	{r3, r4, r5, pc}
1a003d5a:	bf00      	nop
1a003d5c:	10002af4 	.word	0x10002af4

1a003d60 <_malloc_r>:
1a003d60:	b570      	push	{r4, r5, r6, lr}
1a003d62:	1ccd      	adds	r5, r1, #3
1a003d64:	f025 0503 	bic.w	r5, r5, #3
1a003d68:	3508      	adds	r5, #8
1a003d6a:	2d0c      	cmp	r5, #12
1a003d6c:	bf38      	it	cc
1a003d6e:	250c      	movcc	r5, #12
1a003d70:	2d00      	cmp	r5, #0
1a003d72:	4606      	mov	r6, r0
1a003d74:	db01      	blt.n	1a003d7a <_malloc_r+0x1a>
1a003d76:	42a9      	cmp	r1, r5
1a003d78:	d903      	bls.n	1a003d82 <_malloc_r+0x22>
1a003d7a:	230c      	movs	r3, #12
1a003d7c:	6033      	str	r3, [r6, #0]
1a003d7e:	2000      	movs	r0, #0
1a003d80:	bd70      	pop	{r4, r5, r6, pc}
1a003d82:	f000 fa2b 	bl	1a0041dc <__malloc_lock>
1a003d86:	4a21      	ldr	r2, [pc, #132]	; (1a003e0c <_malloc_r+0xac>)
1a003d88:	6814      	ldr	r4, [r2, #0]
1a003d8a:	4621      	mov	r1, r4
1a003d8c:	b991      	cbnz	r1, 1a003db4 <_malloc_r+0x54>
1a003d8e:	4c20      	ldr	r4, [pc, #128]	; (1a003e10 <_malloc_r+0xb0>)
1a003d90:	6823      	ldr	r3, [r4, #0]
1a003d92:	b91b      	cbnz	r3, 1a003d9c <_malloc_r+0x3c>
1a003d94:	4630      	mov	r0, r6
1a003d96:	f7fc fc49 	bl	1a00062c <_sbrk_r>
1a003d9a:	6020      	str	r0, [r4, #0]
1a003d9c:	4629      	mov	r1, r5
1a003d9e:	4630      	mov	r0, r6
1a003da0:	f7fc fc44 	bl	1a00062c <_sbrk_r>
1a003da4:	1c43      	adds	r3, r0, #1
1a003da6:	d124      	bne.n	1a003df2 <_malloc_r+0x92>
1a003da8:	230c      	movs	r3, #12
1a003daa:	6033      	str	r3, [r6, #0]
1a003dac:	4630      	mov	r0, r6
1a003dae:	f000 fa16 	bl	1a0041de <__malloc_unlock>
1a003db2:	e7e4      	b.n	1a003d7e <_malloc_r+0x1e>
1a003db4:	680b      	ldr	r3, [r1, #0]
1a003db6:	1b5b      	subs	r3, r3, r5
1a003db8:	d418      	bmi.n	1a003dec <_malloc_r+0x8c>
1a003dba:	2b0b      	cmp	r3, #11
1a003dbc:	d90f      	bls.n	1a003dde <_malloc_r+0x7e>
1a003dbe:	600b      	str	r3, [r1, #0]
1a003dc0:	50cd      	str	r5, [r1, r3]
1a003dc2:	18cc      	adds	r4, r1, r3
1a003dc4:	4630      	mov	r0, r6
1a003dc6:	f000 fa0a 	bl	1a0041de <__malloc_unlock>
1a003dca:	f104 000b 	add.w	r0, r4, #11
1a003dce:	1d23      	adds	r3, r4, #4
1a003dd0:	f020 0007 	bic.w	r0, r0, #7
1a003dd4:	1ac3      	subs	r3, r0, r3
1a003dd6:	d0d3      	beq.n	1a003d80 <_malloc_r+0x20>
1a003dd8:	425a      	negs	r2, r3
1a003dda:	50e2      	str	r2, [r4, r3]
1a003ddc:	e7d0      	b.n	1a003d80 <_malloc_r+0x20>
1a003dde:	428c      	cmp	r4, r1
1a003de0:	684b      	ldr	r3, [r1, #4]
1a003de2:	bf16      	itet	ne
1a003de4:	6063      	strne	r3, [r4, #4]
1a003de6:	6013      	streq	r3, [r2, #0]
1a003de8:	460c      	movne	r4, r1
1a003dea:	e7eb      	b.n	1a003dc4 <_malloc_r+0x64>
1a003dec:	460c      	mov	r4, r1
1a003dee:	6849      	ldr	r1, [r1, #4]
1a003df0:	e7cc      	b.n	1a003d8c <_malloc_r+0x2c>
1a003df2:	1cc4      	adds	r4, r0, #3
1a003df4:	f024 0403 	bic.w	r4, r4, #3
1a003df8:	42a0      	cmp	r0, r4
1a003dfa:	d005      	beq.n	1a003e08 <_malloc_r+0xa8>
1a003dfc:	1a21      	subs	r1, r4, r0
1a003dfe:	4630      	mov	r0, r6
1a003e00:	f7fc fc14 	bl	1a00062c <_sbrk_r>
1a003e04:	3001      	adds	r0, #1
1a003e06:	d0cf      	beq.n	1a003da8 <_malloc_r+0x48>
1a003e08:	6025      	str	r5, [r4, #0]
1a003e0a:	e7db      	b.n	1a003dc4 <_malloc_r+0x64>
1a003e0c:	10002af4 	.word	0x10002af4
1a003e10:	10002af8 	.word	0x10002af8

1a003e14 <iprintf>:
1a003e14:	b40f      	push	{r0, r1, r2, r3}
1a003e16:	4b0a      	ldr	r3, [pc, #40]	; (1a003e40 <iprintf+0x2c>)
1a003e18:	b513      	push	{r0, r1, r4, lr}
1a003e1a:	681c      	ldr	r4, [r3, #0]
1a003e1c:	b124      	cbz	r4, 1a003e28 <iprintf+0x14>
1a003e1e:	69a3      	ldr	r3, [r4, #24]
1a003e20:	b913      	cbnz	r3, 1a003e28 <iprintf+0x14>
1a003e22:	4620      	mov	r0, r4
1a003e24:	f7ff fe8c 	bl	1a003b40 <__sinit>
1a003e28:	ab05      	add	r3, sp, #20
1a003e2a:	9a04      	ldr	r2, [sp, #16]
1a003e2c:	68a1      	ldr	r1, [r4, #8]
1a003e2e:	9301      	str	r3, [sp, #4]
1a003e30:	4620      	mov	r0, r4
1a003e32:	f000 f9ff 	bl	1a004234 <_vfiprintf_r>
1a003e36:	b002      	add	sp, #8
1a003e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003e3c:	b004      	add	sp, #16
1a003e3e:	4770      	bx	lr
1a003e40:	10000040 	.word	0x10000040

1a003e44 <_puts_r>:
1a003e44:	b570      	push	{r4, r5, r6, lr}
1a003e46:	460e      	mov	r6, r1
1a003e48:	4605      	mov	r5, r0
1a003e4a:	b118      	cbz	r0, 1a003e54 <_puts_r+0x10>
1a003e4c:	6983      	ldr	r3, [r0, #24]
1a003e4e:	b90b      	cbnz	r3, 1a003e54 <_puts_r+0x10>
1a003e50:	f7ff fe76 	bl	1a003b40 <__sinit>
1a003e54:	69ab      	ldr	r3, [r5, #24]
1a003e56:	68ac      	ldr	r4, [r5, #8]
1a003e58:	b913      	cbnz	r3, 1a003e60 <_puts_r+0x1c>
1a003e5a:	4628      	mov	r0, r5
1a003e5c:	f7ff fe70 	bl	1a003b40 <__sinit>
1a003e60:	4b23      	ldr	r3, [pc, #140]	; (1a003ef0 <_puts_r+0xac>)
1a003e62:	429c      	cmp	r4, r3
1a003e64:	d117      	bne.n	1a003e96 <_puts_r+0x52>
1a003e66:	686c      	ldr	r4, [r5, #4]
1a003e68:	89a3      	ldrh	r3, [r4, #12]
1a003e6a:	071b      	lsls	r3, r3, #28
1a003e6c:	d51d      	bpl.n	1a003eaa <_puts_r+0x66>
1a003e6e:	6923      	ldr	r3, [r4, #16]
1a003e70:	b1db      	cbz	r3, 1a003eaa <_puts_r+0x66>
1a003e72:	3e01      	subs	r6, #1
1a003e74:	68a3      	ldr	r3, [r4, #8]
1a003e76:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a003e7a:	3b01      	subs	r3, #1
1a003e7c:	60a3      	str	r3, [r4, #8]
1a003e7e:	b9e9      	cbnz	r1, 1a003ebc <_puts_r+0x78>
1a003e80:	2b00      	cmp	r3, #0
1a003e82:	da2e      	bge.n	1a003ee2 <_puts_r+0x9e>
1a003e84:	4622      	mov	r2, r4
1a003e86:	210a      	movs	r1, #10
1a003e88:	4628      	mov	r0, r5
1a003e8a:	f000 f883 	bl	1a003f94 <__swbuf_r>
1a003e8e:	3001      	adds	r0, #1
1a003e90:	d011      	beq.n	1a003eb6 <_puts_r+0x72>
1a003e92:	200a      	movs	r0, #10
1a003e94:	e011      	b.n	1a003eba <_puts_r+0x76>
1a003e96:	4b17      	ldr	r3, [pc, #92]	; (1a003ef4 <_puts_r+0xb0>)
1a003e98:	429c      	cmp	r4, r3
1a003e9a:	d101      	bne.n	1a003ea0 <_puts_r+0x5c>
1a003e9c:	68ac      	ldr	r4, [r5, #8]
1a003e9e:	e7e3      	b.n	1a003e68 <_puts_r+0x24>
1a003ea0:	4b15      	ldr	r3, [pc, #84]	; (1a003ef8 <_puts_r+0xb4>)
1a003ea2:	429c      	cmp	r4, r3
1a003ea4:	bf08      	it	eq
1a003ea6:	68ec      	ldreq	r4, [r5, #12]
1a003ea8:	e7de      	b.n	1a003e68 <_puts_r+0x24>
1a003eaa:	4621      	mov	r1, r4
1a003eac:	4628      	mov	r0, r5
1a003eae:	f000 f8c3 	bl	1a004038 <__swsetup_r>
1a003eb2:	2800      	cmp	r0, #0
1a003eb4:	d0dd      	beq.n	1a003e72 <_puts_r+0x2e>
1a003eb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003eba:	bd70      	pop	{r4, r5, r6, pc}
1a003ebc:	2b00      	cmp	r3, #0
1a003ebe:	da04      	bge.n	1a003eca <_puts_r+0x86>
1a003ec0:	69a2      	ldr	r2, [r4, #24]
1a003ec2:	429a      	cmp	r2, r3
1a003ec4:	dc06      	bgt.n	1a003ed4 <_puts_r+0x90>
1a003ec6:	290a      	cmp	r1, #10
1a003ec8:	d004      	beq.n	1a003ed4 <_puts_r+0x90>
1a003eca:	6823      	ldr	r3, [r4, #0]
1a003ecc:	1c5a      	adds	r2, r3, #1
1a003ece:	6022      	str	r2, [r4, #0]
1a003ed0:	7019      	strb	r1, [r3, #0]
1a003ed2:	e7cf      	b.n	1a003e74 <_puts_r+0x30>
1a003ed4:	4622      	mov	r2, r4
1a003ed6:	4628      	mov	r0, r5
1a003ed8:	f000 f85c 	bl	1a003f94 <__swbuf_r>
1a003edc:	3001      	adds	r0, #1
1a003ede:	d1c9      	bne.n	1a003e74 <_puts_r+0x30>
1a003ee0:	e7e9      	b.n	1a003eb6 <_puts_r+0x72>
1a003ee2:	6823      	ldr	r3, [r4, #0]
1a003ee4:	200a      	movs	r0, #10
1a003ee6:	1c5a      	adds	r2, r3, #1
1a003ee8:	6022      	str	r2, [r4, #0]
1a003eea:	7018      	strb	r0, [r3, #0]
1a003eec:	e7e5      	b.n	1a003eba <_puts_r+0x76>
1a003eee:	bf00      	nop
1a003ef0:	1a004bac 	.word	0x1a004bac
1a003ef4:	1a004bcc 	.word	0x1a004bcc
1a003ef8:	1a004b8c 	.word	0x1a004b8c

1a003efc <puts>:
1a003efc:	4b02      	ldr	r3, [pc, #8]	; (1a003f08 <puts+0xc>)
1a003efe:	4601      	mov	r1, r0
1a003f00:	6818      	ldr	r0, [r3, #0]
1a003f02:	f7ff bf9f 	b.w	1a003e44 <_puts_r>
1a003f06:	bf00      	nop
1a003f08:	10000040 	.word	0x10000040

1a003f0c <__sread>:
1a003f0c:	b510      	push	{r4, lr}
1a003f0e:	460c      	mov	r4, r1
1a003f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003f14:	f7fc fb4e 	bl	1a0005b4 <_read_r>
1a003f18:	2800      	cmp	r0, #0
1a003f1a:	bfab      	itete	ge
1a003f1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a003f1e:	89a3      	ldrhlt	r3, [r4, #12]
1a003f20:	181b      	addge	r3, r3, r0
1a003f22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a003f26:	bfac      	ite	ge
1a003f28:	6563      	strge	r3, [r4, #84]	; 0x54
1a003f2a:	81a3      	strhlt	r3, [r4, #12]
1a003f2c:	bd10      	pop	{r4, pc}

1a003f2e <__swrite>:
1a003f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003f32:	461f      	mov	r7, r3
1a003f34:	898b      	ldrh	r3, [r1, #12]
1a003f36:	05db      	lsls	r3, r3, #23
1a003f38:	4605      	mov	r5, r0
1a003f3a:	460c      	mov	r4, r1
1a003f3c:	4616      	mov	r6, r2
1a003f3e:	d505      	bpl.n	1a003f4c <__swrite+0x1e>
1a003f40:	2302      	movs	r3, #2
1a003f42:	2200      	movs	r2, #0
1a003f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003f48:	f7fc fb2f 	bl	1a0005aa <_lseek_r>
1a003f4c:	89a3      	ldrh	r3, [r4, #12]
1a003f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a003f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a003f56:	81a3      	strh	r3, [r4, #12]
1a003f58:	4632      	mov	r2, r6
1a003f5a:	463b      	mov	r3, r7
1a003f5c:	4628      	mov	r0, r5
1a003f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a003f62:	f7fc bb4e 	b.w	1a000602 <_write_r>

1a003f66 <__sseek>:
1a003f66:	b510      	push	{r4, lr}
1a003f68:	460c      	mov	r4, r1
1a003f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003f6e:	f7fc fb1c 	bl	1a0005aa <_lseek_r>
1a003f72:	1c43      	adds	r3, r0, #1
1a003f74:	89a3      	ldrh	r3, [r4, #12]
1a003f76:	bf15      	itete	ne
1a003f78:	6560      	strne	r0, [r4, #84]	; 0x54
1a003f7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a003f7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a003f82:	81a3      	strheq	r3, [r4, #12]
1a003f84:	bf18      	it	ne
1a003f86:	81a3      	strhne	r3, [r4, #12]
1a003f88:	bd10      	pop	{r4, pc}

1a003f8a <__sclose>:
1a003f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a003f8e:	f7fc baf9 	b.w	1a000584 <_close_r>
1a003f92:	Address 0x000000001a003f92 is out of bounds.


1a003f94 <__swbuf_r>:
1a003f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003f96:	460e      	mov	r6, r1
1a003f98:	4614      	mov	r4, r2
1a003f9a:	4605      	mov	r5, r0
1a003f9c:	b118      	cbz	r0, 1a003fa6 <__swbuf_r+0x12>
1a003f9e:	6983      	ldr	r3, [r0, #24]
1a003fa0:	b90b      	cbnz	r3, 1a003fa6 <__swbuf_r+0x12>
1a003fa2:	f7ff fdcd 	bl	1a003b40 <__sinit>
1a003fa6:	4b21      	ldr	r3, [pc, #132]	; (1a00402c <__swbuf_r+0x98>)
1a003fa8:	429c      	cmp	r4, r3
1a003faa:	d12a      	bne.n	1a004002 <__swbuf_r+0x6e>
1a003fac:	686c      	ldr	r4, [r5, #4]
1a003fae:	69a3      	ldr	r3, [r4, #24]
1a003fb0:	60a3      	str	r3, [r4, #8]
1a003fb2:	89a3      	ldrh	r3, [r4, #12]
1a003fb4:	071a      	lsls	r2, r3, #28
1a003fb6:	d52e      	bpl.n	1a004016 <__swbuf_r+0x82>
1a003fb8:	6923      	ldr	r3, [r4, #16]
1a003fba:	b363      	cbz	r3, 1a004016 <__swbuf_r+0x82>
1a003fbc:	6923      	ldr	r3, [r4, #16]
1a003fbe:	6820      	ldr	r0, [r4, #0]
1a003fc0:	1ac0      	subs	r0, r0, r3
1a003fc2:	6963      	ldr	r3, [r4, #20]
1a003fc4:	b2f6      	uxtb	r6, r6
1a003fc6:	4283      	cmp	r3, r0
1a003fc8:	4637      	mov	r7, r6
1a003fca:	dc04      	bgt.n	1a003fd6 <__swbuf_r+0x42>
1a003fcc:	4621      	mov	r1, r4
1a003fce:	4628      	mov	r0, r5
1a003fd0:	f7ff fd4c 	bl	1a003a6c <_fflush_r>
1a003fd4:	bb28      	cbnz	r0, 1a004022 <__swbuf_r+0x8e>
1a003fd6:	68a3      	ldr	r3, [r4, #8]
1a003fd8:	3b01      	subs	r3, #1
1a003fda:	60a3      	str	r3, [r4, #8]
1a003fdc:	6823      	ldr	r3, [r4, #0]
1a003fde:	1c5a      	adds	r2, r3, #1
1a003fe0:	6022      	str	r2, [r4, #0]
1a003fe2:	701e      	strb	r6, [r3, #0]
1a003fe4:	6963      	ldr	r3, [r4, #20]
1a003fe6:	3001      	adds	r0, #1
1a003fe8:	4283      	cmp	r3, r0
1a003fea:	d004      	beq.n	1a003ff6 <__swbuf_r+0x62>
1a003fec:	89a3      	ldrh	r3, [r4, #12]
1a003fee:	07db      	lsls	r3, r3, #31
1a003ff0:	d519      	bpl.n	1a004026 <__swbuf_r+0x92>
1a003ff2:	2e0a      	cmp	r6, #10
1a003ff4:	d117      	bne.n	1a004026 <__swbuf_r+0x92>
1a003ff6:	4621      	mov	r1, r4
1a003ff8:	4628      	mov	r0, r5
1a003ffa:	f7ff fd37 	bl	1a003a6c <_fflush_r>
1a003ffe:	b190      	cbz	r0, 1a004026 <__swbuf_r+0x92>
1a004000:	e00f      	b.n	1a004022 <__swbuf_r+0x8e>
1a004002:	4b0b      	ldr	r3, [pc, #44]	; (1a004030 <__swbuf_r+0x9c>)
1a004004:	429c      	cmp	r4, r3
1a004006:	d101      	bne.n	1a00400c <__swbuf_r+0x78>
1a004008:	68ac      	ldr	r4, [r5, #8]
1a00400a:	e7d0      	b.n	1a003fae <__swbuf_r+0x1a>
1a00400c:	4b09      	ldr	r3, [pc, #36]	; (1a004034 <__swbuf_r+0xa0>)
1a00400e:	429c      	cmp	r4, r3
1a004010:	bf08      	it	eq
1a004012:	68ec      	ldreq	r4, [r5, #12]
1a004014:	e7cb      	b.n	1a003fae <__swbuf_r+0x1a>
1a004016:	4621      	mov	r1, r4
1a004018:	4628      	mov	r0, r5
1a00401a:	f000 f80d 	bl	1a004038 <__swsetup_r>
1a00401e:	2800      	cmp	r0, #0
1a004020:	d0cc      	beq.n	1a003fbc <__swbuf_r+0x28>
1a004022:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004026:	4638      	mov	r0, r7
1a004028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00402a:	bf00      	nop
1a00402c:	1a004bac 	.word	0x1a004bac
1a004030:	1a004bcc 	.word	0x1a004bcc
1a004034:	1a004b8c 	.word	0x1a004b8c

1a004038 <__swsetup_r>:
1a004038:	4b32      	ldr	r3, [pc, #200]	; (1a004104 <__swsetup_r+0xcc>)
1a00403a:	b570      	push	{r4, r5, r6, lr}
1a00403c:	681d      	ldr	r5, [r3, #0]
1a00403e:	4606      	mov	r6, r0
1a004040:	460c      	mov	r4, r1
1a004042:	b125      	cbz	r5, 1a00404e <__swsetup_r+0x16>
1a004044:	69ab      	ldr	r3, [r5, #24]
1a004046:	b913      	cbnz	r3, 1a00404e <__swsetup_r+0x16>
1a004048:	4628      	mov	r0, r5
1a00404a:	f7ff fd79 	bl	1a003b40 <__sinit>
1a00404e:	4b2e      	ldr	r3, [pc, #184]	; (1a004108 <__swsetup_r+0xd0>)
1a004050:	429c      	cmp	r4, r3
1a004052:	d10f      	bne.n	1a004074 <__swsetup_r+0x3c>
1a004054:	686c      	ldr	r4, [r5, #4]
1a004056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00405a:	b29a      	uxth	r2, r3
1a00405c:	0715      	lsls	r5, r2, #28
1a00405e:	d42c      	bmi.n	1a0040ba <__swsetup_r+0x82>
1a004060:	06d0      	lsls	r0, r2, #27
1a004062:	d411      	bmi.n	1a004088 <__swsetup_r+0x50>
1a004064:	2209      	movs	r2, #9
1a004066:	6032      	str	r2, [r6, #0]
1a004068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00406c:	81a3      	strh	r3, [r4, #12]
1a00406e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004072:	e03e      	b.n	1a0040f2 <__swsetup_r+0xba>
1a004074:	4b25      	ldr	r3, [pc, #148]	; (1a00410c <__swsetup_r+0xd4>)
1a004076:	429c      	cmp	r4, r3
1a004078:	d101      	bne.n	1a00407e <__swsetup_r+0x46>
1a00407a:	68ac      	ldr	r4, [r5, #8]
1a00407c:	e7eb      	b.n	1a004056 <__swsetup_r+0x1e>
1a00407e:	4b24      	ldr	r3, [pc, #144]	; (1a004110 <__swsetup_r+0xd8>)
1a004080:	429c      	cmp	r4, r3
1a004082:	bf08      	it	eq
1a004084:	68ec      	ldreq	r4, [r5, #12]
1a004086:	e7e6      	b.n	1a004056 <__swsetup_r+0x1e>
1a004088:	0751      	lsls	r1, r2, #29
1a00408a:	d512      	bpl.n	1a0040b2 <__swsetup_r+0x7a>
1a00408c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00408e:	b141      	cbz	r1, 1a0040a2 <__swsetup_r+0x6a>
1a004090:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004094:	4299      	cmp	r1, r3
1a004096:	d002      	beq.n	1a00409e <__swsetup_r+0x66>
1a004098:	4630      	mov	r0, r6
1a00409a:	f7ff fe13 	bl	1a003cc4 <_free_r>
1a00409e:	2300      	movs	r3, #0
1a0040a0:	6363      	str	r3, [r4, #52]	; 0x34
1a0040a2:	89a3      	ldrh	r3, [r4, #12]
1a0040a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a0040a8:	81a3      	strh	r3, [r4, #12]
1a0040aa:	2300      	movs	r3, #0
1a0040ac:	6063      	str	r3, [r4, #4]
1a0040ae:	6923      	ldr	r3, [r4, #16]
1a0040b0:	6023      	str	r3, [r4, #0]
1a0040b2:	89a3      	ldrh	r3, [r4, #12]
1a0040b4:	f043 0308 	orr.w	r3, r3, #8
1a0040b8:	81a3      	strh	r3, [r4, #12]
1a0040ba:	6923      	ldr	r3, [r4, #16]
1a0040bc:	b94b      	cbnz	r3, 1a0040d2 <__swsetup_r+0x9a>
1a0040be:	89a3      	ldrh	r3, [r4, #12]
1a0040c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0040c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0040c8:	d003      	beq.n	1a0040d2 <__swsetup_r+0x9a>
1a0040ca:	4621      	mov	r1, r4
1a0040cc:	4630      	mov	r0, r6
1a0040ce:	f000 f845 	bl	1a00415c <__smakebuf_r>
1a0040d2:	89a2      	ldrh	r2, [r4, #12]
1a0040d4:	f012 0301 	ands.w	r3, r2, #1
1a0040d8:	d00c      	beq.n	1a0040f4 <__swsetup_r+0xbc>
1a0040da:	2300      	movs	r3, #0
1a0040dc:	60a3      	str	r3, [r4, #8]
1a0040de:	6963      	ldr	r3, [r4, #20]
1a0040e0:	425b      	negs	r3, r3
1a0040e2:	61a3      	str	r3, [r4, #24]
1a0040e4:	6923      	ldr	r3, [r4, #16]
1a0040e6:	b953      	cbnz	r3, 1a0040fe <__swsetup_r+0xc6>
1a0040e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0040ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a0040f0:	d1ba      	bne.n	1a004068 <__swsetup_r+0x30>
1a0040f2:	bd70      	pop	{r4, r5, r6, pc}
1a0040f4:	0792      	lsls	r2, r2, #30
1a0040f6:	bf58      	it	pl
1a0040f8:	6963      	ldrpl	r3, [r4, #20]
1a0040fa:	60a3      	str	r3, [r4, #8]
1a0040fc:	e7f2      	b.n	1a0040e4 <__swsetup_r+0xac>
1a0040fe:	2000      	movs	r0, #0
1a004100:	e7f7      	b.n	1a0040f2 <__swsetup_r+0xba>
1a004102:	bf00      	nop
1a004104:	10000040 	.word	0x10000040
1a004108:	1a004bac 	.word	0x1a004bac
1a00410c:	1a004bcc 	.word	0x1a004bcc
1a004110:	1a004b8c 	.word	0x1a004b8c

1a004114 <__swhatbuf_r>:
1a004114:	b570      	push	{r4, r5, r6, lr}
1a004116:	460e      	mov	r6, r1
1a004118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00411c:	2900      	cmp	r1, #0
1a00411e:	b096      	sub	sp, #88	; 0x58
1a004120:	4614      	mov	r4, r2
1a004122:	461d      	mov	r5, r3
1a004124:	da07      	bge.n	1a004136 <__swhatbuf_r+0x22>
1a004126:	2300      	movs	r3, #0
1a004128:	602b      	str	r3, [r5, #0]
1a00412a:	89b3      	ldrh	r3, [r6, #12]
1a00412c:	061a      	lsls	r2, r3, #24
1a00412e:	d410      	bmi.n	1a004152 <__swhatbuf_r+0x3e>
1a004130:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004134:	e00e      	b.n	1a004154 <__swhatbuf_r+0x40>
1a004136:	466a      	mov	r2, sp
1a004138:	f7fc fa29 	bl	1a00058e <_fstat_r>
1a00413c:	2800      	cmp	r0, #0
1a00413e:	dbf2      	blt.n	1a004126 <__swhatbuf_r+0x12>
1a004140:	9a01      	ldr	r2, [sp, #4]
1a004142:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a004146:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a00414a:	425a      	negs	r2, r3
1a00414c:	415a      	adcs	r2, r3
1a00414e:	602a      	str	r2, [r5, #0]
1a004150:	e7ee      	b.n	1a004130 <__swhatbuf_r+0x1c>
1a004152:	2340      	movs	r3, #64	; 0x40
1a004154:	2000      	movs	r0, #0
1a004156:	6023      	str	r3, [r4, #0]
1a004158:	b016      	add	sp, #88	; 0x58
1a00415a:	bd70      	pop	{r4, r5, r6, pc}

1a00415c <__smakebuf_r>:
1a00415c:	898b      	ldrh	r3, [r1, #12]
1a00415e:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a004160:	079d      	lsls	r5, r3, #30
1a004162:	4606      	mov	r6, r0
1a004164:	460c      	mov	r4, r1
1a004166:	d507      	bpl.n	1a004178 <__smakebuf_r+0x1c>
1a004168:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a00416c:	6023      	str	r3, [r4, #0]
1a00416e:	6123      	str	r3, [r4, #16]
1a004170:	2301      	movs	r3, #1
1a004172:	6163      	str	r3, [r4, #20]
1a004174:	b002      	add	sp, #8
1a004176:	bd70      	pop	{r4, r5, r6, pc}
1a004178:	ab01      	add	r3, sp, #4
1a00417a:	466a      	mov	r2, sp
1a00417c:	f7ff ffca 	bl	1a004114 <__swhatbuf_r>
1a004180:	9900      	ldr	r1, [sp, #0]
1a004182:	4605      	mov	r5, r0
1a004184:	4630      	mov	r0, r6
1a004186:	f7ff fdeb 	bl	1a003d60 <_malloc_r>
1a00418a:	b948      	cbnz	r0, 1a0041a0 <__smakebuf_r+0x44>
1a00418c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004190:	059a      	lsls	r2, r3, #22
1a004192:	d4ef      	bmi.n	1a004174 <__smakebuf_r+0x18>
1a004194:	f023 0303 	bic.w	r3, r3, #3
1a004198:	f043 0302 	orr.w	r3, r3, #2
1a00419c:	81a3      	strh	r3, [r4, #12]
1a00419e:	e7e3      	b.n	1a004168 <__smakebuf_r+0xc>
1a0041a0:	4b0d      	ldr	r3, [pc, #52]	; (1a0041d8 <__smakebuf_r+0x7c>)
1a0041a2:	62b3      	str	r3, [r6, #40]	; 0x28
1a0041a4:	89a3      	ldrh	r3, [r4, #12]
1a0041a6:	6020      	str	r0, [r4, #0]
1a0041a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0041ac:	81a3      	strh	r3, [r4, #12]
1a0041ae:	9b00      	ldr	r3, [sp, #0]
1a0041b0:	6163      	str	r3, [r4, #20]
1a0041b2:	9b01      	ldr	r3, [sp, #4]
1a0041b4:	6120      	str	r0, [r4, #16]
1a0041b6:	b15b      	cbz	r3, 1a0041d0 <__smakebuf_r+0x74>
1a0041b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0041bc:	4630      	mov	r0, r6
1a0041be:	f7fc f9eb 	bl	1a000598 <_isatty_r>
1a0041c2:	b128      	cbz	r0, 1a0041d0 <__smakebuf_r+0x74>
1a0041c4:	89a3      	ldrh	r3, [r4, #12]
1a0041c6:	f023 0303 	bic.w	r3, r3, #3
1a0041ca:	f043 0301 	orr.w	r3, r3, #1
1a0041ce:	81a3      	strh	r3, [r4, #12]
1a0041d0:	89a3      	ldrh	r3, [r4, #12]
1a0041d2:	431d      	orrs	r5, r3
1a0041d4:	81a5      	strh	r5, [r4, #12]
1a0041d6:	e7cd      	b.n	1a004174 <__smakebuf_r+0x18>
1a0041d8:	1a003b09 	.word	0x1a003b09

1a0041dc <__malloc_lock>:
1a0041dc:	4770      	bx	lr

1a0041de <__malloc_unlock>:
1a0041de:	4770      	bx	lr

1a0041e0 <__sfputc_r>:
1a0041e0:	6893      	ldr	r3, [r2, #8]
1a0041e2:	3b01      	subs	r3, #1
1a0041e4:	2b00      	cmp	r3, #0
1a0041e6:	b410      	push	{r4}
1a0041e8:	6093      	str	r3, [r2, #8]
1a0041ea:	da08      	bge.n	1a0041fe <__sfputc_r+0x1e>
1a0041ec:	6994      	ldr	r4, [r2, #24]
1a0041ee:	42a3      	cmp	r3, r4
1a0041f0:	db01      	blt.n	1a0041f6 <__sfputc_r+0x16>
1a0041f2:	290a      	cmp	r1, #10
1a0041f4:	d103      	bne.n	1a0041fe <__sfputc_r+0x1e>
1a0041f6:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0041fa:	f7ff becb 	b.w	1a003f94 <__swbuf_r>
1a0041fe:	6813      	ldr	r3, [r2, #0]
1a004200:	1c58      	adds	r0, r3, #1
1a004202:	6010      	str	r0, [r2, #0]
1a004204:	7019      	strb	r1, [r3, #0]
1a004206:	4608      	mov	r0, r1
1a004208:	f85d 4b04 	ldr.w	r4, [sp], #4
1a00420c:	4770      	bx	lr

1a00420e <__sfputs_r>:
1a00420e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004210:	4606      	mov	r6, r0
1a004212:	460f      	mov	r7, r1
1a004214:	4614      	mov	r4, r2
1a004216:	18d5      	adds	r5, r2, r3
1a004218:	42ac      	cmp	r4, r5
1a00421a:	d101      	bne.n	1a004220 <__sfputs_r+0x12>
1a00421c:	2000      	movs	r0, #0
1a00421e:	e007      	b.n	1a004230 <__sfputs_r+0x22>
1a004220:	463a      	mov	r2, r7
1a004222:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004226:	4630      	mov	r0, r6
1a004228:	f7ff ffda 	bl	1a0041e0 <__sfputc_r>
1a00422c:	1c43      	adds	r3, r0, #1
1a00422e:	d1f3      	bne.n	1a004218 <__sfputs_r+0xa>
1a004230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004232:	Address 0x000000001a004232 is out of bounds.


1a004234 <_vfiprintf_r>:
1a004234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004238:	460c      	mov	r4, r1
1a00423a:	b09d      	sub	sp, #116	; 0x74
1a00423c:	4617      	mov	r7, r2
1a00423e:	461d      	mov	r5, r3
1a004240:	4606      	mov	r6, r0
1a004242:	b118      	cbz	r0, 1a00424c <_vfiprintf_r+0x18>
1a004244:	6983      	ldr	r3, [r0, #24]
1a004246:	b90b      	cbnz	r3, 1a00424c <_vfiprintf_r+0x18>
1a004248:	f7ff fc7a 	bl	1a003b40 <__sinit>
1a00424c:	4b7c      	ldr	r3, [pc, #496]	; (1a004440 <_vfiprintf_r+0x20c>)
1a00424e:	429c      	cmp	r4, r3
1a004250:	d158      	bne.n	1a004304 <_vfiprintf_r+0xd0>
1a004252:	6874      	ldr	r4, [r6, #4]
1a004254:	89a3      	ldrh	r3, [r4, #12]
1a004256:	0718      	lsls	r0, r3, #28
1a004258:	d55e      	bpl.n	1a004318 <_vfiprintf_r+0xe4>
1a00425a:	6923      	ldr	r3, [r4, #16]
1a00425c:	2b00      	cmp	r3, #0
1a00425e:	d05b      	beq.n	1a004318 <_vfiprintf_r+0xe4>
1a004260:	2300      	movs	r3, #0
1a004262:	9309      	str	r3, [sp, #36]	; 0x24
1a004264:	2320      	movs	r3, #32
1a004266:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a00426a:	2330      	movs	r3, #48	; 0x30
1a00426c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004270:	9503      	str	r5, [sp, #12]
1a004272:	f04f 0b01 	mov.w	fp, #1
1a004276:	46b8      	mov	r8, r7
1a004278:	4645      	mov	r5, r8
1a00427a:	f815 3b01 	ldrb.w	r3, [r5], #1
1a00427e:	b10b      	cbz	r3, 1a004284 <_vfiprintf_r+0x50>
1a004280:	2b25      	cmp	r3, #37	; 0x25
1a004282:	d154      	bne.n	1a00432e <_vfiprintf_r+0xfa>
1a004284:	ebb8 0a07 	subs.w	sl, r8, r7
1a004288:	d00b      	beq.n	1a0042a2 <_vfiprintf_r+0x6e>
1a00428a:	4653      	mov	r3, sl
1a00428c:	463a      	mov	r2, r7
1a00428e:	4621      	mov	r1, r4
1a004290:	4630      	mov	r0, r6
1a004292:	f7ff ffbc 	bl	1a00420e <__sfputs_r>
1a004296:	3001      	adds	r0, #1
1a004298:	f000 80c2 	beq.w	1a004420 <_vfiprintf_r+0x1ec>
1a00429c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00429e:	4453      	add	r3, sl
1a0042a0:	9309      	str	r3, [sp, #36]	; 0x24
1a0042a2:	f898 3000 	ldrb.w	r3, [r8]
1a0042a6:	2b00      	cmp	r3, #0
1a0042a8:	f000 80ba 	beq.w	1a004420 <_vfiprintf_r+0x1ec>
1a0042ac:	2300      	movs	r3, #0
1a0042ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0042b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a0042b6:	9304      	str	r3, [sp, #16]
1a0042b8:	9307      	str	r3, [sp, #28]
1a0042ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a0042be:	931a      	str	r3, [sp, #104]	; 0x68
1a0042c0:	46a8      	mov	r8, r5
1a0042c2:	2205      	movs	r2, #5
1a0042c4:	f818 1b01 	ldrb.w	r1, [r8], #1
1a0042c8:	485e      	ldr	r0, [pc, #376]	; (1a004444 <_vfiprintf_r+0x210>)
1a0042ca:	f000 fa51 	bl	1a004770 <memchr>
1a0042ce:	9b04      	ldr	r3, [sp, #16]
1a0042d0:	bb78      	cbnz	r0, 1a004332 <_vfiprintf_r+0xfe>
1a0042d2:	06d9      	lsls	r1, r3, #27
1a0042d4:	bf44      	itt	mi
1a0042d6:	2220      	movmi	r2, #32
1a0042d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0042dc:	071a      	lsls	r2, r3, #28
1a0042de:	bf44      	itt	mi
1a0042e0:	222b      	movmi	r2, #43	; 0x2b
1a0042e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a0042e6:	782a      	ldrb	r2, [r5, #0]
1a0042e8:	2a2a      	cmp	r2, #42	; 0x2a
1a0042ea:	d02a      	beq.n	1a004342 <_vfiprintf_r+0x10e>
1a0042ec:	9a07      	ldr	r2, [sp, #28]
1a0042ee:	46a8      	mov	r8, r5
1a0042f0:	2000      	movs	r0, #0
1a0042f2:	250a      	movs	r5, #10
1a0042f4:	4641      	mov	r1, r8
1a0042f6:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0042fa:	3b30      	subs	r3, #48	; 0x30
1a0042fc:	2b09      	cmp	r3, #9
1a0042fe:	d969      	bls.n	1a0043d4 <_vfiprintf_r+0x1a0>
1a004300:	b360      	cbz	r0, 1a00435c <_vfiprintf_r+0x128>
1a004302:	e024      	b.n	1a00434e <_vfiprintf_r+0x11a>
1a004304:	4b50      	ldr	r3, [pc, #320]	; (1a004448 <_vfiprintf_r+0x214>)
1a004306:	429c      	cmp	r4, r3
1a004308:	d101      	bne.n	1a00430e <_vfiprintf_r+0xda>
1a00430a:	68b4      	ldr	r4, [r6, #8]
1a00430c:	e7a2      	b.n	1a004254 <_vfiprintf_r+0x20>
1a00430e:	4b4f      	ldr	r3, [pc, #316]	; (1a00444c <_vfiprintf_r+0x218>)
1a004310:	429c      	cmp	r4, r3
1a004312:	bf08      	it	eq
1a004314:	68f4      	ldreq	r4, [r6, #12]
1a004316:	e79d      	b.n	1a004254 <_vfiprintf_r+0x20>
1a004318:	4621      	mov	r1, r4
1a00431a:	4630      	mov	r0, r6
1a00431c:	f7ff fe8c 	bl	1a004038 <__swsetup_r>
1a004320:	2800      	cmp	r0, #0
1a004322:	d09d      	beq.n	1a004260 <_vfiprintf_r+0x2c>
1a004324:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004328:	b01d      	add	sp, #116	; 0x74
1a00432a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00432e:	46a8      	mov	r8, r5
1a004330:	e7a2      	b.n	1a004278 <_vfiprintf_r+0x44>
1a004332:	4a44      	ldr	r2, [pc, #272]	; (1a004444 <_vfiprintf_r+0x210>)
1a004334:	1a80      	subs	r0, r0, r2
1a004336:	fa0b f000 	lsl.w	r0, fp, r0
1a00433a:	4318      	orrs	r0, r3
1a00433c:	9004      	str	r0, [sp, #16]
1a00433e:	4645      	mov	r5, r8
1a004340:	e7be      	b.n	1a0042c0 <_vfiprintf_r+0x8c>
1a004342:	9a03      	ldr	r2, [sp, #12]
1a004344:	1d11      	adds	r1, r2, #4
1a004346:	6812      	ldr	r2, [r2, #0]
1a004348:	9103      	str	r1, [sp, #12]
1a00434a:	2a00      	cmp	r2, #0
1a00434c:	db01      	blt.n	1a004352 <_vfiprintf_r+0x11e>
1a00434e:	9207      	str	r2, [sp, #28]
1a004350:	e004      	b.n	1a00435c <_vfiprintf_r+0x128>
1a004352:	4252      	negs	r2, r2
1a004354:	f043 0302 	orr.w	r3, r3, #2
1a004358:	9207      	str	r2, [sp, #28]
1a00435a:	9304      	str	r3, [sp, #16]
1a00435c:	f898 3000 	ldrb.w	r3, [r8]
1a004360:	2b2e      	cmp	r3, #46	; 0x2e
1a004362:	d10e      	bne.n	1a004382 <_vfiprintf_r+0x14e>
1a004364:	f898 3001 	ldrb.w	r3, [r8, #1]
1a004368:	2b2a      	cmp	r3, #42	; 0x2a
1a00436a:	d138      	bne.n	1a0043de <_vfiprintf_r+0x1aa>
1a00436c:	9b03      	ldr	r3, [sp, #12]
1a00436e:	1d1a      	adds	r2, r3, #4
1a004370:	681b      	ldr	r3, [r3, #0]
1a004372:	9203      	str	r2, [sp, #12]
1a004374:	2b00      	cmp	r3, #0
1a004376:	bfb8      	it	lt
1a004378:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a00437c:	f108 0802 	add.w	r8, r8, #2
1a004380:	9305      	str	r3, [sp, #20]
1a004382:	4d33      	ldr	r5, [pc, #204]	; (1a004450 <_vfiprintf_r+0x21c>)
1a004384:	f898 1000 	ldrb.w	r1, [r8]
1a004388:	2203      	movs	r2, #3
1a00438a:	4628      	mov	r0, r5
1a00438c:	f000 f9f0 	bl	1a004770 <memchr>
1a004390:	b140      	cbz	r0, 1a0043a4 <_vfiprintf_r+0x170>
1a004392:	2340      	movs	r3, #64	; 0x40
1a004394:	1b40      	subs	r0, r0, r5
1a004396:	fa03 f000 	lsl.w	r0, r3, r0
1a00439a:	9b04      	ldr	r3, [sp, #16]
1a00439c:	4303      	orrs	r3, r0
1a00439e:	f108 0801 	add.w	r8, r8, #1
1a0043a2:	9304      	str	r3, [sp, #16]
1a0043a4:	f898 1000 	ldrb.w	r1, [r8]
1a0043a8:	482a      	ldr	r0, [pc, #168]	; (1a004454 <_vfiprintf_r+0x220>)
1a0043aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a0043ae:	2206      	movs	r2, #6
1a0043b0:	f108 0701 	add.w	r7, r8, #1
1a0043b4:	f000 f9dc 	bl	1a004770 <memchr>
1a0043b8:	2800      	cmp	r0, #0
1a0043ba:	d037      	beq.n	1a00442c <_vfiprintf_r+0x1f8>
1a0043bc:	4b26      	ldr	r3, [pc, #152]	; (1a004458 <_vfiprintf_r+0x224>)
1a0043be:	bb1b      	cbnz	r3, 1a004408 <_vfiprintf_r+0x1d4>
1a0043c0:	9b03      	ldr	r3, [sp, #12]
1a0043c2:	3307      	adds	r3, #7
1a0043c4:	f023 0307 	bic.w	r3, r3, #7
1a0043c8:	3308      	adds	r3, #8
1a0043ca:	9303      	str	r3, [sp, #12]
1a0043cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0043ce:	444b      	add	r3, r9
1a0043d0:	9309      	str	r3, [sp, #36]	; 0x24
1a0043d2:	e750      	b.n	1a004276 <_vfiprintf_r+0x42>
1a0043d4:	fb05 3202 	mla	r2, r5, r2, r3
1a0043d8:	2001      	movs	r0, #1
1a0043da:	4688      	mov	r8, r1
1a0043dc:	e78a      	b.n	1a0042f4 <_vfiprintf_r+0xc0>
1a0043de:	2300      	movs	r3, #0
1a0043e0:	f108 0801 	add.w	r8, r8, #1
1a0043e4:	9305      	str	r3, [sp, #20]
1a0043e6:	4619      	mov	r1, r3
1a0043e8:	250a      	movs	r5, #10
1a0043ea:	4640      	mov	r0, r8
1a0043ec:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0043f0:	3a30      	subs	r2, #48	; 0x30
1a0043f2:	2a09      	cmp	r2, #9
1a0043f4:	d903      	bls.n	1a0043fe <_vfiprintf_r+0x1ca>
1a0043f6:	2b00      	cmp	r3, #0
1a0043f8:	d0c3      	beq.n	1a004382 <_vfiprintf_r+0x14e>
1a0043fa:	9105      	str	r1, [sp, #20]
1a0043fc:	e7c1      	b.n	1a004382 <_vfiprintf_r+0x14e>
1a0043fe:	fb05 2101 	mla	r1, r5, r1, r2
1a004402:	2301      	movs	r3, #1
1a004404:	4680      	mov	r8, r0
1a004406:	e7f0      	b.n	1a0043ea <_vfiprintf_r+0x1b6>
1a004408:	ab03      	add	r3, sp, #12
1a00440a:	9300      	str	r3, [sp, #0]
1a00440c:	4622      	mov	r2, r4
1a00440e:	4b13      	ldr	r3, [pc, #76]	; (1a00445c <_vfiprintf_r+0x228>)
1a004410:	a904      	add	r1, sp, #16
1a004412:	4630      	mov	r0, r6
1a004414:	f3af 8000 	nop.w
1a004418:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00441c:	4681      	mov	r9, r0
1a00441e:	d1d5      	bne.n	1a0043cc <_vfiprintf_r+0x198>
1a004420:	89a3      	ldrh	r3, [r4, #12]
1a004422:	065b      	lsls	r3, r3, #25
1a004424:	f53f af7e 	bmi.w	1a004324 <_vfiprintf_r+0xf0>
1a004428:	9809      	ldr	r0, [sp, #36]	; 0x24
1a00442a:	e77d      	b.n	1a004328 <_vfiprintf_r+0xf4>
1a00442c:	ab03      	add	r3, sp, #12
1a00442e:	9300      	str	r3, [sp, #0]
1a004430:	4622      	mov	r2, r4
1a004432:	4b0a      	ldr	r3, [pc, #40]	; (1a00445c <_vfiprintf_r+0x228>)
1a004434:	a904      	add	r1, sp, #16
1a004436:	4630      	mov	r0, r6
1a004438:	f000 f888 	bl	1a00454c <_printf_i>
1a00443c:	e7ec      	b.n	1a004418 <_vfiprintf_r+0x1e4>
1a00443e:	bf00      	nop
1a004440:	1a004bac 	.word	0x1a004bac
1a004444:	1a004bf0 	.word	0x1a004bf0
1a004448:	1a004bcc 	.word	0x1a004bcc
1a00444c:	1a004b8c 	.word	0x1a004b8c
1a004450:	1a004bf6 	.word	0x1a004bf6
1a004454:	1a004bfa 	.word	0x1a004bfa
1a004458:	00000000 	.word	0x00000000
1a00445c:	1a00420f 	.word	0x1a00420f

1a004460 <_printf_common>:
1a004460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a004464:	4691      	mov	r9, r2
1a004466:	461f      	mov	r7, r3
1a004468:	688a      	ldr	r2, [r1, #8]
1a00446a:	690b      	ldr	r3, [r1, #16]
1a00446c:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a004470:	4293      	cmp	r3, r2
1a004472:	bfb8      	it	lt
1a004474:	4613      	movlt	r3, r2
1a004476:	f8c9 3000 	str.w	r3, [r9]
1a00447a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a00447e:	4606      	mov	r6, r0
1a004480:	460c      	mov	r4, r1
1a004482:	b112      	cbz	r2, 1a00448a <_printf_common+0x2a>
1a004484:	3301      	adds	r3, #1
1a004486:	f8c9 3000 	str.w	r3, [r9]
1a00448a:	6823      	ldr	r3, [r4, #0]
1a00448c:	0699      	lsls	r1, r3, #26
1a00448e:	bf42      	ittt	mi
1a004490:	f8d9 3000 	ldrmi.w	r3, [r9]
1a004494:	3302      	addmi	r3, #2
1a004496:	f8c9 3000 	strmi.w	r3, [r9]
1a00449a:	6825      	ldr	r5, [r4, #0]
1a00449c:	f015 0506 	ands.w	r5, r5, #6
1a0044a0:	d107      	bne.n	1a0044b2 <_printf_common+0x52>
1a0044a2:	f104 0a19 	add.w	sl, r4, #25
1a0044a6:	68e3      	ldr	r3, [r4, #12]
1a0044a8:	f8d9 2000 	ldr.w	r2, [r9]
1a0044ac:	1a9b      	subs	r3, r3, r2
1a0044ae:	42ab      	cmp	r3, r5
1a0044b0:	dc28      	bgt.n	1a004504 <_printf_common+0xa4>
1a0044b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a0044b6:	6822      	ldr	r2, [r4, #0]
1a0044b8:	3300      	adds	r3, #0
1a0044ba:	bf18      	it	ne
1a0044bc:	2301      	movne	r3, #1
1a0044be:	0692      	lsls	r2, r2, #26
1a0044c0:	d42d      	bmi.n	1a00451e <_printf_common+0xbe>
1a0044c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a0044c6:	4639      	mov	r1, r7
1a0044c8:	4630      	mov	r0, r6
1a0044ca:	47c0      	blx	r8
1a0044cc:	3001      	adds	r0, #1
1a0044ce:	d020      	beq.n	1a004512 <_printf_common+0xb2>
1a0044d0:	6823      	ldr	r3, [r4, #0]
1a0044d2:	68e5      	ldr	r5, [r4, #12]
1a0044d4:	f8d9 2000 	ldr.w	r2, [r9]
1a0044d8:	f003 0306 	and.w	r3, r3, #6
1a0044dc:	2b04      	cmp	r3, #4
1a0044de:	bf08      	it	eq
1a0044e0:	1aad      	subeq	r5, r5, r2
1a0044e2:	68a3      	ldr	r3, [r4, #8]
1a0044e4:	6922      	ldr	r2, [r4, #16]
1a0044e6:	bf0c      	ite	eq
1a0044e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a0044ec:	2500      	movne	r5, #0
1a0044ee:	4293      	cmp	r3, r2
1a0044f0:	bfc4      	itt	gt
1a0044f2:	1a9b      	subgt	r3, r3, r2
1a0044f4:	18ed      	addgt	r5, r5, r3
1a0044f6:	f04f 0900 	mov.w	r9, #0
1a0044fa:	341a      	adds	r4, #26
1a0044fc:	454d      	cmp	r5, r9
1a0044fe:	d11a      	bne.n	1a004536 <_printf_common+0xd6>
1a004500:	2000      	movs	r0, #0
1a004502:	e008      	b.n	1a004516 <_printf_common+0xb6>
1a004504:	2301      	movs	r3, #1
1a004506:	4652      	mov	r2, sl
1a004508:	4639      	mov	r1, r7
1a00450a:	4630      	mov	r0, r6
1a00450c:	47c0      	blx	r8
1a00450e:	3001      	adds	r0, #1
1a004510:	d103      	bne.n	1a00451a <_printf_common+0xba>
1a004512:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00451a:	3501      	adds	r5, #1
1a00451c:	e7c3      	b.n	1a0044a6 <_printf_common+0x46>
1a00451e:	18e1      	adds	r1, r4, r3
1a004520:	1c5a      	adds	r2, r3, #1
1a004522:	2030      	movs	r0, #48	; 0x30
1a004524:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004528:	4422      	add	r2, r4
1a00452a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a00452e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a004532:	3302      	adds	r3, #2
1a004534:	e7c5      	b.n	1a0044c2 <_printf_common+0x62>
1a004536:	2301      	movs	r3, #1
1a004538:	4622      	mov	r2, r4
1a00453a:	4639      	mov	r1, r7
1a00453c:	4630      	mov	r0, r6
1a00453e:	47c0      	blx	r8
1a004540:	3001      	adds	r0, #1
1a004542:	d0e6      	beq.n	1a004512 <_printf_common+0xb2>
1a004544:	f109 0901 	add.w	r9, r9, #1
1a004548:	e7d8      	b.n	1a0044fc <_printf_common+0x9c>
1a00454a:	Address 0x000000001a00454a is out of bounds.


1a00454c <_printf_i>:
1a00454c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a004550:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a004554:	460c      	mov	r4, r1
1a004556:	7e09      	ldrb	r1, [r1, #24]
1a004558:	b085      	sub	sp, #20
1a00455a:	296e      	cmp	r1, #110	; 0x6e
1a00455c:	4617      	mov	r7, r2
1a00455e:	4606      	mov	r6, r0
1a004560:	4698      	mov	r8, r3
1a004562:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a004564:	f000 80b3 	beq.w	1a0046ce <_printf_i+0x182>
1a004568:	d822      	bhi.n	1a0045b0 <_printf_i+0x64>
1a00456a:	2963      	cmp	r1, #99	; 0x63
1a00456c:	d036      	beq.n	1a0045dc <_printf_i+0x90>
1a00456e:	d80a      	bhi.n	1a004586 <_printf_i+0x3a>
1a004570:	2900      	cmp	r1, #0
1a004572:	f000 80b9 	beq.w	1a0046e8 <_printf_i+0x19c>
1a004576:	2958      	cmp	r1, #88	; 0x58
1a004578:	f000 8083 	beq.w	1a004682 <_printf_i+0x136>
1a00457c:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004580:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a004584:	e032      	b.n	1a0045ec <_printf_i+0xa0>
1a004586:	2964      	cmp	r1, #100	; 0x64
1a004588:	d001      	beq.n	1a00458e <_printf_i+0x42>
1a00458a:	2969      	cmp	r1, #105	; 0x69
1a00458c:	d1f6      	bne.n	1a00457c <_printf_i+0x30>
1a00458e:	6820      	ldr	r0, [r4, #0]
1a004590:	6813      	ldr	r3, [r2, #0]
1a004592:	0605      	lsls	r5, r0, #24
1a004594:	f103 0104 	add.w	r1, r3, #4
1a004598:	d52a      	bpl.n	1a0045f0 <_printf_i+0xa4>
1a00459a:	681b      	ldr	r3, [r3, #0]
1a00459c:	6011      	str	r1, [r2, #0]
1a00459e:	2b00      	cmp	r3, #0
1a0045a0:	da03      	bge.n	1a0045aa <_printf_i+0x5e>
1a0045a2:	222d      	movs	r2, #45	; 0x2d
1a0045a4:	425b      	negs	r3, r3
1a0045a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a0045aa:	486f      	ldr	r0, [pc, #444]	; (1a004768 <_printf_i+0x21c>)
1a0045ac:	220a      	movs	r2, #10
1a0045ae:	e039      	b.n	1a004624 <_printf_i+0xd8>
1a0045b0:	2973      	cmp	r1, #115	; 0x73
1a0045b2:	f000 809d 	beq.w	1a0046f0 <_printf_i+0x1a4>
1a0045b6:	d808      	bhi.n	1a0045ca <_printf_i+0x7e>
1a0045b8:	296f      	cmp	r1, #111	; 0x6f
1a0045ba:	d020      	beq.n	1a0045fe <_printf_i+0xb2>
1a0045bc:	2970      	cmp	r1, #112	; 0x70
1a0045be:	d1dd      	bne.n	1a00457c <_printf_i+0x30>
1a0045c0:	6823      	ldr	r3, [r4, #0]
1a0045c2:	f043 0320 	orr.w	r3, r3, #32
1a0045c6:	6023      	str	r3, [r4, #0]
1a0045c8:	e003      	b.n	1a0045d2 <_printf_i+0x86>
1a0045ca:	2975      	cmp	r1, #117	; 0x75
1a0045cc:	d017      	beq.n	1a0045fe <_printf_i+0xb2>
1a0045ce:	2978      	cmp	r1, #120	; 0x78
1a0045d0:	d1d4      	bne.n	1a00457c <_printf_i+0x30>
1a0045d2:	2378      	movs	r3, #120	; 0x78
1a0045d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a0045d8:	4864      	ldr	r0, [pc, #400]	; (1a00476c <_printf_i+0x220>)
1a0045da:	e055      	b.n	1a004688 <_printf_i+0x13c>
1a0045dc:	6813      	ldr	r3, [r2, #0]
1a0045de:	1d19      	adds	r1, r3, #4
1a0045e0:	681b      	ldr	r3, [r3, #0]
1a0045e2:	6011      	str	r1, [r2, #0]
1a0045e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0045e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a0045ec:	2301      	movs	r3, #1
1a0045ee:	e08c      	b.n	1a00470a <_printf_i+0x1be>
1a0045f0:	681b      	ldr	r3, [r3, #0]
1a0045f2:	6011      	str	r1, [r2, #0]
1a0045f4:	f010 0f40 	tst.w	r0, #64	; 0x40
1a0045f8:	bf18      	it	ne
1a0045fa:	b21b      	sxthne	r3, r3
1a0045fc:	e7cf      	b.n	1a00459e <_printf_i+0x52>
1a0045fe:	6813      	ldr	r3, [r2, #0]
1a004600:	6825      	ldr	r5, [r4, #0]
1a004602:	1d18      	adds	r0, r3, #4
1a004604:	6010      	str	r0, [r2, #0]
1a004606:	0628      	lsls	r0, r5, #24
1a004608:	d501      	bpl.n	1a00460e <_printf_i+0xc2>
1a00460a:	681b      	ldr	r3, [r3, #0]
1a00460c:	e002      	b.n	1a004614 <_printf_i+0xc8>
1a00460e:	0668      	lsls	r0, r5, #25
1a004610:	d5fb      	bpl.n	1a00460a <_printf_i+0xbe>
1a004612:	881b      	ldrh	r3, [r3, #0]
1a004614:	4854      	ldr	r0, [pc, #336]	; (1a004768 <_printf_i+0x21c>)
1a004616:	296f      	cmp	r1, #111	; 0x6f
1a004618:	bf14      	ite	ne
1a00461a:	220a      	movne	r2, #10
1a00461c:	2208      	moveq	r2, #8
1a00461e:	2100      	movs	r1, #0
1a004620:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004624:	6865      	ldr	r5, [r4, #4]
1a004626:	60a5      	str	r5, [r4, #8]
1a004628:	2d00      	cmp	r5, #0
1a00462a:	f2c0 8095 	blt.w	1a004758 <_printf_i+0x20c>
1a00462e:	6821      	ldr	r1, [r4, #0]
1a004630:	f021 0104 	bic.w	r1, r1, #4
1a004634:	6021      	str	r1, [r4, #0]
1a004636:	2b00      	cmp	r3, #0
1a004638:	d13d      	bne.n	1a0046b6 <_printf_i+0x16a>
1a00463a:	2d00      	cmp	r5, #0
1a00463c:	f040 808e 	bne.w	1a00475c <_printf_i+0x210>
1a004640:	4665      	mov	r5, ip
1a004642:	2a08      	cmp	r2, #8
1a004644:	d10b      	bne.n	1a00465e <_printf_i+0x112>
1a004646:	6823      	ldr	r3, [r4, #0]
1a004648:	07db      	lsls	r3, r3, #31
1a00464a:	d508      	bpl.n	1a00465e <_printf_i+0x112>
1a00464c:	6923      	ldr	r3, [r4, #16]
1a00464e:	6862      	ldr	r2, [r4, #4]
1a004650:	429a      	cmp	r2, r3
1a004652:	bfde      	ittt	le
1a004654:	2330      	movle	r3, #48	; 0x30
1a004656:	f805 3c01 	strble.w	r3, [r5, #-1]
1a00465a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a00465e:	ebac 0305 	sub.w	r3, ip, r5
1a004662:	6123      	str	r3, [r4, #16]
1a004664:	f8cd 8000 	str.w	r8, [sp]
1a004668:	463b      	mov	r3, r7
1a00466a:	aa03      	add	r2, sp, #12
1a00466c:	4621      	mov	r1, r4
1a00466e:	4630      	mov	r0, r6
1a004670:	f7ff fef6 	bl	1a004460 <_printf_common>
1a004674:	3001      	adds	r0, #1
1a004676:	d14d      	bne.n	1a004714 <_printf_i+0x1c8>
1a004678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00467c:	b005      	add	sp, #20
1a00467e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a004682:	4839      	ldr	r0, [pc, #228]	; (1a004768 <_printf_i+0x21c>)
1a004684:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004688:	6813      	ldr	r3, [r2, #0]
1a00468a:	6821      	ldr	r1, [r4, #0]
1a00468c:	1d1d      	adds	r5, r3, #4
1a00468e:	681b      	ldr	r3, [r3, #0]
1a004690:	6015      	str	r5, [r2, #0]
1a004692:	060a      	lsls	r2, r1, #24
1a004694:	d50b      	bpl.n	1a0046ae <_printf_i+0x162>
1a004696:	07ca      	lsls	r2, r1, #31
1a004698:	bf44      	itt	mi
1a00469a:	f041 0120 	orrmi.w	r1, r1, #32
1a00469e:	6021      	strmi	r1, [r4, #0]
1a0046a0:	b91b      	cbnz	r3, 1a0046aa <_printf_i+0x15e>
1a0046a2:	6822      	ldr	r2, [r4, #0]
1a0046a4:	f022 0220 	bic.w	r2, r2, #32
1a0046a8:	6022      	str	r2, [r4, #0]
1a0046aa:	2210      	movs	r2, #16
1a0046ac:	e7b7      	b.n	1a00461e <_printf_i+0xd2>
1a0046ae:	064d      	lsls	r5, r1, #25
1a0046b0:	bf48      	it	mi
1a0046b2:	b29b      	uxthmi	r3, r3
1a0046b4:	e7ef      	b.n	1a004696 <_printf_i+0x14a>
1a0046b6:	4665      	mov	r5, ip
1a0046b8:	fbb3 f1f2 	udiv	r1, r3, r2
1a0046bc:	fb02 3311 	mls	r3, r2, r1, r3
1a0046c0:	5cc3      	ldrb	r3, [r0, r3]
1a0046c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a0046c6:	460b      	mov	r3, r1
1a0046c8:	2900      	cmp	r1, #0
1a0046ca:	d1f5      	bne.n	1a0046b8 <_printf_i+0x16c>
1a0046cc:	e7b9      	b.n	1a004642 <_printf_i+0xf6>
1a0046ce:	6813      	ldr	r3, [r2, #0]
1a0046d0:	6825      	ldr	r5, [r4, #0]
1a0046d2:	6961      	ldr	r1, [r4, #20]
1a0046d4:	1d18      	adds	r0, r3, #4
1a0046d6:	6010      	str	r0, [r2, #0]
1a0046d8:	0628      	lsls	r0, r5, #24
1a0046da:	681b      	ldr	r3, [r3, #0]
1a0046dc:	d501      	bpl.n	1a0046e2 <_printf_i+0x196>
1a0046de:	6019      	str	r1, [r3, #0]
1a0046e0:	e002      	b.n	1a0046e8 <_printf_i+0x19c>
1a0046e2:	066a      	lsls	r2, r5, #25
1a0046e4:	d5fb      	bpl.n	1a0046de <_printf_i+0x192>
1a0046e6:	8019      	strh	r1, [r3, #0]
1a0046e8:	2300      	movs	r3, #0
1a0046ea:	6123      	str	r3, [r4, #16]
1a0046ec:	4665      	mov	r5, ip
1a0046ee:	e7b9      	b.n	1a004664 <_printf_i+0x118>
1a0046f0:	6813      	ldr	r3, [r2, #0]
1a0046f2:	1d19      	adds	r1, r3, #4
1a0046f4:	6011      	str	r1, [r2, #0]
1a0046f6:	681d      	ldr	r5, [r3, #0]
1a0046f8:	6862      	ldr	r2, [r4, #4]
1a0046fa:	2100      	movs	r1, #0
1a0046fc:	4628      	mov	r0, r5
1a0046fe:	f000 f837 	bl	1a004770 <memchr>
1a004702:	b108      	cbz	r0, 1a004708 <_printf_i+0x1bc>
1a004704:	1b40      	subs	r0, r0, r5
1a004706:	6060      	str	r0, [r4, #4]
1a004708:	6863      	ldr	r3, [r4, #4]
1a00470a:	6123      	str	r3, [r4, #16]
1a00470c:	2300      	movs	r3, #0
1a00470e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004712:	e7a7      	b.n	1a004664 <_printf_i+0x118>
1a004714:	6923      	ldr	r3, [r4, #16]
1a004716:	462a      	mov	r2, r5
1a004718:	4639      	mov	r1, r7
1a00471a:	4630      	mov	r0, r6
1a00471c:	47c0      	blx	r8
1a00471e:	3001      	adds	r0, #1
1a004720:	d0aa      	beq.n	1a004678 <_printf_i+0x12c>
1a004722:	6823      	ldr	r3, [r4, #0]
1a004724:	079b      	lsls	r3, r3, #30
1a004726:	d413      	bmi.n	1a004750 <_printf_i+0x204>
1a004728:	68e0      	ldr	r0, [r4, #12]
1a00472a:	9b03      	ldr	r3, [sp, #12]
1a00472c:	4298      	cmp	r0, r3
1a00472e:	bfb8      	it	lt
1a004730:	4618      	movlt	r0, r3
1a004732:	e7a3      	b.n	1a00467c <_printf_i+0x130>
1a004734:	2301      	movs	r3, #1
1a004736:	464a      	mov	r2, r9
1a004738:	4639      	mov	r1, r7
1a00473a:	4630      	mov	r0, r6
1a00473c:	47c0      	blx	r8
1a00473e:	3001      	adds	r0, #1
1a004740:	d09a      	beq.n	1a004678 <_printf_i+0x12c>
1a004742:	3501      	adds	r5, #1
1a004744:	68e3      	ldr	r3, [r4, #12]
1a004746:	9a03      	ldr	r2, [sp, #12]
1a004748:	1a9b      	subs	r3, r3, r2
1a00474a:	42ab      	cmp	r3, r5
1a00474c:	dcf2      	bgt.n	1a004734 <_printf_i+0x1e8>
1a00474e:	e7eb      	b.n	1a004728 <_printf_i+0x1dc>
1a004750:	2500      	movs	r5, #0
1a004752:	f104 0919 	add.w	r9, r4, #25
1a004756:	e7f5      	b.n	1a004744 <_printf_i+0x1f8>
1a004758:	2b00      	cmp	r3, #0
1a00475a:	d1ac      	bne.n	1a0046b6 <_printf_i+0x16a>
1a00475c:	7803      	ldrb	r3, [r0, #0]
1a00475e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004762:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a004766:	e76c      	b.n	1a004642 <_printf_i+0xf6>
1a004768:	1a004c01 	.word	0x1a004c01
1a00476c:	1a004c12 	.word	0x1a004c12

1a004770 <memchr>:
1a004770:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a004774:	2a10      	cmp	r2, #16
1a004776:	db2b      	blt.n	1a0047d0 <memchr+0x60>
1a004778:	f010 0f07 	tst.w	r0, #7
1a00477c:	d008      	beq.n	1a004790 <memchr+0x20>
1a00477e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004782:	3a01      	subs	r2, #1
1a004784:	428b      	cmp	r3, r1
1a004786:	d02d      	beq.n	1a0047e4 <memchr+0x74>
1a004788:	f010 0f07 	tst.w	r0, #7
1a00478c:	b342      	cbz	r2, 1a0047e0 <memchr+0x70>
1a00478e:	d1f6      	bne.n	1a00477e <memchr+0xe>
1a004790:	b4f0      	push	{r4, r5, r6, r7}
1a004792:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a004796:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a00479a:	f022 0407 	bic.w	r4, r2, #7
1a00479e:	f07f 0700 	mvns.w	r7, #0
1a0047a2:	2300      	movs	r3, #0
1a0047a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a0047a8:	3c08      	subs	r4, #8
1a0047aa:	ea85 0501 	eor.w	r5, r5, r1
1a0047ae:	ea86 0601 	eor.w	r6, r6, r1
1a0047b2:	fa85 f547 	uadd8	r5, r5, r7
1a0047b6:	faa3 f587 	sel	r5, r3, r7
1a0047ba:	fa86 f647 	uadd8	r6, r6, r7
1a0047be:	faa5 f687 	sel	r6, r5, r7
1a0047c2:	b98e      	cbnz	r6, 1a0047e8 <memchr+0x78>
1a0047c4:	d1ee      	bne.n	1a0047a4 <memchr+0x34>
1a0047c6:	bcf0      	pop	{r4, r5, r6, r7}
1a0047c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0047cc:	f002 0207 	and.w	r2, r2, #7
1a0047d0:	b132      	cbz	r2, 1a0047e0 <memchr+0x70>
1a0047d2:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0047d6:	3a01      	subs	r2, #1
1a0047d8:	ea83 0301 	eor.w	r3, r3, r1
1a0047dc:	b113      	cbz	r3, 1a0047e4 <memchr+0x74>
1a0047de:	d1f8      	bne.n	1a0047d2 <memchr+0x62>
1a0047e0:	2000      	movs	r0, #0
1a0047e2:	4770      	bx	lr
1a0047e4:	3801      	subs	r0, #1
1a0047e6:	4770      	bx	lr
1a0047e8:	2d00      	cmp	r5, #0
1a0047ea:	bf06      	itte	eq
1a0047ec:	4635      	moveq	r5, r6
1a0047ee:	3803      	subeq	r0, #3
1a0047f0:	3807      	subne	r0, #7
1a0047f2:	f015 0f01 	tst.w	r5, #1
1a0047f6:	d107      	bne.n	1a004808 <memchr+0x98>
1a0047f8:	3001      	adds	r0, #1
1a0047fa:	f415 7f80 	tst.w	r5, #256	; 0x100
1a0047fe:	bf02      	ittt	eq
1a004800:	3001      	addeq	r0, #1
1a004802:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004806:	3001      	addeq	r0, #1
1a004808:	bcf0      	pop	{r4, r5, r6, r7}
1a00480a:	3801      	subs	r0, #1
1a00480c:	4770      	bx	lr
1a00480e:	bf00      	nop
1a004810:	65726154 	.word	0x65726154
1a004814:	75705f61 	.word	0x75705f61
1a004818:	6461736c 	.word	0x6461736c
1a00481c:	0000726f 	.word	0x0000726f
1a004820:	65726154 	.word	0x65726154
1a004824:	6c625f61 	.word	0x6c625f61
1a004828:	5f6b6e69 	.word	0x5f6b6e69
1a00482c:	64726576 	.word	0x64726576
1a004830:	00000065 	.word	0x00000065
1a004834:	65726154 	.word	0x65726154
1a004838:	6c625f61 	.word	0x6c625f61
1a00483c:	5f6b6e69 	.word	0x5f6b6e69
1a004840:	72616d61 	.word	0x72616d61
1a004844:	6f6c6c69 	.word	0x6f6c6c69
1a004848:	00000000 	.word	0x00000000
1a00484c:	65726154 	.word	0x65726154
1a004850:	6c625f61 	.word	0x6c625f61
1a004854:	5f6b6e69 	.word	0x5f6b6e69
1a004858:	6f6a6f72 	.word	0x6f6a6f72
1a00485c:	ffffff00 	.word	0xffffff00
1a004860:	6c707041 	.word	0x6c707041
1a004864:	74616369 	.word	0x74616369
1a004868:	206e6f69 	.word	0x206e6f69
1a00486c:	6c6c614d 	.word	0x6c6c614d
1a004870:	4620636f 	.word	0x4620636f
1a004874:	656c6961 	.word	0x656c6961
1a004878:	6f482064 	.word	0x6f482064
1a00487c:	0d216b6f 	.word	0x0d216b6f
1a004880:	00000000 	.word	0x00000000
1a004884:	7362696c 	.word	0x7362696c
1a004888:	6572662f 	.word	0x6572662f
1a00488c:	6f747265 	.word	0x6f747265
1a004890:	6f732f73 	.word	0x6f732f73
1a004894:	65637275 	.word	0x65637275
1a004898:	6f6f682f 	.word	0x6f6f682f
1a00489c:	632e736b 	.word	0x632e736b
1a0048a0:	ffffff00 	.word	0xffffff00
1a0048a4:	70410a0d 	.word	0x70410a0d
1a0048a8:	63696c70 	.word	0x63696c70
1a0048ac:	6f697461 	.word	0x6f697461
1a0048b0:	7453206e 	.word	0x7453206e
1a0048b4:	206b6361 	.word	0x206b6361
1a0048b8:	7265764f 	.word	0x7265764f
1a0048bc:	776f6c66 	.word	0x776f6c66
1a0048c0:	6f202121 	.word	0x6f202121
1a0048c4:	6154206e 	.word	0x6154206e
1a0048c8:	203a6b73 	.word	0x203a6b73
1a0048cc:	0a0d7325 	.word	0x0a0d7325
1a0048d0:	ffffff00 	.word	0xffffff00
1a0048d4:	41760a0d 	.word	0x41760a0d
1a0048d8:	72657373 	.word	0x72657373
1a0048dc:	6c614374 	.word	0x6c614374
1a0048e0:	2864656c 	.word	0x2864656c
1a0048e4:	200a0d29 	.word	0x200a0d29
1a0048e8:	4c4c2020 	.word	0x4c4c2020
1a0048ec:	20656e69 	.word	0x20656e69
1a0048f0:	626d754e 	.word	0x626d754e
1a0048f4:	3d207265 	.word	0x3d207265
1a0048f8:	0d642520 	.word	0x0d642520
1a0048fc:	2020200a 	.word	0x2020200a
1a004900:	656c6946 	.word	0x656c6946
1a004904:	6d614e20 	.word	0x6d614e20
1a004908:	203d2065 	.word	0x203d2065
1a00490c:	0a0d7325 	.word	0x0a0d7325
1a004910:	ff000a0d 	.word	0xff000a0d
1a004914:	454c4449 	.word	0x454c4449
1a004918:	ffffff00 	.word	0xffffff00
1a00491c:	51726d54 	.word	0x51726d54
1a004920:	ffffff00 	.word	0xffffff00
1a004924:	20726d54 	.word	0x20726d54
1a004928:	00637653 	.word	0x00637653

1a00492c <ExtRateIn>:
1a00492c:	00000000                                ....

1a004930 <GpioButtons>:
1a004930:	08000400 09010900                       ........

1a004938 <GpioLeds>:
1a004938:	01050005 0e000205 0c010b01              ............

1a004944 <GpioPorts>:
1a004944:	03030003 0f050403 05031005 07030603     ................
1a004954:	ffff0802                                ....

1a004958 <OscRateIn>:
1a004958:	00b71b00                                ....

1a00495c <InitClkStates>:
1a00495c:	01010f01                                ....

1a004960 <pinmuxing>:
1a004960:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004970:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004980:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004990:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a0049a0:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a0049b0:	00d50301 00d50401 00160107 00560207     ..............V.
1a0049c0:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a0049d0:	00570206                                ..W.

1a0049d4 <UART_BClock>:
1a0049d4:	01a201c2 01620182                       ......b.

1a0049dc <UART_PClock>:
1a0049dc:	00820081 00a200a1 08040201 0f0f0f03     ................
1a0049ec:	000000ff                                ....

1a0049f0 <periph_to_base>:
1a0049f0:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004a00:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004a10:	000100e0 01000100 01200003 00060120     .......... . ...
1a004a20:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004a30:	01820013 00120182 01a201a2 01c20011     ................
1a004a40:	001001c2 01e201e2 0202000f 000e0202     ................
1a004a50:	02220222 0223000d 001c0223              "."...#.#...

1a004a5c <InitClkStates>:
1a004a5c:	00010100 00010909 0001090a 01010701     ................
1a004a6c:	00010902 00010906 0101090c 0001090d     ................
1a004a7c:	0001090e 0001090f 00010910 00010911     ................
1a004a8c:	00010912 00010913 00011114 00011119     ................
1a004a9c:	0001111a 0001111b                       ........

1a004aa4 <gpioPinsInit>:
1a004aa4:	02000104 00050701 05010d03 04080100     ................
1a004ab4:	02020002 02000304 00000403 04070002     ................
1a004ac4:	030c0300 09050402 05040103 04030208     ................
1a004ad4:	04020305 06040504 0802000c 03000b06     ................
1a004ae4:	00090607 07060503 060f0504 03030004     ................
1a004af4:	02000404 00050404 06040502 04060200     ................
1a004b04:	0c050408 05040a04 0003010e 14010a00     ................
1a004b14:	010f0000 0d000012 00001101 0010010c     ................
1a004b24:	07070300 000f0300 01000001 00000000     ................
1a004b34:	000a0600 08060603 06100504 04030005     ................
1a004b44:	03000106 04090400 04010d05 010b0000     ................
1a004b54:	0200000f 00000001 00010104 02010800     ................
1a004b64:	01090000 09010006 05040002 04010200     ................
1a004b74:	02020105 02020504 0e00000a 01000b02     ................
1a004b84:	000c020b ffff0c01                       ........

1a004b8c <__sf_fake_stderr>:
	...

1a004bac <__sf_fake_stdin>:
	...

1a004bcc <__sf_fake_stdout>:
	...

1a004bec <_global_impure_ptr>:
1a004bec:	10000044 2b302d23 6c680020 6665004c     D...#-0+ .hlL.ef
1a004bfc:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a004c0c:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a004c1c:	64636261 ff006665                       abcdef..
