{"config":{"lang":["en"],"separator":"[\\s\\-\\.]+","pipeline":["stemmer"]},"docs":[{"location":"computer%20organization%26architecture/Basic%20CO%26%26Design/","title":"Basic CO&&Design","text":"<p>General System Architecture\u7684\u4e24\u4e2a\u4e3b\u8981\u5206\u7c7b\u5355\u5143\uff1a</p> <ul> <li>Stored Program Control Concept</li> <li>Flynn's Classification of Computers </li> </ul> <p></p>"},{"location":"computer%20organization%26architecture/Basic%20CO%26%26Design/#_1","title":"Basic CO&&Design","text":""},{"location":"computer%20organization%26architecture/Basic%20CO%26%26Design/#1","title":"1.\u5b58\u50a8\u7a0b\u5e8f\u63a7\u5236\u6982\u5ff5","text":"<p>Stored Program Control Concept \u662f\u6307\u8ba1\u7b97\u673a\u5185\u5b58\u4e2d\u5b58\u50a8\u6307\u4ee4\u4ee5\u4f7f\u5176\u80fd\u591f\u6309\u987a\u5e8f\u6216\u95f4\u6b47\u6027\u6267\u884c\u5404\u79cd\u4efb\u52a1</p> <p>\u8fd9\u4e2a\u60f3\u6cd5\u662f\u57281040\u5e74\u4ee3\u540e\u671f\u7531 John von Neumann\u7ea6\u7ff0\u00b7\u51af\u00b7\u8bfa\u4f9d\u66fc \u63d0\u51fa\u7684\uff0c\u4ed6\u63d0\u51fa\u5c06\u7a0b\u5e8f\u4ee5\u4e8c\u8fdb\u5236\u6570\u683c\u5f0f\u4ee5\u7535\u5b50\u65b9\u5f0f\u5b58\u50a8\u5728\u5b58\u50a8\u8bbe\u5907\u4e2d\uff0c\u4ee5\u4fbf\u8ba1\u7b97\u673a\u53ef\u4ee5\u6839\u636e\u4e2d\u95f4\u8ba1\u7b97\u7ed3\u679c\u786e\u5b9a\u7684\u6307\u4ee4\u8fdb\u884c\u4fee\u6539</p> <p>ENIAC\uff08Electronic Numerical Integrator and Computer\uff09\u662f1940\u5e74\u4ee3\u65e9\u671f\u8bbe\u8ba1\u7684\u7b2c\u4e00\u4e2a\u8ba1\u7b97\u7cfb\u7edf\u3002\u5b83\u57fa\u4e8e\u5b58\u50a8\u7a0b\u5e8f\u6982\u5ff5\uff0c\u5176\u4e2d\u673a\u5668\u4f7f\u7528\u5185\u5b58\u6765\u5904\u7406\u6570\u636e</p> \u5b58\u50a8\u7a0b\u5e8f\u6982\u5ff5\u53ef\u4ee5\u8fdb\u4e00\u6b65\u5206\u4e3a\u4e09\u79cd\u57fa\u672c\u65b9\u5f0f<pre><code>1.  Von-Neumann Model \u51af-\u8bfa\u4f9d\u66fc\u6a21\u578b\n2.  General Purpose System \u901a\u7528\u7cfb\u7edf\n3.  Parallel Processing \u5e76\u884c\u5904\u7406\n</code></pre> <p></p>"},{"location":"computer%20organization%26architecture/Basic%20CO%26%26Design/#2flynn","title":"2.Flynn\u7684\u8ba1\u7b97\u673a\u5206\u7c7b","text":"<p>M.J. Flynn\u63d0\u51fa\u4e86\u4e00\u79cd\u8ba1\u7b97\u673a\u7cfb\u7edf\u7ec4\u7ec7\u7684\u5206\u7c7b\uff0c\u5373\u540c\u65f6\u7eb5\u7684\u6307\u4ee4\u548c\u6570\u636e\u9879\u7684\u6570\u91cf</p> <pre><code>\u4ece\u5b58\u50a8\u5668\u8bfb\u53d6\u7684\u6307\u4ee4\u5e8f\u5217\u6784\u6210 instruction stream \u6307\u4ee4\u6d41\n\u5bf9\u5904\u7406\u5668\u4e2d\u7684\u6570\u636e\u6267\u884c\u7684\u64cd\u4f5c\u6784\u6210 data stream \u6570\u636e\u6d41\n\ntip: Stream \u6307\u7684\u662f \u6307\u4ee4\u6d41 \u6216 \u6570\u636e\u6d41\n\n\u5e76\u884c\u5904\u7406\u53ef\u80fd\u53d1\u751f\u5728\u6307\u4ee4\u6d41\u548c/\u6216\u6570\u636e\u6d41\u4e2d\n</code></pre> Flynn \u7684\u8ba1\u7b97\u673a\u5206\u7c7b<pre><code>Single instruction stream, single data stream (SISD)\nSingle instruction stream, multiple data stream (SIMD)\nMultiple instruction stream, single data stream (MISD)\nMultiple instruction stream, multiple data stream (MIMD)\n</code></pre> <p></p>"},{"location":"computer%20organization%26architecture/Basic%20CO%26%26Design/#3registers","title":"3.Registers","text":"<p>\u5bc4\u5b58\u5668\u662f\u4e00\u79cd\u8ba1\u7b97\u673a\u5b58\u50a8\u5668\uff0c\u7528\u4e8e\u5feb\u901f\u63a5\u53d7\u3001\u5b58\u50a8\u548c\u4f20\u8f93 CPU \u7acb\u5373\u4f7f\u7528\u7684\u6570\u636e\u548c\u6307\u4ee4\u3002</p> <p>CPU \u4f7f\u7528\u7684\u5bc4\u5b58\u5668\u901a\u5e38\u79f0\u4e3a\u5904\u7406\u5668\u5bc4\u5b58\u5668\uff0c\u5b83\u53ef\u4ee5\u4fdd\u5b58\u6307\u4ee4\uff0c\u5b58\u50a8\u5730\u5740 \u6216 \u4efb\u4f55\u6570\u636e(\u5982 bit sequence \u6216 individual characters)</p> <p>\u8ba1\u7b97\u673a\u9700\u8981\u5904\u7406\u5668\u5bc4\u5b58\u5668\u6765\u64cd\u4f5c\u6570\u636e\uff0c\u9700\u8981\u4e00\u4e2a\u5bc4\u5b58\u5668\u6765\u4fdd\u5b58\u5185\u5b58\u5730\u5740\u3002\u4fdd\u5b58\u5b58\u50a8\u5668\u4f4d\u7f6e\u7684\u5bc4\u5b58\u5668\u7528\u4e8e\u5728\u5f53\u524d\u6307\u4ee4\u6267\u884c\u5b8c\u6210\u540e\u8ba1\u7b97\u4e0b\u4e00\u6761\u6307\u4ee4\u7684\u5730\u5740</p> Register Symbol Number of bits Function Data register DR 16 \u4fdd\u5b58 memory operand \u5185\u5b58\u64cd\u4f5c\u6570 Address register AR 12 \u4fdd\u5b58 address for the memory \u5185\u5b58\u7684\u5730\u5740 Accumulator AC 16 Processor register Instruction register IR 16 \u4fdd\u5b58 instruction code \u6307\u4ee4\u7801 Program counter PC 12 \u4fdd\u5b58 address of the instruction \u6307\u4ee4\u7684\u5730\u5740 Temporary register TR 16 \u4fdd\u5b58 temporary data \u4e34\u65f6\u6570\u636e Input register INPR 8 \u643a\u5e26 input character \u8f93\u5165\u5b57\u7b26 Output register OUTR 8 \u643a\u5e26 output character \u8f93\u51fa\u5b57\u7b26 <p>\u57fa\u672c\u8ba1\u7b97\u673a\u7684\u5bc4\u5b58\u5668\u548c\u5185\u5b58\u914d\u7f6e\uff1a</p> <p></p> <pre><code>Memory unit - \u5185\u5b58\u5355\u5143\uff0c\u5bb9\u91cf\u4e3a 4096 \u4e2a\u5b57\uff0c\u6bcf\u4e2a\u5b57\u5305\u542b 16\u4f4d\nMemory Address Register (MAR) - \u5185\u5b58\u5730\u5740\u5bc4\u5b58\u5668\uff0c12\u4f4d\uff0c\u7528\u4e8e\u4fdd\u5b58\u5185\u5b58\u4f4d\u7f6e\u7684\u5730\u5740\uff08memory address\uff09\nData register (DR) - \u6570\u636e\u5bc4\u5b58\u5668\uff0c16\u4f4d\uff0c\u7528\u4e8e\u4fdd\u5b58\u4ece\u5b58\u50a8\u5668\u8bfb\u53d6\u7684operand\u64cd\u4f5c\u6570\uff08memory operand\uff09\nprogram counter (PC) - \u7a0b\u5e8f\u8ba1\u6570\u5668\uff0c12\u4f4d\uff0c\u7528\u4e8e\u4fdd\u5b58\u5f53\u524d\u6267\u884c\u6307\u4ee4\u540e\u4ece\u5185\u5b58\u4e2d\u8bfb\u53d6\u7684\u4e0b\u4e00\u6761\u6307\u4ee4\u7684\u5730\u5740\nAccumulator (AC) - \u7d2f\u52a0\u5668\uff0c16\u4f4d\uff0c\u5c5e\u4e8e general purpose processing register \u901a\u7528(\u76ee\u7684)\u5904\u7406\u5bc4\u5b58\u5668\nInstruction register (IR) - \u6307\u4ee4\u5bc4\u5b58\u5668\uff0c16\u4f4d\uff0c\u4fdd\u5b58\u4ece\u5b58\u50a8\u5668\u8bfb\u53d6\u7684\u6307\u4ee4\nTemporary register (TR) - \u4e34\u65f6\u5bc4\u5b58\u5668\uff0c16\u4f4d\uff0c\u4fdd\u5b58\u5904\u7406\u8fc7\u7a0b\u4e2d\u7684\u4e34\u65f6\u6570\u636e\nInput register (INPR / IR ?) - \u8f93\u5165\u5bc4\u5b58\u5668\uff0c8\u4f4d\uff0c\u4fdd\u5b58\u7528\u6237\u7ed9\u51fa\u7684\u8f93\u5165\u5b57\u7b26\nOutput register (OUTR / OR ?) - \u8f93\u51fa\u5bc4\u5b58\u5668\uff0c8\u4f4d\uff0c\u4fdd\u5b58\u5904\u7406\u8f93\u5165\u6570\u636e\u540e\u7684\u8f93\u51fa\n</code></pre>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/","title":"COA\u6982\u8ff0","text":"<p>\u6211\u4eec\u7684\u8ba1\u7b97\u673a\u7ec4\u7ec7\u548c\u4f53\u7cfb\u7ed3\u6784\u6559\u7a0b\u5305\u62ec\u6240\u6709\u4e3b\u9898\uff0c\u4f8b\u5982ER model\uff0ckeys\uff0crelational model\uff0cjoin operation\uff0cSQL\uff0cfunctional dependency\uff0ctransaction\uff0cconcurrency control\u7b49</p> <p>\u8ba1\u7b97\u673a\u7cfb\u7edf\u7684\u4f53\u7cfb\u7ed3\u6784\u53ef\u4ee5\u88ab\u89c6\u4e3a\u7528\u6237\u53ef\u89c1\u7684\u5de5\u5177\u6216\u5c5e\u6027\u7684\u76ee\u5f55\uff0c\u4f8b\u5982ALU, CPU, memory and memory organization</p> <p>Prerequisite - \u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\uff0c\u8ba1\u7b97\u673a\u7cfb\u7edf\u57fa\u672c\u529f\u80fd\u5355\u5143</p>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#_1","title":"COA\u6982\u8ff0","text":""},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#1architecture-vs-organization","title":"1.architecture VS organization","text":"<p>\u5373 CA VS CO (computer architecture VS computer organization)</p> \u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784 \u8ba1\u7b97\u673a\u7ec4\u7ec7 \u5173\u6ce8\u786c\u4ef6\u7ec4\u4ef6\u8fde\u63a5\u5728\u4e00\u8d77\u4ee5\u5f62\u6210\u8ba1\u7b97\u673a\u7cfb\u7edf\u7684\u65b9\u5f0f \u5173\u6ce8\u7528\u6237\u770b\u5230\u7684\u8ba1\u7b97\u673a\u7cfb\u7edf\u7684\u7ed3\u6784\u548c\u884c\u4e3a \u5b83\u5145\u5f53\u786c\u4ef6\u548c\u8f6f\u4ef6\u4e4b\u95f4\u7684\u63a5\u53e3 \u5b83\u5904\u7406\u7cfb\u7edf\u4e2d\u8fde\u63a5\u7684\u7ec4\u4ef6 \u5e2e\u52a9\u6211\u4eec\u7406\u89e3\u7cfb\u7edf\u7684\u529f\u80fd \u544a\u8bc9\u6211\u4eec\u7cfb\u7edf\u4e2d\u6240\u6709\u5355\u5143\u662f\u5982\u4f55\u6392\u5217\u548c\u4e92\u8fde\u7684 \u7a0b\u5e8f\u5458\u53ef\u4ee5\u4ece\u6307\u4ee4\u3001\u5bfb\u5740\u6a21\u5f0f\u548c\u5bc4\u5b58\u5668\u65b9\u9762\u67e5\u770barchitecture \u800corganization\u5219\u8868\u8fbe\u4e86architecture\u7684\u5b9e\u73b0 \u5728\u8bbe\u8ba1\u65f6\u9996\u5148\u8003\u8651architecture organization\u662f\u5728architecture\u7684\u57fa\u7840\u4e0a\u5b8c\u6210\u7684 \u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u5904\u7406\u9ad8\u7ea7\u8bbe\u8ba1\u95ee\u9898 \u8ba1\u7b97\u673a\u7ec4\u7ec7\u5904\u7406\u4f4e\u7ea7\u8bbe\u8ba1\u95ee\u9898 \u67b6\u6784\u6d89\u53caLogic\uff08Instruction sets\u3001Addressing modes\u3001Data types\u3001Cache optimization\uff09 \u7ec4\u7ec7\u6d89\u53ca\u7269\u7406\u7ec4\u4ef6\uff08Circuit design\u3001Adders\u3001Signals\u4fe1\u53f7\u3001Peripherals\u5916\u8bbe\uff09"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#2","title":"2.\u8ba1\u7b97\u8bbe\u5907\u7684\u6f14\u53d8","text":"<p>ENIAC\uff08Electronic Numerical Integrator and Computer\u7535\u5b50\u6570\u503c\u79ef\u5206\u5668\u548c\u8ba1\u7b97\u673a\uff09\u662f1940\u5e74\u4ee3\u65e9\u671f\u8bbe\u8ba1\u7684\u7b2c\u4e00\u4e2a\u8ba1\u7b97\u7cfb\u7edf\u3002\u5b83\u7531 18\uff0c000 \u4e2a\u79f0\u4e3a\u771f\u7a7a\u7ba1\u7684\u55e1\u55e1\u58f0\u7535\u5b50\u5f00\u5173\u7ec4\u6210\uff0c42 \u4e2a\u9762\u677f\uff0c\u6bcf\u4e2a\u9762\u677f 9'x 2'x1'\u3002\u5b83\u4ee5U\u5f62\u7ec4\u7ec7\u5728\u4e00\u4e2a\u5e26\u6709\u5f3a\u5236\u98ce\u51b7\u7684\u623f\u95f4\u5468\u56f4</p> <ul> <li>Atanasoff-Berry\u8ba1\u7b97\u673a\uff08ABC\uff09\u7684\u8bbe\u8ba1\u88ab\u79f0\u4e3a\u7b2c\u4e00\u53f0\u6570\u5b57\u7535\u5b50\u8ba1\u7b97\u673a\uff08\u5c3d\u7ba1\u4e0d\u53ef\u7f16\u7a0b\uff09\u3002\u5b83\u7531John Vincent Atanasoff\u548c\u4ed6\u7684\u52a9\u624bClifford E. Berry\u4e8e1937\u5e74\u8bbe\u8ba1\u548c\u5efa\u9020</li> <li>1941\u5e74\uff0cZ3\u7531\u5fb7\u56fd\u53d1\u660e\u5bb6\u5eb7\u62c9\u5fb7\u00b7\u695a\u6cfd\u53d1\u660e\u3002\u8fd9\u662f\u7b2c\u4e00\u53f0\u5de5\u4f5c\u53ef\u7f16\u7a0b\u7684\u5168\u81ea\u52a8\u8ba1\u7b97\u673a</li> <li>\u6676\u4f53\u7ba1\u4e8e1947\u5e74\u5728\u8d1d\u5c14\u5b9e\u9a8c\u5ba4\u53d1\u660e\uff0c\u5176\u5c3a\u5bf8\u4ec5\u4e3a\u771f\u7a7a\u7ba1\u7684\u4e00\u5c0f\u90e8\u5206\uff0c\u6d88\u8017\u7684\u529f\u7387\u66f4\u5c11\uff0c\u4f46\u590d\u6742\u7684\u7535\u8def\u4ecd\u7136\u4e0d\u5bb9\u6613\u5904\u7406</li> <li>\u6770\u514b\u00b7\u57fa\u5c14\u6bd4\uff08Jack Kilby\uff09\u548c\u7f57\u4f2f\u7279\u00b7\u8bfa\u4f0a\u65af\uff08Robert Noyce\uff09\u540c\u65f6\u53d1\u660e\u4e86\u96c6\u6210\u7535\u8def\u30021959\u5e747\u6708\uff0c\u8bfa\u4f0a\u65af\u4e3a\u6b64\u7533\u8bf7\u4e86\u4e13\u5229</li> <li>1968\u5e74\uff0cRobert Noyce\u5171\u540c\u521b\u7acb\u4e86\u82f1\u7279\u5c14\u7535\u5b50\u516c\u53f8\uff0c\u8be5\u516c\u53f8\u4ecd\u7136\u662fIC\u5236\u9020\uff0c\u7814\u7a76\u548c\u5f00\u53d1\u7684\u5168\u7403\u5e02\u573a\u9886\u5bfc\u8005</li> <li>1983\u5e74\uff0cLisa\u4f5c\u4e3a\u7b2c\u4e00\u53f0\u5177\u6709\u56fe\u5f62\u7528\u6237\u754c\u9762\uff08GUI\uff09\u7684\u4e2a\u4eba\u8ba1\u7b97\u673a\u63a8\u51fa\uff0c\u5e76\u8fdb\u884c\u4e86\u5546\u4e1a\u9500\u552e;\u5b83\u8fd0\u884c\u5728\u6469\u6258\u7f57\u62c968000\uff0c\u53cc\u8f6f\u76d8\u9a71\u52a8\u5668\uff0c5 MB\u786c\u76d8\u9a71\u52a8\u5668\u548c1MB\u5185\u5b58\u4e0a</li> <li>1990\u5e74\uff0c\u82f9\u679c\u53d1\u5e03\u4e86Macintosh Portable;\u5b83\u91cd\u8fbe7.3\u516c\u65a4\uff0816\u78c5\uff09\uff0c\u975e\u5e38\u6602\u8d35\u3002\u5b83\u6ca1\u6709\u53d6\u5f97\u5f88\u5927\u7684\u6210\u529f\uff0c\u4ec5\u5728\u4e24\u5e74\u540e\u5c31\u505c\u4ea7\u4e86</li> <li>1990\u5e74\uff0c\u82f1\u7279\u5c14\u63a8\u51fa\u4e86Touchstone Delta\u8d85\u7ea7\u8ba1\u7b97\u673a\uff0c\u8be5\u8ba1\u7b97\u673a\u62e5\u6709512\u4e2a\u5fae\u5904\u7406\u5668\u3002\u8fd9\u79cd\u6280\u672f\u8fdb\u6b65\u975e\u5e38\u91cd\u8981\uff0c\u56e0\u4e3a\u5b83\u88ab\u7528\u4f5c\u4e16\u754c\u4e0a\u4e00\u4e9b\u6700\u5feb\u7684\u591a\u5904\u7406\u5668\u7cfb\u7edf\u7684\u6a21\u578b</li> </ul>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#3digital-system","title":"3.Digital System\u529f\u80fd\u5355\u5143","text":"<ul> <li>CO - \u63cf\u8ff0\u4e86\u6570\u5b57\u7cfb\u7edf\u5404\u4e2a\u5355\u5143\u7684\u529f\u80fd\u548c\u8bbe\u8ba1</li> <li>CA - \u63cf\u8ff0\u6307\u4ee4\u96c6\u548c\u5b9e\u73b0\u6307\u4ee4\u7684\u786c\u4ef6\u5355\u5143\u7684\u89c4\u8303</li> <li>\u786c\u4ef6 - \u5305\u62ecelectronic circuits, displays, magnetic, optic storage media, the communication facilities\u901a\u4fe1\u4ecb\u8d28</li> <li>\u529f\u80fd\u5355\u5143 - \u6267\u884c\u8ba1\u7b97\u673a\u7a0b\u5e8f\u8981\u6c42\u7684\u64cd\u4f5c\u548c\u8ba1\u7b97\u7684CPU\u7684\u4e00\u90e8\u5206</li> <li>\u8ba1\u7b97\u673a\u7531\u4e94\u4e2a\u4e3b\u8981\u7ec4\u4ef6\u7ec4\u6210\uff0c\u5373Input unit\uff0cCentral Processing Unit\uff0cMemory unit\uff0cArithmetic &amp; logical unit\uff0cControl unit\uff0cOutput unit</li> </ul> <pre><code>, .. and .. and also .. // \u5e76\u5217\n&lt;n.&gt; namely, .., .., .. // &lt;n.&gt; \u5373 .., .., ..\n</code></pre>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#1input-unit","title":"1.Input unit","text":"<p>\u8ba1\u7b97\u673a\u4f7f\u7528Input Unit\u6765\u8bfb\u53d6\u6570\u636e\uff1b\u5e38\u89c1\u7684\u8f93\u5165\u8bbe\u5907\uff1akeyboards, mouse, joysticks\u64cd\u7eb5\u6746, trackballs\u8f68\u8ff9\u7403, microphones\u9ea6\u514b\u98ce</p> <p>\u4f46\u662f\uff0c\u6700\u8457\u540d\u7684\u8f93\u5165\u8bbe\u5907\u662f\u952e\u76d8\u3002\u6bcf\u5f53\u6309\u4e0b\u67d0\u4e2a\u952e\u65f6\uff0c\u76f8\u5e94\u7684\u5b57\u6bcd\u6216\u6570\u5b57\u90fd\u4f1a\u81ea\u52a8\u8f6c\u6362\u4e3a\u76f8\u5e94\u7684\u4e8c\u8fdb\u5236\u4ee3\u7801\uff0c\u5e76\u901a\u8fc7\u7535\u7f06\u4f20\u8f93\u5230\u5185\u5b58\u6216\u5904\u7406\u5668</p>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#2central-processing-unit","title":"2.Central Processing Unit","text":"<p>\u901a\u5e38\u79f0\u4e3aCPU\uff0c\u4e5f\u53ef\u4ee5\u6307\u8ba1\u7b97\u673a\u4e2d\u7684\u7535\u5b50\u7535\u8def\uff0c\u5b83\u901a\u8fc7\u6267\u884c instructions \u6307\u5b9a\u7684 basic arithmetic, logical, control, input/output\uff08I / O\uff09\u64cd\u4f5c\u6765\u6267\u884c\u8ba1\u7b97\u673a\u7a0b\u5e8f\u7ed9\u51fa\u7684\u6307\u4ee4</p>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#3memory-unit","title":"3.Memory unit","text":"<ul> <li>Memory unit \u4e5f\u79f0\u4e3a storage area\uff0c\u5176\u4e2d\u4fdd\u5b58\u7740\u6b63\u5728\u8fd0\u884c\u7684\u7a0b\u5e8f\uff0c\u5176\u4e2d\u5305\u542b\u6b63\u5728\u8fd0\u884c\u7684\u7a0b\u5e8f\u6240\u9700\u7684\u6570\u636e</li> <li>\u5185\u5b58\u5355\u5143\u53ef\u4ee5\u5206\u4e3a\u4e24\u79cd\u65b9\u5f0f\uff0c\u5373 primary memory\uff0csecondary memory</li> <li> <p>\u5b83\u4f7f\u5904\u7406\u5668\u80fd\u591f\u8bbf\u95ee\u4e34\u65f6\u5b58\u50a8\u5728\u7279\u5b9a\u5185\u5b58\u4f4d\u7f6e\u7684\u6b63\u5728\u8fd0\u884c\u7684\u6267\u884c\u5e94\u7528\u7a0b\u5e8f\u548c\u670d\u52a1</p> </li> <li> <p>Primary storage</p> <ul> <li>\u4ee5\u7535\u5b50\u901f\u5ea6\u8fd0\u884c\u7684\u6700\u5feb\u5185\u5b58\u3002\u4e3b\u5b58\u50a8\u5668\u5305\u542b\u5927\u91cf\u7684\u534a\u5bfc\u4f53\u5b58\u50a8\u5355\u5143\uff0c\u80fd\u591f\u5b58\u50a8\u4e00\u4e9b\u4fe1\u606f\u3002\u8ba1\u7b97\u673a\u7684word length\u5b57\u957f\u5728 16-64 \u4f4d\u4e4b\u95f4</li> <li>\u5b83\u4e5f\u88ab\u79f0\u4e3a \u5185\u5b58\u7684\u6613\u5931\u5f62\u5f0f\uff0c\u8fd9\u610f\u5473\u7740\u8ba1\u7b97\u673a\u5173\u95ed\u65f6\uff0cRAM \u4e2d\u5305\u542b\u7684\u4efb\u4f55\u5185\u5bb9\u90fd\u4f1a\u4e22\u5931</li> <li>\u6700\u5e38\u89c1\u7684\u4f8b\u5b50\u662f RAM \u548c ROM</li> </ul> </li> <li>Cache memory \u4e5f\u662f\u4e00\u79cd\u7528\u4e8e\u5feb\u901f\u83b7\u53d6\u6570\u636e\u7684\u5185\u5b58\u3002\u4ed6\u4eec\u4e0e\u5904\u7406\u5668\u9ad8\u5ea6\u8026\u5408</li> <li>Secondary memory<ul> <li>\u957f\u671f\u5b58\u50a8\u5927\u91cf\u6570\u636e\u548c\u7a0b\u5e8f</li> <li>\u5b83\u4e5f\u88ab\u79f0\u4e3a \u5b58\u50a8\u5668\u7684\u975e\u6613\u5931\u6027\u5b58\u50a8\u5f62\u5f0f\uff0c\u610f\u5473\u7740\u65e0\u8bba\u662f\u5426\u5173\u95ed\uff0c\u6570\u636e\u90fd\u4f1a\u6c38\u4e45\u5b58\u50a8</li> <li>\u6700\u5e38\u89c1\u7684\u4f8b\u5b50\u662f magnetic disks, magnetic tapes, and optical disks</li> </ul> </li> </ul>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#4arithmetic-logical-unit","title":"4.Arithmetic &amp; logical unit","text":"<ul> <li>\u8ba1\u7b97\u673a\u7684\u5927\u591a\u6570\u7b97\u672f\u548c\u903b\u8f91\u8fd0\u7b97\u90fd\u5728 processor \u7684 ALU \u4e2d\u6267\u884c</li> <li>\u7b97\u672f\u8fd0\u7b97: addition, subtraction, multiplication, division</li> <li>\u903b\u8f91\u8fd0\u7b97: AND, OR, NOT</li> </ul>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#5control-unit","title":"5.Control unit","text":"<ul> <li>\u63a7\u5236\u5355\u5143\u662f\u8ba1\u7b97\u673a\u4e2d\u592e\u5904\u7406\u5355\u5143CPU\u7684\u4e00\u4e2a\u7ec4\u4ef6\uff0c\u5b83\u544a\u8bc9\u8ba1\u7b97\u673a\u7684 memory, arithmetic&amp;logical unit, IO \u5982\u4f55\u54cd\u5e94\u7a0b\u5e8f\u7684\u6307\u4ee4</li> <li>control unit \u4e5f\u79f0\u4e3a \u8ba1\u7b97\u673a\u7cfb\u7edf\u7684 nerve center (\u795e\u7ecf\u4e2d\u67a2)</li> <li>\u6211\u4eec\u8003\u8651\u4e00\u4e2a\u901a\u8fc7 Add LOCA, RO \u7ed9\u51fa\u7684\u6307\u4ee4\u6dfb\u52a0\u4e24\u4e2a operand \u7684\u793a\u4f8b: \u6b64\u6307\u4ee4\u5c06\u5185\u5b58\u4f4d\u7f6e LOCA \u6dfb\u52a0\u5230\u5bc4\u5b58\u5668 RO \u4e2d\u7684 operand \u4e2d\uff0c\u5e76\u5c06\u603b\u548c\u653e\u5230\u5bc4\u5b58\u5668 RO \u4e2d\u3002\u6b64\u6307\u4ee4\u5728\u5185\u90e8\u6267\u884c\u4e86\u6570\u4e2a\u547d\u4ee4</li> </ul>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#6output-unit","title":"6.Output Unit","text":"<ul> <li>output unit\u7684\u4e3b\u8981\u529f\u80fd\u662f\u5c06\u5904\u7406\u540e\u7684\u7ed3\u679c\u53d1\u9001\u7ed9\u7528\u6237\uff0c\u4ee5\u7528\u6237\u80fd\u7406\u89e3\u7684\u65b9\u5f0f\u663e\u793a\u4fe1\u606f</li> <li>\u7528\u4e8e\u751f\u6210\u4fe1\u606f\u6216\u8ba1\u7b97\u673a\u5904\u7406\u4efb\u4f55\u5176\u4ed6\u54cd\u5e94\u7684\u8bbe\u5907\uff0c\u8fd9\u4e9b\u8bbe\u5907\u663e\u793a\u8ba1\u7b97\u673a\u4e2d\u4fdd\u5b58\u6216\u751f\u6210\u7684\u4fe1\u606f</li> <li>\u6700\u5e38\u89c1\u7684\u793a\u4f8b\u662f monitor \u663e\u793a\u5668</li> </ul>"},{"location":"computer%20organization%26architecture/COA%E6%A6%82%E8%BF%B0/#4","title":"4.\u57fa\u672c\u64cd\u4f5c","text":"<pre><code>1.  \u8ba1\u7b97\u673a\u7cfb\u7edf\u7684\u4e3b\u8981\u529f\u80fd\u662f \u6267\u884c\u7a0b\u5e8f\uff0c\u6307\u4ee4\u5e8f\u5217\n2.  \u6267\u884c\u8fd9\u4e9b\u6307\u4ee4\u4ee5\u5904\u7406\u5df2\u901a\u8fc7\u67d0\u4e9b\u8f93\u5165\u8bbe\u5907\u52a0\u8f7d\u5230\u8ba1\u7b97\u673a\u5185\u5b58\u4e2d\u7684\u6570\u636e\n3.  \u5904\u7406\u5b8c\u540e\uff0c\u7ed3\u679c\u8981\u4e48\u5b58\u50a8\u5728 memory \u4e2d\u4ee5\u4f9b\u8fdb\u4e00\u6b65\u53c2\u8003\uff0c\u8981\u4e48\u901a\u8fc7\u67d0\u4e2a\u8f93\u51fa\u7aef\u53e3\u53d1\u9001\u5230\u5916\u754c\n4.  \u4e3a\u4e86\u6267\u884c\u6307\u4ee4\u9664\u4e86 arithmetic&amp;logical unit \u548c control unit \u4e4b\u5916\uff0c\n    processor \u8fd8\u5305\u542b\u8bb8\u591a\u7528\u4e8e\u4e34\u65f6\u5b58\u50a8\u6570\u636e\u7684 register \u548c\u4e00\u4e9bspecial function register\n</code></pre> <pre><code>processor:\n    - central processing unit\n    - arithmetic&amp;logical unit\n    - control unit\n    - register\n\nspecial function register:\n    - program counters (PC) - \u8ddf\u8e2a\u6b63\u5728\u6267\u884c\u7684\u6307\u4ee4\uff0c\u4ee5\u53ca \u4e0b\u4e00\u6761\u6307\u4ee4\u662f\u4ec0\u4e48\n    - instruction registers (IR)\n        - \u7528\u4e8e\u4fdd\u5b58\u5f53\u524d\u6b63\u5728\u6267\u884c\u7684\u6307\u4ee4\n        - \u5176\u5185\u5bb9\u53ef\u4f9b control unit \u4f7f\u7528\uff0c\u63a7\u5236\u5355\u5143 \u751f\u6210 \u63a7\u5236\u6307\u4ee4 \u6240\u6d89\u53ca\u7684\u5404\u79cd\u5904\u7406\u5143\u4ef6\u7684\u5b9a\u65f6\u4fe1\u53f7\n    - memory address registers (MAR) - \u4fdd\u5b58\u8981\u5411\u5176\u4f20\u8f93\u6570\u636e\u6216\u4ece\u4e2d\u4f20\u8f93\u6570\u636e\u7684 main memory \u7684\u5730\u5740\n    - memory and memory data registers (MDR) - \u5305\u542b\u8981\u5199\u5165 main memory \u7684 addressed word\u5bfb\u5740\u5b57 \u6216 \u4ece\u4e2d\u8bfb\u53d6\u7684\u6570\u636e\n\nMAR\uff0cMDR\u7528\u4e8e\u5904\u7406 main memory \u548c processor \u4e4b\u95f4\u7684\u6570\u636e\u4f20\u8f93\n</code></pre> <pre><code>\u6bcf\u5f53\u8981\u6c42 processor \u4e0e device \u901a\u4fe1\u65f6\uff0c\u6211\u4eec\u90fd\u4f1a\u8bf4\u5904\u7406\u5668\u4e3a\u8bbe\u5907\u63d0\u4f9b\u670d\u52a1\n\u5904\u7406\u5668\u6709\u4e24\u79cd\u63d0\u4f9b\u8bbe\u5907\u670d\u52a1\u7684\u65b9\u5f0f:\n    - polling routine \u8f6e\u8be2\u4f8b\u7a0b\uff1f\n        - \u8f6e\u8be2\u4f7f\u5904\u7406\u5668\u8f6f\u4ef6\u80fd\u591f\u9891\u7e41\u5730\u68c0\u67e5\u6bcf\u4e2a\u8f93\u5165\u548c\u8f93\u51fa\u8bbe\u5907\n        - \u5728\u68c0\u67e5\u671f\u95f4\uff0c\u5904\u7406\u5668\u5c06\u8fdb\u884c\u6d4b\u8bd5\u4ee5\u67e5\u770b\u662f\u5426\u6709\u4efb\u4f55\u8bbe\u5907\u9700\u8981\u670d\u52a1\n    - interrupt \u4e2d\u65ad\n        - \u4e2d\u65ad\u63d0\u4f9b\u4e00\u4e2a external asynchronous input\u5916\u90e8\u5f02\u6b65\u8f93\u5165\n        - \u901a\u77e5\u5904\u7406\u5668\u5b83\u5e94\u8be5\u5b8c\u6210\u5f53\u524d\u6b63\u5728\u6267\u884c\u7684\u4efb\u4f55\u6307\u4ee4\uff0c\u5e76\u83b7\u53d6\u5c06\u5176\u8bf7\u6c42\u8bbe\u5907\u63d0\u4f9b\u670d\u52a1\u7684\u65b0 routine\u5386\u7a0b\n</code></pre>"},{"location":"computer%20organization%26architecture/Computer%20Instructions/","title":"Computer Instructions","text":"<p>\u8ba1\u7b97\u673a\u6307\u4ee4\u662f \u673a\u5668\u8bed\u8a00\u6307\u4ee4\u96c6\u5408\uff0c\u7279\u5b9a\u5904\u7406\u5668\u80fd\u591f\u7406\u89e3\u548c\u6267\u884c\u5b83\u3002\u8ba1\u7b97\u673a\u6839\u636e\u63d0\u4f9b\u7684\u6307\u4ee4\u6267\u884c\u4efb\u52a1</p> \u6307\u4ee4\u7531\u88ab\u79f0\u4e3a field\u5b57\u6bb5 \u7684\u7fa4\u7ec4\u6210\uff0c\u8fd9\u4e9b\u5b57\u6bb5\u5305\u62ec:<pre><code>Mode - \u6a21\u5f0f\uff0c\u6307\u5b9a\u64cd\u4f5c\u6570\u7684\u5b9a\u4f4d\u65b9\u5f0f\nOperation code (Opcode) - \u64cd\u4f5c\u7801\uff0c\u7528\u4e8e\u6307\u5b9a\u8981\u6267\u884c\u7684\u64cd\u4f5c (\u5982 \u52a0/\u51cf/\u4e58/\u79fb\u4f4d/\u586b\u5145)\nAddress - \u5730\u5740\uff0c\u5176\u4e2d\u5305\u542b\u64cd\u4f5c\u6570\u7684\u4f4d\u7f6e (\u5373 \u5bc4\u5b58\u5668/\u5185\u5b58 \u4f4d\u7f6e)\n</code></pre> <p></p> \u4e09\u79cd Instruction code \u6307\u4ee4\u7801<pre><code>memory\nregister\ninput / Output\n</code></pre> <ol> <li> <p>\u5185\u5b58\u6307\u4ee4 \u53c2\u8003</p> <p></p> </li> <li> <p>\u5bc4\u5b58\u5668\u6307\u4ee4 \u53c2\u8003</p> <p></p> </li> <li> <p>\u8f93\u5165\u8f93\u51fa\u6307\u4ee4 \u53c2\u8003</p> <p></p> </li> </ol> <p>Note</p> <ul> <li>\u5bc4\u5b58\u5668\u6307\u4ee4 \u548c \u8f93\u5165\u8f93\u51fa\u6307\u4ee4 \u4e00\u6837\uff0c\u4e0d\u9700\u8981\u5bf9 memory \u8fdb\u884c\u5f15\u7528\uff0c\u5e76\u4e14 Opcode=111</li> <li>\u9ad8\u56db\u4f4d: 1xxx -&gt; \u5185\u5b58\u6307\u4ee4(\u4e0d\u4e3a1111)\uff0c0111 -&gt; \u5bc4\u5b58\u5668\u6307\u4ee4\uff0c1111 -&gt; \u8f93\u5165\u8f93\u51fa\u6307\u4ee4 \uff1f(\u90a3\u4e48 0xxx(\u4e0d\u4e3a0111) \u8868\u793a\u4ec0\u4e48\uff1f)</li> </ul> <p>\u6307\u4ee4\u96c6\u5b8c\u6574\u6027</p> \u5982\u679c\u8ba1\u7b97\u673a\u5728\u4ee5\u4e0b\u6bcf\u4e2a\u7c7b\u522b\u4e2d\u5305\u542b\u8db3\u591f\u6570\u91cf\u7684\u6307\u4ee4\uff0c\u5219\u79f0\u4e3a\u6307\u4ee4\u96c6<pre><code>Arithmetic, logical, shift \u6307\u4ee4\n    - \u4e3a\u5904\u7406\u7528\u6237\u53ef\u80fd\u5e0c\u671b\u4f7f\u7528\u7684\u6570\u636e\u7c7b\u578b\u63d0\u4f9b\u7684\u8ba1\u7b97\u80fd\u529b\n\u4e00\u7ec4\u7528\u4e8e\u5c06\u4fe1\u606f\u79fb\u5165\u548c\u79fb\u51fa memory \u548c processor register \u7684\u6307\u4ee4\n    - \u5927\u91cf\u4e8c\u8fdb\u5236\u4fe1\u606f\u5b58\u50a8\u5728 memory \u4e2d\uff0c\u4f46\u6240\u6709\u8ba1\u7b97\u90fd\u5728 processor register \u4e2d\u5b8c\u6210\u3002\u56e0\u6b64\uff0c\u5fc5\u987b\u5177\u5907\u5728\u8fd9\u4e24\u4e2a\u5355\u5143\u4e4b\u95f4\u79fb\u52a8\u4fe1\u606f\u7684\u80fd\u529b\n\u63a7\u5236\u7a0b\u5e8f\u7684\u8bf4\u660e \u4ee5\u53ca \u68c0\u67e5\u72b6\u6001\u6761\u4ef6\u7684\u6307\u4ee4\n    - Program control instructions (\u5982 branch instructions) \u7528\u4e8e\u66f4\u6539\u7a0b\u5e8f\u7684\u6267\u884c\u987a\u5e8f\ninput&amp;output Instruction\n    - \u5145\u5f53\u8ba1\u7b97\u673a\u548c\u7528\u6237\u4e4b\u95f4\u7684\u63a5\u53e3\u3002\u7a0b\u5e8f\u548c\u6570\u636e\u5fc5\u987b\u4f20\u8f93\u5230\u5185\u5b58\u4e2d\uff0c\u8ba1\u7b97\u7ed3\u679c\u5fc5\u987b\u4f20\u8f93\u56de\u7528\u6237\n</code></pre>"},{"location":"computer%20organization%26architecture/Computer%20Instructions/#_1","title":"Computer Instructions","text":""},{"location":"computer%20organization%26architecture/Computer%20Instructions/#1control-unit","title":"1.control unit \u8bbe\u8ba1","text":"control unit \u7684\u5206\u7c7b:<pre><code>Hardwired Control (\u786c\u8fde\u7ebf\u63a7\u5236)\nMicroprogrammed Control (\u5fae\u7a0b\u5e8f\u63a7\u5236)\n</code></pre>"},{"location":"computer%20organization%26architecture/Computer%20Instructions/#1hardwired-control","title":"1.hardwired control","text":"<p>\u786c\u8fde\u7ebf\u63a7\u5236 \u7ec4\u7ec7\u6d89\u53ca\u901a\u8fc7 gates, flip-flops, decoders \u7b49\u5176\u4ed6 digital circuits(\u6570\u5b57\u7535\u8def) \u5b9e\u73b0\u7684\u63a7\u5236\u903b\u8f91</p> <p>\u786c\u8fde\u7ebf\u63a7\u5236\u7ec4\u7ec7\u7684\u6846\u56fe\uff1a</p> <p></p> <pre><code>hardwired control \u7531\u4e24\u4e2a decoder\uff0c\u4e00\u4e2a sequence counter \u548c \u591a\u4e2a logic Gate \u7ec4\u6210\n\u4ece memory unit \u4e2d\u83b7\u53d6\u7684\u6307\u4ee4\u653e\u7f6e\u5728 instruction register(IR) \u4e2d\ninstruction register - \u5305\u62ec 1\u4f4dmode\uff0c3\u4f4dOpcode\uff0c12\u4f4daddress\n    - #15 \u7684mode \u88ab\u4f20\u8f93\u5230 \u7531\u7b26\u53f7I\u6307\u5b9a\u7684 flip-flop \u89e6\u53d1\u5668\n    - #12~14 \u7684Opcode \u7531 3 x 8 \u89e3\u7801\u5668\u8fdb\u884c\u7f16\u7801\uff0c\u5176\u8f93\u51fa\u7531 D0~D7 \u6307\u5b9a\n    - #0~11 \u7684address \u5e94\u7528\u4e8e Control Logic Gates\nSequence Counter (SC)\n    - \u53ef\u4ee5\u4ee5\u4e8c\u8fdb\u5236\u5f62\u5f0f\u4ece 0~15 \u8fdb\u884c\u8ba1\u6570 (4\u4f4d)\n</code></pre> <p>Tip</p> <p>\u6b64\u5904 #n \u6216 #a~b \u8868\u793a \u7b2cn\u4f4d \u6216 \u7b2ca~b\u4f4d</p>"},{"location":"computer%20organization%26architecture/Computer%20Instructions/#2microprogrammed-control","title":"2.Microprogrammed Control","text":"<p>\u5fae\u7f16\u7a0b\u63a7\u5236 \u7ec4\u7ec7\u662f\u901a\u8fc7\u4f7f\u7528\u7f16\u7a0b\u65b9\u6cd5\u5b9e\u73b0\u7684</p> <p>\u5728\u5fae\u7f16\u7a0b\u63a7\u5236\u4e2d\uff0cmicro-operation \u662f\u901a\u8fc7\u6267\u884c\u7531 micro-instruction \u7ec4\u6210\u7684\u7a0b\u5e8f\u6765\u6267\u884c\u7684</p> <p>\u4e0b\u56fe\u663e\u793a\u4e86\u5fae\u7f16\u7a0b\u63a7\u5236\u7ec4\u7ec7\u7684\u6846\u56fe\uff1a</p> <p></p> <pre><code>1.  control memory address register \u6307\u5b9a micro-instruction \u7684\u5730\u5740\n2.  \u5047\u5b9a control memory \u4e3a ROM\uff0c\u6240\u6709\u63a7\u5236\u4fe1\u606f\u90fd\u6c38\u4e45\u5b58\u50a8\u5728\u5176\u4e2d\n3.  control register \u4fdd\u5b58\u4ece memory \u4e2d\u83b7\u53d6\u7684 micro-instruction\n4.  micro-instruction \u5305\u542b\u4e00\u4e2a control word\uff0c\u8be5\u63a7\u5236\u5b57\u6307\u5b9a data processor \u7684\u591a\u4e2a micro-operation\n5.  \u5728\u6267\u884c micro-operation \u65f6\uff0c\u4e0b\u4e00\u4e2a address \u5728\u4e0b\u4e00\u4e2a address generator circuit \u4e2d\u8ba1\u7b97\uff0c\n    \u7136\u540e\u4f20\u8f93\u5230 control address register\u4ee5\u8bfb\u53d6\u4e0b\u4e00\u4e2a micro-instruction\n6.  \u4e0b\u4e00\u4e2a address generator \u901a\u5e38\u88ab\u79f0\u4f5c micro-program sequencer\uff0c\u56e0\u4e3a\u5b83\u786e\u5b9a\u4ece control memory \u8bfb\u53d6\u7684 address sequence\n</code></pre>"},{"location":"computer%20organization%26architecture/Computer%20Instructions/#2instruction-cycle","title":"2.Instruction cycle","text":""},{"location":"computer%20organization%26architecture/Computer%20Instructions/#3control-logic-gates","title":"3.Control Logic Gates","text":""}]}