
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.318304                       # Number of seconds simulated
sim_ticks                                318304491500                       # Number of ticks simulated
final_tick                               963669894000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 239257                       # Simulator instruction rate (inst/s)
host_op_rate                                   253655                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38078227                       # Simulator tick rate (ticks/s)
host_mem_usage                                2254808                       # Number of bytes of host memory used
host_seconds                                  8359.23                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2120363305                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher      1874688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      5278656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      4205760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11359104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      5278656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5278656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3071872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3071872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher        29292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        82479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        65715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              177486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         47998                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47998                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher       5889606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     16583668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     13213009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35686282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     16583668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16583668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9650734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9650734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9650734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      5889606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     16583668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     13213009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45337017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      177486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47998                       # Number of write requests accepted
system.mem_ctrls.readBursts                    177486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47998                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               11289920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   69184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3070336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11359104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3071872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1081                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2836                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  318296826000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                177486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47998                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       116340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.433522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.366223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.277011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        71407     61.38%     61.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32134     27.62%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7861      6.76%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2297      1.97%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1349      1.16%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          442      0.38%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      0.14%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          127      0.11%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          563      0.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       116340                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.260402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.282775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2198     78.84%     78.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          342     12.27%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          128      4.59%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           27      0.97%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           10      0.36%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            6      0.22%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           10      0.36%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            4      0.14%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            6      0.22%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            5      0.18%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            4      0.14%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            4      0.14%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.11%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            8      0.29%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            8      0.29%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            9      0.32%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.04%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.11%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.07%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.04%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.04%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2788                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.207317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.130744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.791838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1481     53.12%     53.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      1.36%     54.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              967     34.68%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              158      5.67%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      1.83%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      1.00%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.43%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.57%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.36%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.36%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.18%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.14%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.11%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2788                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9066329743                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12373923493                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  882025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     51394.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70144.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        35.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    96983                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11056                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                23.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1411616.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                427771680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                227366040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               517300140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              129205440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         16951156560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5970775080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            845804160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     40216911450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     27140038560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      37685942670                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           130125437100                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            408.808043                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         302974775871                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1576865993                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7205364000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 144106658500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  70677429674                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6543523136                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  88194650197                       # Time in different power states
system.mem_ctrls_1.actEnergy                402895920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                214144260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               742231560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              121218840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14914854240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5944670220                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            617860800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     46637341860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18034681920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      38970328170                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           126606199920                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            397.751844                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         303644891438                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1019596500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6330388000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 154405446500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  46965304309                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7308859062                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 102274897129                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2086277                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           540618596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2087301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            259.003659                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.420517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.579483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1096345923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1096345923                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    371418531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       371418531                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    167133550                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      167133550                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1710646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1710646                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          490                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    538552081                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        538552081                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    540262727                       # number of overall hits
system.cpu.dcache.overall_hits::total       540262727                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4715007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4715007                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2135317                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2135317                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        15792                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15792                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      6850324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6850324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      6866116                       # number of overall misses
system.cpu.dcache.overall_misses::total       6866116                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  42001339500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42001339500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  19668515921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19668515921                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       105500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       105500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  61669855421                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  61669855421                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  61669855421                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  61669855421                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    376133538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376133538                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    169268867                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1726438                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1726438                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    545402405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    545402405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    547128843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    547128843                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012535                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012615                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012615                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.009147                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009147                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.008163                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012560                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012549                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012549                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8908.012120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8908.012120                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  9211.051999                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9211.051999                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        26375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26375                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  9002.472791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9002.472791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8981.767191                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8981.767191                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       184843                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       837688                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16397                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           36069                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.272977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.224597                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2086277                       # number of writebacks
system.cpu.dcache.writebacks::total           2086277                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3308634                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3308634                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1463161                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1463161                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4771795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4771795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4771795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4771795                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1406373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1406373                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       672156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       672156                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data         7775                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7775                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2078529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2078529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2086304                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2086304                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  16276664000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16276664000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   7517895161                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7517895161                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data     71139500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     71139500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  23794559161                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23794559161                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  23865698661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23865698661                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.004503                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004503                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008163                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003813                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11573.504326                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11573.504326                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 11184.747530                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11184.747530                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data  9149.774920                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  9149.774920                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        25375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        25375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11447.787912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11447.787912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11439.223939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11439.223939                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1290267                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           234422920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1290779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            181.613522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.650871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.349129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001271                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.998729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          164                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         471378573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        471378573                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    233711403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       233711403                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    233711403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        233711403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    233711403                       # number of overall hits
system.cpu.icache.overall_hits::total       233711403                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1332750                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1332750                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1332750                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1332750                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1332750                       # number of overall misses
system.cpu.icache.overall_misses::total       1332750                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  19538701956                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19538701956                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  19538701956                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19538701956                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  19538701956                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19538701956                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    235044153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    235044153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    235044153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    235044153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    235044153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    235044153                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.005670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005670                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.005670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.005670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14660.440410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14660.440410                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14660.440410                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14660.440410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14660.440410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14660.440410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       407965                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          150                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             32964                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.376077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    37.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1290267                       # number of writebacks
system.cpu.icache.writebacks::total           1290267                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        42483                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        42483                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        42483                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        42483                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        42483                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        42483                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1290267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1290267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1290267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1290267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1290267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1290267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  17570596155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17570596155                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  17570596155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17570596155                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  17570596155                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17570596155                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.005489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.005489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005489                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.005489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005489                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13617.798607                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13617.798607                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13617.798607                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13617.798607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13617.798607                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13617.798607                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          7414690                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             7415371                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  141                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  2                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1384805                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     69013                       # number of replacements
system.l2.tags.tagsinuse                 31323.938867                       # Cycle average of tags in use
system.l2.tags.total_refs                     5524079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.077211                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    30391.987253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   931.951614                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.927490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.028441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955931                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1063                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          957                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3589                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20699                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.032440                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.922272                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56453462                       # Number of tag accesses
system.l2.tags.data_accesses                 56453462                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1649368                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1649368                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1618644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1618644                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       652822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                652822                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      1207713                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1207713                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1364985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1364985                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       1207713                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2017807                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3225520                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1207713                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2017807                       # number of overall hits
system.l2.overall_hits::total                 3225520                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data           31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 31                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        19355                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19355                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        82495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82495                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        49115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           49115                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        82495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        68470                       # number of demand (read+write) misses
system.l2.demand_misses::total                 150965                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        82495                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        68470                       # number of overall misses
system.l2.overall_misses::total                150965                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data       495000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       495000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2194958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2194958500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   8340165500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8340165500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   5277627500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5277627500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   8340165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   7472586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15812751500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   8340165500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   7472586000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15812751500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1649368                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1649368                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1618644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1618644                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               31                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       672177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            672177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      1290208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1290208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1414100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1414100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1290208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2086277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3376485                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1290208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2086277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3376485                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.028794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028794                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.063939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063939                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.034732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034732                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.063939                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.032819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.044711                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.063939                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.032819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.044711                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 15967.741935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15967.741935                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 113405.244123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113405.244123                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 101099.042366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101099.042366                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 107454.494554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107454.494554                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 101099.042366                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 109136.643786                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104744.487133                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 101099.042366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 109136.643786                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104744.487133                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 23                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             23                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2529                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                47998                       # number of writebacks
system.l2.writebacks::total                     47998                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data         2152                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2152                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            16                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data          573                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          573                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data         2725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2741                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data         2725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2741                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       181425                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         181425                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            31                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        17203                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17203                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        82479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82479                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        48542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        48542                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        82479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        65745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            148224                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       181425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        82479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        65745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329649                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   3349742461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3349742461                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       325500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       325500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1795716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1795716000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   7844233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7844233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   4910091000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4910091000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   7844233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   6705807000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14550040500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   3349742461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   7844233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   6705807000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17899782961                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.025593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025593                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.063927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.034327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034327                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.063927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.031513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043899                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.063927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.031513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097631                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 18463.510878                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 18463.510878                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 104383.886531                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104383.886531                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 95105.826938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95105.826938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 101151.394669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101151.394669                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 95105.826938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 101997.216518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98162.514168                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 18463.510878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 95105.826938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 101997.216518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54299.521494                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        246560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       177558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             160313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47998                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21015                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               61                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17173                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17173                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       424046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14430976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14430976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177547                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177547    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              177547                       # Request fanout histogram
system.membus.reqLayer0.occupancy           228793698                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          470143007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        82793855                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     60352516                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2017879                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     56885555                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        47554911                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.597516                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         7998251                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           49                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      6812898                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      6675995                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       136903                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted         7992                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 963669894000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                636608983                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     21774512                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1075409266                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            82793855                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     62229157                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             599790730                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4295684                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         5862                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1273                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        29161                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         235044289                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        160650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    623749380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.806218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.256861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        158139841     25.35%     25.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         90395834     14.49%     39.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         89409505     14.33%     54.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        285804200     45.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    623749380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.130054                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.689278                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         76273335                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     159358071                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         311817483                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      74356378                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1944092                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45215071                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        206679                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1091324394                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       8944319                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        1944092                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        122487518                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        38194368                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        45431                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         338390183                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     122687769                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1082588996                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       4034881                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      19794231                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1306175                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       68654496                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        6786727                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        21584                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1273621700                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5329561944                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1497473853                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups      3499134                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1230262806                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         43358860                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          513                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          511                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         164986065                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    406611819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    174882651                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     27198989                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11331578                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1078559499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1502                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1065158990                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2538519                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     30238444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     81752641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    623749380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.707671                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.993089                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     76137130     12.21%     12.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    177870415     28.52%     40.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    240980651     38.63%     79.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    109791665     17.60%     96.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18896090      3.03%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        72656      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6          773      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    623749380                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        78537695     18.48%     18.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3925558      0.92%     19.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv         8459585      1.99%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd          365      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp        20889      0.00%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        28710      0.01%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3302      0.00%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            5      0.00%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      291909394     68.67%     90.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      40774581      9.59%     99.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       572085      0.13%     99.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       827829      0.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     479406562     45.01%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      6377038      0.60%     45.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1244262      0.12%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     45.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        87983      0.01%     45.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     45.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       170016      0.02%     45.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       121390      0.01%     45.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         6082      0.00%     45.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc       949144      0.09%     45.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        26154      0.00%     45.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc        74544      0.01%     45.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt           83      0.00%     45.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    403119097     37.85%     83.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    172326073     16.18%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       652845      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       597717      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1065158990                       # Type of FU issued
system.switch_cpus.iq.rate                   1.673176                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           425059998                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.399058                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3175169163                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1106330443                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1057222989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      6496712                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      2608819                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      2487212                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1486248830                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         3970158                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     23404212                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      8674800                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        18358                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       139885                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3243867                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       141911                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       119062                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1944092                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2946938                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1337166                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1078561567                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     406611819                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    174882651                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          510                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          55875                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1225173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       139885                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       866151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1042841                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1908992                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1061400246                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     402224399                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3758742                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   566                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            574515457                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         75346857                       # Number of branches executed
system.switch_cpus.iew.exec_stores          172291058                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.667272                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1060114202                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1059710201                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         669350618                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         871880633                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.664617                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.767709                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     26356029                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1814129                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    619567751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.692023                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.026179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    217508927     35.11%     35.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    152063841     24.54%     59.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    106430303     17.18%     76.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53883760      8.70%     85.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26535025      4.28%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17566850      2.84%     92.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13363759      2.16%     94.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10132281      1.64%     96.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     22083005      3.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    619567751                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000103                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1048322638                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              569575792                       # Number of memory references committed
system.switch_cpus.commit.loads             397937010                       # Number of loads committed
system.switch_cpus.commit.membars                 980                       # Number of memory barriers committed
system.switch_cpus.commit.branches           74059626                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts            2459631                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         976674914                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7611007                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    469757826     44.81%     44.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      6348570      0.61%     45.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1243287      0.12%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     45.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        87887      0.01%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     45.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       165348      0.02%     45.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       119256      0.01%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         6081      0.00%     45.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc       918487      0.09%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        25581      0.00%     45.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc        74440      0.01%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt           83      0.00%     45.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    397302411     37.90%     83.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    171045565     16.32%     99.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       634599      0.06%     99.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       593217      0.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1048322638                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      22083005                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1672163270                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2153544478                       # The number of ROB writes
system.switch_cpus.timesIdled                  106306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                12859603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1048322536                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.636609                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.636609                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.570823                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.570823                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1457915343                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       753157517                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads           3437465                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          2542905                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4372147781                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        489668382                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       588498516                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         523389                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      6753119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3376563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       108591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         152135                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       152135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 963669894000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2704367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1697366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1727176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21015                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           188755                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           672177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          672177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1290267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1414100                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3870742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6258894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10129636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    165150400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    267043520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              432193920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          257828                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3075712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3634343                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258051                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3373629     92.83%     92.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 260714      7.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3634343                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6753103504                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1936276744                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3129478405                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
