#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000226f5236a20 .scope module, "AddPC4" "AddPC4" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 16 "PC";
    .port_info 2 /OUTPUT 16 "PC4";
    .port_info 3 /INPUT 1 "PCWrite";
o00000226f5146fb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000226f5236bb0_0 .net "PC", 15 0, o00000226f5146fb8;  0 drivers
v00000226f5236c50_0 .var "PC4", 15 0;
o00000226f5147018 .functor BUFZ 1, C4<z>; HiZ drive
v00000226f5236cf0_0 .net "PCWrite", 0 0, o00000226f5147018;  0 drivers
o00000226f5147048 .functor BUFZ 1, C4<z>; HiZ drive
v00000226f523dda0_0 .net "clock", 0 0, o00000226f5147048;  0 drivers
E_00000226f51453d0 .event anyedge, v00000226f5236cf0_0;
    .scope S_00000226f5236a20;
T_0 ;
    %wait E_00000226f51453d0;
    %vpi_call 2 9 "$monitor", "help" {0 0 0};
    %load/vec4 v00000226f5236cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000226f5236c50_0, 0;
T_0.0 ;
    %load/vec4 v00000226f5236cf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000226f5236c50_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "AddPC4.v";
